<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 64 bits by 64 inputs.</message_text>
		<phase>sched</phase>
	</message>
	<resource>
		<res_id>51</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Mux_8_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.9816</unit_area>
		<comb_area>93.9816</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.2715</delay>
		<module_name>dut_Add_8Ux8U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>98.2737</unit_area>
		<comb_area>98.2737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.2761</delay>
		<module_name>dut_Add_9Ux8U_10U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>109.2177</unit_area>
		<comb_area>109.2177</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.9416</delay>
		<module_name>dut_Mul_10Ux10U_20U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1099.7523</unit_area>
		<comb_area>1099.7523</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.9300</delay>
		<module_name>dut_Mul_20Ux9U_29U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1758.2220</unit_area>
		<comb_area>1758.2220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.8136</delay>
		<module_name>dut_Mul_8Ux8U_16U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>852.4350</unit_area>
		<comb_area>852.4350</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.3290</delay>
		<module_name>dut_Add_16Ux16U_17U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>260.3817</unit_area>
		<comb_area>260.3817</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.9306</delay>
		<module_name>dut_Mul_32Ux9U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2026.7775</unit_area>
		<comb_area>2026.7775</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>64</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.3797</delay>
		<module_name>dut_Add_32Ux17U_33U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>444.0186</unit_area>
		<comb_area>444.0186</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>dut_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.3797</delay>
		<module_name>dut_Add_32Ux16U_33U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>364.7601</unit_area>
		<comb_area>364.7601</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>69</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>1.4830</delay>
		<module_name>dut_Mul_33Ux32U_64U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>8797.4712</unit_area>
		<comb_area>8797.4712</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>39</opcode>
		<latency>1</latency>
		<setup_time>8.7519</setup_time>
		<delay>8.9053</delay>
		<module_name>dut_Div_64Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>1421.6940</unit_area>
		<comb_area>1153.9080</comb_area>
		<seq_area>267.7860</seq_area>
		<reg_bits>36</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>70</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_OrReduction_2S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>5884</id>
			<opcode>51</opcode>
			<source_loc>15871</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5885</id>
			<opcode>51</opcode>
			<source_loc>15872</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5886</id>
			<opcode>51</opcode>
			<source_loc>15873</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5887</id>
			<opcode>51</opcode>
			<source_loc>15874</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5888</id>
			<opcode>51</opcode>
			<source_loc>15875</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5889</id>
			<opcode>51</opcode>
			<source_loc>15877</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5890</id>
			<opcode>51</opcode>
			<source_loc>15878</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5893</id>
			<opcode>51</opcode>
			<source_loc>15876</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5892</id>
			<opcode>52</opcode>
			<source_loc>2628</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5895</id>
			<opcode>52</opcode>
			<source_loc>2620</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5894</id>
			<opcode>53</opcode>
			<source_loc>2633</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5896</id>
			<opcode>53</opcode>
			<source_loc>2625</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5891</id>
			<opcode>52</opcode>
			<source_loc>2637</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5897</id>
			<opcode>54</opcode>
			<source_loc>2636</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="20">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5898</id>
			<opcode>55</opcode>
			<source_loc>15796</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5899</id>
			<opcode>57</opcode>
			<source_loc>2649</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5900</id>
			<opcode>57</opcode>
			<source_loc>2644</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5901</id>
			<opcode>58</opcode>
			<source_loc>2654</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5902</id>
			<opcode>65</opcode>
			<source_loc>2655</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5903</id>
			<opcode>64</opcode>
			<source_loc>2659</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5906</id>
			<opcode>52</opcode>
			<source_loc>2668</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5908</id>
			<opcode>52</opcode>
			<source_loc>2661</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5907</id>
			<opcode>65</opcode>
			<source_loc>2673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5910</id>
			<opcode>65</opcode>
			<source_loc>2666</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5904</id>
			<opcode>57</opcode>
			<source_loc>2681</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5911</id>
			<opcode>67</opcode>
			<source_loc>2675</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5905</id>
			<opcode>63</opcode>
			<source_loc>2679</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="33">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5914</id>
			<opcode>69</opcode>
			<source_loc>2677</source_loc>
			<port>
				<name>in2</name>
				<datatype W="33">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5915</id>
			<opcode>39</opcode>
			<source_loc>2687</source_loc>
			<port>
				<name>in2</name>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5917</id>
			<opcode>70</opcode>
			<source_loc>15802</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>71</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>72</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5941</id>
			<opcode>71</opcode>
			<source_loc>10505</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5943</id>
			<opcode>72</opcode>
			<source_loc>10506</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5944</id>
			<opcode>71</opcode>
			<source_loc>10518</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5945</id>
			<opcode>73</opcode>
			<source_loc>10535</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5946</id>
			<opcode>72</opcode>
			<source_loc>10536</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5947</id>
			<opcode>71</opcode>
			<source_loc>10541</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5948</id>
			<opcode>73</opcode>
			<source_loc>10548</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>74</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5952</id>
			<opcode>74</opcode>
			<source_loc>15897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_0</thread>
		<op>
			<id>5953</id>
			<opcode>73</opcode>
			<source_loc>9879</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5954</id>
			<opcode>72</opcode>
			<source_loc>9877</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5955</id>
			<opcode>72</opcode>
			<source_loc>9880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5958</id>
			<opcode>72</opcode>
			<source_loc>9452</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5959</id>
			<opcode>74</opcode>
			<source_loc>15898</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5960</id>
			<opcode>71</opcode>
			<source_loc>8329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5961</id>
			<opcode>72</opcode>
			<source_loc>7845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>75</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5962</id>
			<opcode>75</opcode>
			<source_loc>7693</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>5963</id>
			<opcode>73</opcode>
			<source_loc>7062</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1144</code_num>
		<severity>NOTE</severity>
		<message_text>Setting asynchronous output delay of &quot;din.m_stalling&quot; to  5.000</message_text>
		<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1694</source_line>
		<phase>sched</phase>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of  0.100.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>12</value>
	</sched_order>
	<source_loc>
		<id>5964</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10429,10429</sub_loc>
	</source_loc>
	<source_loc>
		<id>5965</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13252</opcode>
		<sub_loc>10429,10429</sub_loc>
	</source_loc>
	<source_loc>
		<id>5967</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15397</sub_loc>
	</source_loc>
	<source_loc>
		<id>5966</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15397</sub_loc>
	</source_loc>
	<source_loc>
		<id>5969</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10429</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>48</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>6002</id>
			<opcode>48</opcode>
			<source_loc>15897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>5995</id>
			<source_loc>10401</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5996</id>
			<source_loc>15397</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5997</id>
			<source_loc>5969</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_0_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5998</id>
			<source_loc>10415</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5999</id>
			<source_loc>10426</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6000</id>
			<source_loc>5952</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_1_4_1</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6001</id>
			<source_loc>5965</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5998</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10429</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5999</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10429</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>6001</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5968</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5995</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5998</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>6000</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6001</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5997</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>6000</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6001</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5996</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>6009</id>
			<source_loc>5995</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6010</id>
			<source_loc>6001</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>27</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1806</source_line>
			<source_loc>15109</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5974</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6012</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7681</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>6016</id>
			<source_loc>7678</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6017</id>
			<source_loc>7682</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6018</id>
			<source_loc>6012</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>6018</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>6016</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>6017</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6017</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6018</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>6022</id>
			<source_loc>6016</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6023</id>
			<source_loc>6018</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>55</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1334</source_line>
			<source_loc>15120</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>55</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5986</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6024</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10546,10546</sub_loc>
	</source_loc>
	<source_loc>
		<id>6025</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13197</opcode>
		<sub_loc>10546,10546</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>9</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>43</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>6065</id>
			<opcode>43</opcode>
			<source_loc>10505</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6061</id>
			<opcode>45</opcode>
			<source_loc>10506</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>6071</id>
			<opcode>47</opcode>
			<source_loc>10535</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6063</id>
			<opcode>45</opcode>
			<source_loc>10536</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>6069</id>
			<opcode>43</opcode>
			<source_loc>10541</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>6067</id>
			<opcode>43</opcode>
			<source_loc>10518</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>6073</id>
			<opcode>47</opcode>
			<source_loc>10548</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>6047</id>
			<source_loc>10500</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6049</id>
			<source_loc>10504</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6048</id>
			<source_loc>10503</source_loc>
			<order>3</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6045</id>
			<source_loc>10481</source_loc>
			<order>4</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6050</id>
			<source_loc>5941</source_loc>
			<order>5</order>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>43</opcode>
			<label>|</label>
			<op>
				<id>5</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1836</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6051</id>
			<source_loc>5943</source_loc>
			<order>6</order>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>6</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6053</id>
			<source_loc>5945</source_loc>
			<order>7</order>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<opcode>47</opcode>
			<label>!</label>
			<op>
				<id>8</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2838</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6046</id>
			<source_loc>10479</source_loc>
			<order>8</order>
			<sig_name>ghave_stall_value</sig_name>
			<label>din.gen_busy.have_stall_value:ghave_stall_value:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1</id>
				<op_kind>wire</op_kind>
				<object>ghave_stall_value</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6054</id>
			<source_loc>5946</source_loc>
			<order>9</order>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>9</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6055</id>
			<source_loc>5947</source_loc>
			<order>10</order>
			<instance_name>dut_Or_1Ux1U_1U_4_6</instance_name>
			<opcode>43</opcode>
			<label>|</label>
			<op>
				<id>10</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6058</id>
			<source_loc>10543</source_loc>
			<order>11</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4903</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6052</id>
			<source_loc>5944</source_loc>
			<order>12</order>
			<instance_name>dut_Or_1Ux1U_1U_4_7</instance_name>
			<opcode>43</opcode>
			<label>|</label>
			<op>
				<id>7</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3246</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6056</id>
			<source_loc>10520</source_loc>
			<order>13</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3901</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6057</id>
			<source_loc>10523</source_loc>
			<order>14</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3901</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6059</id>
			<source_loc>5948</source_loc>
			<order>15</order>
			<instance_name>dut_Not_1U_1U_4_8</instance_name>
			<opcode>47</opcode>
			<label>!</label>
			<op>
				<id>14</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4536</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6060</id>
			<source_loc>6025</source_loc>
			<order>16</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5191</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>6049</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.5191</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>6047</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.5051</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>6049</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>6058</source_loc>
			</path_node>
			<delay>0.4903</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>6047</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>6058</source_loc>
			</path_node>
			<delay>0.4763</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>6048</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4495</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>6048</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>6058</source_loc>
			</path_node>
			<delay>0.4207</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>6049</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>6057</source_loc>
			</path_node>
			<delay>0.3901</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>6049</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>6056</source_loc>
			</path_node>
			<delay>0.3901</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>6047</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>6056</source_loc>
			</path_node>
			<delay>0.3761</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>6047</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>6057</source_loc>
			</path_node>
			<delay>0.3761</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_busy_0</thread>
			<delay>0.5191</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6049</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>6050</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>6051</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>6053</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>6054</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>6055</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>6059</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6060</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
		<reg_op>
			<id>6081</id>
			<source_loc>6060</source_loc>
			<name>din_m_data_is_invalid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_data_is_invalid</instance_name>
			<op>
				<id>15</id>
				<op_kind>reg</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>24</id>
			<thread>gen_busy_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1732</source_line>
			<source_loc>15108</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>24</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5973</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6139</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14926</sub_loc>
	</source_loc>
	<source_loc>
		<id>6090</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6089</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6140</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14927</sub_loc>
	</source_loc>
	<source_loc>
		<id>6113</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6093</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6092</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6141</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14928</sub_loc>
	</source_loc>
	<source_loc>
		<id>6114</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6096</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6095</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6142</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14929</sub_loc>
	</source_loc>
	<source_loc>
		<id>6115</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6099</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6098</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6143</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14930</sub_loc>
	</source_loc>
	<source_loc>
		<id>6116</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6102</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6101</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6144</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14931</sub_loc>
	</source_loc>
	<source_loc>
		<id>6117</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6105</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6104</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6145</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14932</sub_loc>
	</source_loc>
	<source_loc>
		<id>6118</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6108</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6107</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6146</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14933</sub_loc>
	</source_loc>
	<source_loc>
		<id>6119</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6111</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6110</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>6120</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14926</sub_loc>
	</source_loc>
	<source_loc>
		<id>6121</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14927</sub_loc>
	</source_loc>
	<source_loc>
		<id>6122</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14928</sub_loc>
	</source_loc>
	<source_loc>
		<id>6123</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14929</sub_loc>
	</source_loc>
	<source_loc>
		<id>6124</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14930</sub_loc>
	</source_loc>
	<source_loc>
		<id>6125</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14931</sub_loc>
	</source_loc>
	<source_loc>
		<id>6126</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14932</sub_loc>
	</source_loc>
	<source_loc>
		<id>6127</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14933</sub_loc>
	</source_loc>
	<source_loc>
		<id>6131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14933</sub_loc>
	</source_loc>
	<source_loc>
		<id>6132</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14932</sub_loc>
	</source_loc>
	<source_loc>
		<id>6133</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14931</sub_loc>
	</source_loc>
	<source_loc>
		<id>6134</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14930</sub_loc>
	</source_loc>
	<source_loc>
		<id>6135</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14929</sub_loc>
	</source_loc>
	<source_loc>
		<id>6136</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14928</sub_loc>
	</source_loc>
	<source_loc>
		<id>6137</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14927</sub_loc>
	</source_loc>
	<source_loc>
		<id>6138</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14926</sub_loc>
	</source_loc>
	<source_loc>
		<id>6168</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14970,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6169</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14970,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6165</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14969,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6166</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14969,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6162</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14968,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6163</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14968,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6159</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14967,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6160</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14967,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6156</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14966,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6157</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14966,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6153</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14965,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6154</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14965,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6150</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14964,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6151</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14964,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6147</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14963,9880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6148</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>14963,9880</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_0</thread>
		<value>52</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_0</thread>
		<value>176</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_0</thread>
		<io_op>
			<id>6242</id>
			<source_loc>15448</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_a</sig_name>
			<label>din.m_stall_reg.a:din_m_stall_reg_a:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6243</id>
			<source_loc>6113</source_loc>
			<order>2</order>
			<sig_name>din_m_stall_reg_b</sig_name>
			<label>din.m_stall_reg.b:din_m_stall_reg_b:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6244</id>
			<source_loc>6114</source_loc>
			<order>3</order>
			<sig_name>din_m_stall_reg_c</sig_name>
			<label>din.m_stall_reg.c:din_m_stall_reg_c:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6245</id>
			<source_loc>6115</source_loc>
			<order>4</order>
			<sig_name>din_m_stall_reg_d</sig_name>
			<label>din.m_stall_reg.d:din_m_stall_reg_d:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6246</id>
			<source_loc>6116</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_e</sig_name>
			<label>din.m_stall_reg.e:din_m_stall_reg_e:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6247</id>
			<source_loc>6117</source_loc>
			<order>6</order>
			<sig_name>din_m_stall_reg_f</sig_name>
			<label>din.m_stall_reg.f:din_m_stall_reg_f:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6248</id>
			<source_loc>6118</source_loc>
			<order>7</order>
			<sig_name>din_m_stall_reg_g</sig_name>
			<label>din.m_stall_reg.g:din_m_stall_reg_g:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>14</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6249</id>
			<source_loc>6119</source_loc>
			<order>8</order>
			<sig_name>din_m_stall_reg_h</sig_name>
			<label>din.m_stall_reg.h:din_m_stall_reg_h:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6250</id>
			<source_loc>6120</source_loc>
			<order>9</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_a_next</sig_name>
			<label>din.m_stall_reg.a:gen_do_stall_reg_0_din_m_stall_reg_a_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>16</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_a_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6251</id>
			<source_loc>6121</source_loc>
			<order>10</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_b_next</sig_name>
			<label>din.m_stall_reg.b:gen_do_stall_reg_0_din_m_stall_reg_b_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_b_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6252</id>
			<source_loc>6122</source_loc>
			<order>11</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_c_next</sig_name>
			<label>din.m_stall_reg.c:gen_do_stall_reg_0_din_m_stall_reg_c_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_c_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6253</id>
			<source_loc>6123</source_loc>
			<order>12</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_d_next</sig_name>
			<label>din.m_stall_reg.d:gen_do_stall_reg_0_din_m_stall_reg_d_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_d_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6254</id>
			<source_loc>6124</source_loc>
			<order>13</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_e_next</sig_name>
			<label>din.m_stall_reg.e:gen_do_stall_reg_0_din_m_stall_reg_e_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_e_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6255</id>
			<source_loc>6125</source_loc>
			<order>14</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_f_next</sig_name>
			<label>din.m_stall_reg.f:gen_do_stall_reg_0_din_m_stall_reg_f_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_f_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6256</id>
			<source_loc>6126</source_loc>
			<order>15</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_g_next</sig_name>
			<label>din.m_stall_reg.g:gen_do_stall_reg_0_din_m_stall_reg_g_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_g_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6257</id>
			<source_loc>6127</source_loc>
			<order>16</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_h_next</sig_name>
			<label>din.m_stall_reg.h:gen_do_stall_reg_0_din_m_stall_reg_h_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_h_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6258</id>
			<source_loc>9875</source_loc>
			<order>17</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>24</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6259</id>
			<source_loc>9876</source_loc>
			<order>18</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6260</id>
			<source_loc>9878</source_loc>
			<order>19</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6261</id>
			<source_loc>5953</source_loc>
			<order>20</order>
			<instance_name>dut_Not_1U_1U_4_9</instance_name>
			<opcode>73</opcode>
			<label>!</label>
			<op>
				<id>27</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6262</id>
			<source_loc>5954</source_loc>
			<order>21</order>
			<instance_name>dut_And_1Ux1U_1U_4_10</instance_name>
			<opcode>72</opcode>
			<label>&amp;</label>
			<op>
				<id>28</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0456</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6263</id>
			<source_loc>5955</source_loc>
			<order>22</order>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<opcode>72</opcode>
			<label>&amp;</label>
			<op>
				<id>29</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0912</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6265</id>
			<source_loc>9932</source_loc>
			<order>23</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6266</id>
			<source_loc>9935</source_loc>
			<order>24</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6267</id>
			<source_loc>9938</source_loc>
			<order>25</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6268</id>
			<source_loc>9941</source_loc>
			<order>26</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6269</id>
			<source_loc>9944</source_loc>
			<order>27</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>35</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6270</id>
			<source_loc>9947</source_loc>
			<order>28</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>36</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6271</id>
			<source_loc>9950</source_loc>
			<order>29</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6272</id>
			<source_loc>9953</source_loc>
			<order>30</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6273</id>
			<source_loc>6131</source_loc>
			<order>31</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_h_next</sig_name>
			<label>h:gen_do_stall_reg_0_din_m_stall_reg_h_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>39</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_h_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6274</id>
			<source_loc>6132</source_loc>
			<order>32</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_g_next</sig_name>
			<label>g:gen_do_stall_reg_0_din_m_stall_reg_g_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_g_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6275</id>
			<source_loc>6133</source_loc>
			<order>33</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_f_next</sig_name>
			<label>f:gen_do_stall_reg_0_din_m_stall_reg_f_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>41</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_f_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6276</id>
			<source_loc>6134</source_loc>
			<order>34</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_e_next</sig_name>
			<label>e:gen_do_stall_reg_0_din_m_stall_reg_e_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>42</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_e_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6277</id>
			<source_loc>6135</source_loc>
			<order>35</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_d_next</sig_name>
			<label>d:gen_do_stall_reg_0_din_m_stall_reg_d_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_d_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6278</id>
			<source_loc>6136</source_loc>
			<order>36</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_c_next</sig_name>
			<label>c:gen_do_stall_reg_0_din_m_stall_reg_c_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_c_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6279</id>
			<source_loc>6137</source_loc>
			<order>37</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_b_next</sig_name>
			<label>b:gen_do_stall_reg_0_din_m_stall_reg_b_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>45</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_b_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6280</id>
			<source_loc>6138</source_loc>
			<order>38</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_a_next</sig_name>
			<label>a:gen_do_stall_reg_0_din_m_stall_reg_a_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>46</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_a_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6234</id>
			<source_loc>6148</source_loc>
			<order>39</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_h_next</sig_name>
			<label>h:gen_do_stall_reg_0_din_m_stall_reg_h_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>0</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_h_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6338</id>
			<source_loc>6148</source_loc>
			<order>40</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_h_next</sig_name>
			<label>h:gen_do_stall_reg_0_din_m_stall_reg_h_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_h_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6234</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6235</id>
			<source_loc>6151</source_loc>
			<order>41</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_g_next</sig_name>
			<label>g:gen_do_stall_reg_0_din_m_stall_reg_g_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>1</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_g_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6340</id>
			<source_loc>6151</source_loc>
			<order>42</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_g_next</sig_name>
			<label>g:gen_do_stall_reg_0_din_m_stall_reg_g_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_g_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6235</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6236</id>
			<source_loc>6154</source_loc>
			<order>43</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_f_next</sig_name>
			<label>f:gen_do_stall_reg_0_din_m_stall_reg_f_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>2</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_f_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6342</id>
			<source_loc>6154</source_loc>
			<order>44</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_f_next</sig_name>
			<label>f:gen_do_stall_reg_0_din_m_stall_reg_f_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_f_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6236</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6237</id>
			<source_loc>6157</source_loc>
			<order>45</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_e_next</sig_name>
			<label>e:gen_do_stall_reg_0_din_m_stall_reg_e_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>3</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_e_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6344</id>
			<source_loc>6157</source_loc>
			<order>46</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_e_next</sig_name>
			<label>e:gen_do_stall_reg_0_din_m_stall_reg_e_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_e_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6237</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6238</id>
			<source_loc>6160</source_loc>
			<order>47</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_d_next</sig_name>
			<label>d:gen_do_stall_reg_0_din_m_stall_reg_d_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>4</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_d_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6346</id>
			<source_loc>6160</source_loc>
			<order>48</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_d_next</sig_name>
			<label>d:gen_do_stall_reg_0_din_m_stall_reg_d_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>75</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_d_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6238</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6239</id>
			<source_loc>6163</source_loc>
			<order>49</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_c_next</sig_name>
			<label>c:gen_do_stall_reg_0_din_m_stall_reg_c_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>5</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_c_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6348</id>
			<source_loc>6163</source_loc>
			<order>50</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_c_next</sig_name>
			<label>c:gen_do_stall_reg_0_din_m_stall_reg_c_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>76</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_c_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6239</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6240</id>
			<source_loc>6166</source_loc>
			<order>51</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_b_next</sig_name>
			<label>b:gen_do_stall_reg_0_din_m_stall_reg_b_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>6</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_b_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6350</id>
			<source_loc>6166</source_loc>
			<order>52</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_b_next</sig_name>
			<label>b:gen_do_stall_reg_0_din_m_stall_reg_b_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>77</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_b_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6240</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6241</id>
			<source_loc>6169</source_loc>
			<order>53</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_a_next</sig_name>
			<label>a:gen_do_stall_reg_0_din_m_stall_reg_a_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>7</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_a_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6352</id>
			<source_loc>6169</source_loc>
			<order>54</order>
			<sig_name>gen_do_stall_reg_0_din_m_stall_reg_a_next</sig_name>
			<label>a:gen_do_stall_reg_0_din_m_stall_reg_a_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>78</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_0_din_m_stall_reg_a_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<original_op>6241</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6281</id>
			<source_loc>6139</source_loc>
			<order>55</order>
			<sig_name>din_m_stall_reg_a</sig_name>
			<label>a:din_m_stall_reg_a:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>47</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_a</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6282</id>
			<source_loc>6140</source_loc>
			<order>56</order>
			<sig_name>din_m_stall_reg_b</sig_name>
			<label>b:din_m_stall_reg_b:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6283</id>
			<source_loc>6141</source_loc>
			<order>57</order>
			<sig_name>din_m_stall_reg_c</sig_name>
			<label>c:din_m_stall_reg_c:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_c</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6284</id>
			<source_loc>6142</source_loc>
			<order>58</order>
			<sig_name>din_m_stall_reg_d</sig_name>
			<label>d:din_m_stall_reg_d:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6285</id>
			<source_loc>6143</source_loc>
			<order>59</order>
			<sig_name>din_m_stall_reg_e</sig_name>
			<label>e:din_m_stall_reg_e:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_e</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6286</id>
			<source_loc>6144</source_loc>
			<order>60</order>
			<sig_name>din_m_stall_reg_f</sig_name>
			<label>f:din_m_stall_reg_f:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_f</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6287</id>
			<source_loc>6145</source_loc>
			<order>61</order>
			<sig_name>din_m_stall_reg_g</sig_name>
			<label>g:din_m_stall_reg_g:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>53</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6288</id>
			<source_loc>6146</source_loc>
			<order>62</order>
			<sig_name>din_m_stall_reg_h</sig_name>
			<label>h:din_m_stall_reg_h:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>54</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_h</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1567</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6264</id>
			<source_loc>15445</source_loc>
			<order>63</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>30</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0912</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>7</state>
				<source_loc>6259</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.2796</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4248</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6258</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.7044</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4248</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6258</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.7044</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<delay>5.1567</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6259</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6262</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6263</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6264</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6285</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<delay>5.1567</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6259</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6262</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6263</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6264</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6284</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<delay>5.1567</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6259</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6262</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6263</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6264</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6286</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<delay>5.1567</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6259</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6262</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6263</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6264</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6288</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_0_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_0</thread>
			<delay>5.1567</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6259</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6262</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>6263</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>6264</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6287</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_0</thread>
		<reg_op>
			<id>6379</id>
			<source_loc>6281</source_loc>
			<name>din_m_stall_reg_a</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_a</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_a</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6381</id>
			<source_loc>6282</source_loc>
			<name>din_m_stall_reg_b</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_b</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_b</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6383</id>
			<source_loc>6283</source_loc>
			<name>din_m_stall_reg_c</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_c</instance_name>
			<op>
				<id>49</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_c</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6385</id>
			<source_loc>6284</source_loc>
			<name>din_m_stall_reg_d</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_d</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_d</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6387</id>
			<source_loc>6285</source_loc>
			<name>din_m_stall_reg_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_e</instance_name>
			<op>
				<id>51</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_e</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6389</id>
			<source_loc>6286</source_loc>
			<name>din_m_stall_reg_f</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_f</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_f</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6391</id>
			<source_loc>6287</source_loc>
			<name>din_m_stall_reg_g</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_g</instance_name>
			<op>
				<id>53</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_g</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6393</id>
			<source_loc>6288</source_loc>
			<name>din_m_stall_reg_h</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_h</instance_name>
			<op>
				<id>54</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_h</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>32</id>
			<thread>gen_do_stall_reg_0</thread>
			<source_path>input_t.h</source_path>
			<source_line>38</source_line>
			<source_loc>15111</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>32</id>
			<thread>gen_do_stall_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5976</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6403</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9449,9449</sub_loc>
	</source_loc>
	<source_loc>
		<id>6404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13209</opcode>
		<sub_loc>9449,9449</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>6417</id>
			<opcode>45</opcode>
			<source_loc>9452</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>6412</id>
			<source_loc>9442</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6413</id>
			<source_loc>9450</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6414</id>
			<source_loc>9451</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>m_stalling:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6415</id>
			<source_loc>5958</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_12</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6416</id>
			<source_loc>6404</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>6414</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.1369</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4248</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6413</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.5617</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6416</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6412</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<delay>5.1369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>6414</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>6415</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6416</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>6420</id>
			<source_loc>6412</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6421</id>
			<source_loc>6416</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>4</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1838</source_line>
			<source_loc>15112</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5977</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6423</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8801,8801</sub_loc>
	</source_loc>
	<source_loc>
		<id>6424</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13251</opcode>
		<sub_loc>8801,8801</sub_loc>
	</source_loc>
	<source_loc>
		<id>6426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15528</sub_loc>
	</source_loc>
	<source_loc>
		<id>6425</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15528</sub_loc>
	</source_loc>
	<source_loc>
		<id>6428</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8801</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>6446</id>
			<opcode>48</opcode>
			<source_loc>15898</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>6439</id>
			<source_loc>8791</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6440</id>
			<source_loc>15528</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6441</id>
			<source_loc>6428</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_0_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6442</id>
			<source_loc>8798</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3246</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6443</id>
			<source_loc>8802</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6444</id>
			<source_loc>5959</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_1_4_13</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4146</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6445</id>
			<source_loc>6424</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4801</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3246</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6442</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4801</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8801</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>6443</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8801</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6445</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6427</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6439</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.4801</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3246</delay>
				<source_loc>6442</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>6444</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6445</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6440</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>6451</id>
			<source_loc>6439</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6452</id>
			<source_loc>6445</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>41</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1886</source_line>
			<source_loc>15114</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>41</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5979</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6454</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7686,7686</sub_loc>
	</source_loc>
	<source_loc>
		<id>6455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13278</opcode>
		<sub_loc>7686,7686</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>50</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>6466</id>
			<opcode>50</opcode>
			<source_loc>7693</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>6462</id>
			<source_loc>7692</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6463</id>
			<source_loc>7694</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6464</id>
			<source_loc>5962</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_4_14</instance_name>
			<opcode>50</opcode>
			<label>^</label>
			<op>
				<id>2</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6465</id>
			<source_loc>6455</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2861</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>6463</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6465</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>6462</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6465</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6463</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>6464</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6465</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6462</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>6464</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6465</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_active_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1323</source_line>
			<source_loc>15119</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5985</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6470</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8326,8326</sub_loc>
	</source_loc>
	<source_loc>
		<id>6471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13148</opcode>
		<sub_loc>8326,8326</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>6482</id>
			<opcode>43</opcode>
			<source_loc>8329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>6478</id>
			<source_loc>8327</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6479</id>
			<source_loc>8328</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6480</id>
			<source_loc>5960</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_15</instance_name>
			<opcode>43</opcode>
			<label>|</label>
			<op>
				<id>2</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6481</id>
			<source_loc>6471</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3557</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6479</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6481</source_loc>
			</path_node>
			<delay>0.3557</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>6478</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6481</source_loc>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_vld_0</thread>
			<delay>0.2902</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<source_loc>6479</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>6480</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6481</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>43</id>
			<thread>gen_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5146</source_line>
			<source_loc>15115</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>43</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5980</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15563</sub_loc>
	</source_loc>
	<source_loc>
		<id>6489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15563</sub_loc>
	</source_loc>
	<source_loc>
		<id>6491</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6490,6489</sub_loc>
	</source_loc>
	<source_loc>
		<id>6492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7844</sub_loc>
	</source_loc>
	<source_loc>
		<id>6487</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7842,7842</sub_loc>
	</source_loc>
	<source_loc>
		<id>6488</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13237</opcode>
		<sub_loc>7842,7842</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>6504</id>
			<opcode>45</opcode>
			<source_loc>7845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>6499</id>
			<source_loc>15563</source_loc>
			<order>1</order>
			<sig_name>dout_vld</sig_name>
			<label>vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6500</id>
			<source_loc>6492</source_loc>
			<order>2</order>
			<sig_name>gen_stalling_0_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_0_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6501</id>
			<source_loc>7843</source_loc>
			<order>3</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6502</id>
			<source_loc>5961</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_16</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6503</id>
			<source_loc>6488</source_loc>
			<order>5</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7844</source_loc>
			</path_node>
			<delay>9.7098</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6491</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6499</source_loc>
			</path_node>
			<delay>10.0000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6491</source_loc>
			</path_node>
			<delay>9.7098</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7844</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6503</source_loc>
			</path_node>
			<delay>0.4271</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>6501</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6503</source_loc>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_stalling_0</thread>
			<delay>0.3616</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<source_loc>6500</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>6502</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6503</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>48</id>
			<thread>gen_stalling_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5173</source_line>
			<source_loc>15117</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>48</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5982</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8314</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>6514</id>
			<source_loc>8307</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6515</id>
			<source_loc>8315</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6516</id>
			<source_loc>6510</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>6515</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6516</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6514</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unacked_req_0</thread>
			<delay>0.2369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<source_loc>6515</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6516</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>6518</id>
			<source_loc>6514</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6519</id>
			<source_loc>6516</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>46</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5157</source_line>
			<source_loc>15116</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>46</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5981</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6520</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7060,7060</sub_loc>
	</source_loc>
	<source_loc>
		<id>6521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13249</opcode>
		<sub_loc>7060,7060</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>6531</id>
			<opcode>47</opcode>
			<source_loc>7062</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>6528</id>
			<source_loc>7061</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6529</id>
			<source_loc>5963</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_4_17</instance_name>
			<opcode>47</opcode>
			<label>!</label>
			<op>
				<id>1</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6530</id>
			<source_loc>6521</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6528</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>6530</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<delay>0.1428</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6528</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>6529</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6530</source_loc>
				<state>2</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>60</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1360</source_line>
			<source_loc>15122</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>60</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5988</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5219</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14947,11691</sub_loc>
	</source_loc>
	<source_loc>
		<id>5220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14951,11702</sub_loc>
	</source_loc>
	<source_loc>
		<id>5221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14952,11748</sub_loc>
	</source_loc>
	<source_loc>
		<id>5224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14947,11841</sub_loc>
	</source_loc>
	<source_loc>
		<id>5226</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14947,11924</sub_loc>
	</source_loc>
	<source_loc>
		<id>5201</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14925,12051</sub_loc>
	</source_loc>
	<source_loc>
		<id>5209</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14970,11986</sub_loc>
	</source_loc>
	<source_loc>
		<id>5200</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14986,11982</sub_loc>
	</source_loc>
	<source_loc>
		<id>5202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14924,12054</sub_loc>
	</source_loc>
	<source_loc>
		<id>5210</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14969,11989</sub_loc>
	</source_loc>
	<source_loc>
		<id>5203</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14923,12057</sub_loc>
	</source_loc>
	<source_loc>
		<id>5211</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14968,11992</sub_loc>
	</source_loc>
	<source_loc>
		<id>5204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14922,12060</sub_loc>
	</source_loc>
	<source_loc>
		<id>5212</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14967,11995</sub_loc>
	</source_loc>
	<source_loc>
		<id>5205</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14921,12063</sub_loc>
	</source_loc>
	<source_loc>
		<id>5213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14966,11998</sub_loc>
	</source_loc>
	<source_loc>
		<id>5207</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14919,12069</sub_loc>
	</source_loc>
	<source_loc>
		<id>5215</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14964,12004</sub_loc>
	</source_loc>
	<source_loc>
		<id>5208</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14918,12072</sub_loc>
	</source_loc>
	<source_loc>
		<id>5216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14963,12007</sub_loc>
	</source_loc>
	<source_loc>
		<id>5206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14920,12066</sub_loc>
	</source_loc>
	<source_loc>
		<id>5214</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14965,12001</sub_loc>
	</source_loc>
	<source_loc>
		<id>5199</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14976,11913</sub_loc>
	</source_loc>
	<source_loc>
		<id>5164</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>trimmed</loc_map_kind>
		<opcode>2</opcode>
		<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
		<sub_loc>2691</sub_loc>
	</source_loc>
	<source_loc>
		<id>5277</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2691,5164</sub_loc>
	</source_loc>
	<source_loc>
		<id>5222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>710,15879</sub_loc>
	</source_loc>
	<source_loc>
		<id>6535</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4998,15880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6536</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14952,15880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6537</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3715,15332</sub_loc>
	</source_loc>
	<source_loc>
		<id>6538</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6537</sub_loc>
	</source_loc>
	<source_loc>
		<id>5281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2698,15332</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>30</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>30</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>744</value>
	</intrinsic_muxing>
	<resource>
		<res_id>41</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_OrReduction_2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_8_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.6417</delay>
		<module_name>dut_Add_8Ux8U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>56.0880</unit_area>
		<comb_area>56.0880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.6732</delay>
		<module_name>dut_Add_9Ux8U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.8500</unit_area>
		<comb_area>59.8500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>2.1131</delay>
		<module_name>dut_Mul_32Ux10U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1465.4700</unit_area>
		<comb_area>1465.4700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>2.9970</delay>
		<module_name>dut_Mul_33Ux32U_64U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>5675.8320</unit_area>
		<comb_area>5675.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>2.0726</delay>
		<module_name>dut_Mul_32Ux9U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1269.1620</unit_area>
		<comb_area>1269.1620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>1.5019</delay>
		<module_name>dut_Mul_8Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>443.2320</unit_area>
		<comb_area>443.2320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.9669</delay>
		<module_name>dut_Add_16Ux16U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>134.0640</unit_area>
		<comb_area>134.0640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>1.6123</delay>
		<module_name>dut_Add_32Ux17U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>207.9360</unit_area>
		<comb_area>207.9360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>dut_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>1.6405</delay>
		<module_name>dut_Add_32Ux16U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>197.6760</unit_area>
		<comb_area>197.6760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>6691</id>
			<opcode>29</opcode>
			<source_loc>2655</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6693</id>
			<opcode>29</opcode>
			<source_loc>2673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6695</id>
			<opcode>29</opcode>
			<source_loc>2666</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6689</id>
			<opcode>37</opcode>
			<source_loc>2677</source_loc>
			<port>
				<name>in2</name>
				<datatype W="33">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>6620</id>
			<source_loc>5219</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6621</id>
			<source_loc>5220</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>5.0000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6622</id>
			<source_loc>5221</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6623</id>
			<source_loc>5224</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6624</id>
			<source_loc>5199</source_loc>
			<order>5</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6625</id>
			<source_loc>5226</source_loc>
			<order>6</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>6681</id>
			<source_loc>5277</source_loc>
			<order>7</order>
			<sig_name>u_1430</sig_name>
			<label>u_1430:wire</label>
			<datatype W="2">sc_int</datatype>
			<op>
				<id>52</id>
				<op_kind>wire</op_kind>
				<object>u_1430</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6682</id>
			<source_loc>15802</source_loc>
			<order>8</order>
			<sig_name>amtmp1</sig_name>
			<label>amtmp1:wire</label>
			<datatype W="2">sc_int</datatype>
			<op>
				<id>53</id>
				<op_kind>wire</op_kind>
				<object>amtmp1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4248</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>6683</id>
			<source_loc>5917</source_loc>
			<order>9</order>
			<instance_name>dut_OrReduction_2S_1U_4_18</instance_name>
			<opcode>70</opcode>
			<label>or_reduce</label>
			<op>
				<id>54</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4763</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6626</id>
			<source_loc>5200</source_loc>
			<order>10</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6627</id>
			<source_loc>5201</source_loc>
			<order>11</order>
			<sig_name>din_data_a</sig_name>
			<label>a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6628</id>
			<source_loc>5202</source_loc>
			<order>12</order>
			<sig_name>din_data_b</sig_name>
			<label>b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6630</id>
			<source_loc>5204</source_loc>
			<order>13</order>
			<sig_name>din_data_d</sig_name>
			<label>d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6631</id>
			<source_loc>5205</source_loc>
			<order>14</order>
			<sig_name>din_data_e</sig_name>
			<label>e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6635</id>
			<source_loc>5209</source_loc>
			<order>15</order>
			<sig_name>din_m_stall_reg_a</sig_name>
			<label>a:din_m_stall_reg_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6639</id>
			<source_loc>5210</source_loc>
			<order>16</order>
			<sig_name>din_m_stall_reg_b</sig_name>
			<label>b:din_m_stall_reg_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6646</id>
			<source_loc>5212</source_loc>
			<order>17</order>
			<sig_name>din_m_stall_reg_d</sig_name>
			<label>d:din_m_stall_reg_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>21</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6649</id>
			<source_loc>5213</source_loc>
			<order>18</order>
			<sig_name>din_m_stall_reg_e</sig_name>
			<label>e:din_m_stall_reg_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6629</id>
			<source_loc>5203</source_loc>
			<order>19</order>
			<sig_name>din_data_c</sig_name>
			<label>c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6632</id>
			<source_loc>5206</source_loc>
			<order>20</order>
			<sig_name>din_data_f</sig_name>
			<label>f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6642</id>
			<source_loc>5211</source_loc>
			<order>21</order>
			<sig_name>din_m_stall_reg_c</sig_name>
			<label>c:din_m_stall_reg_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>19</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6653</id>
			<source_loc>5214</source_loc>
			<order>22</order>
			<sig_name>din_m_stall_reg_f</sig_name>
			<label>f:din_m_stall_reg_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6633</id>
			<source_loc>5207</source_loc>
			<order>23</order>
			<sig_name>din_data_g</sig_name>
			<label>g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6634</id>
			<source_loc>5208</source_loc>
			<order>24</order>
			<sig_name>din_data_h</sig_name>
			<label>h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6655</id>
			<source_loc>5215</source_loc>
			<order>25</order>
			<sig_name>din_m_stall_reg_g</sig_name>
			<label>g:din_m_stall_reg_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6657</id>
			<source_loc>5216</source_loc>
			<order>26</order>
			<sig_name>din_m_stall_reg_h</sig_name>
			<label>h:din_m_stall_reg_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>din_m_stall_reg_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6636</id>
			<source_loc>5884</source_loc>
			<order>27</order>
			<instance_name>dut_N_Mux_8_2_0_4_19</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>16</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6640</id>
			<source_loc>5885</source_loc>
			<order>28</order>
			<instance_name>dut_N_Mux_8_2_0_4_20</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>18</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6647</id>
			<source_loc>5887</source_loc>
			<order>29</order>
			<instance_name>dut_N_Mux_8_2_0_4_21</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>22</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6650</id>
			<source_loc>5888</source_loc>
			<order>30</order>
			<instance_name>dut_N_Mux_8_2_0_4_22</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6643</id>
			<source_loc>5886</source_loc>
			<order>31</order>
			<instance_name>dut_N_Mux_8_2_0_4_23</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>20</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6659</id>
			<source_loc>5893</source_loc>
			<order>32</order>
			<instance_name>dut_N_Mux_8_2_0_4_24</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>30</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6660</id>
			<source_loc>5892</source_loc>
			<order>33</order>
			<instance_name>dut_Add_8Ux8U_9U_4_25</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>31</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4455</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6661</id>
			<source_loc>5895</source_loc>
			<order>34</order>
			<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>32</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5537</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6656</id>
			<source_loc>5889</source_loc>
			<order>35</order>
			<instance_name>dut_N_Mux_8_2_0_4_27</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>27</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6658</id>
			<source_loc>5890</source_loc>
			<order>36</order>
			<instance_name>dut_N_Mux_8_2_0_4_28</instance_name>
			<opcode>51</opcode>
			<label>MUX(2)</label>
			<op>
				<id>29</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6662</id>
			<source_loc>5894</source_loc>
			<order>37</order>
			<instance_name>dut_Add_9Ux8U_10U_4_29</instance_name>
			<opcode>53</opcode>
			<label>+</label>
			<op>
				<id>33</id>
				<op_kind>add</op_kind>
				<in_widths>9 8</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7216</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6663</id>
			<source_loc>5896</source_loc>
			<order>38</order>
			<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			<opcode>53</opcode>
			<label>+</label>
			<op>
				<id>34</id>
				<op_kind>add</op_kind>
				<in_widths>9 8</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.9334</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6664</id>
			<source_loc>5891</source_loc>
			<order>39</order>
			<instance_name>dut_Add_8Ux8U_9U_4_31</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>35</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5718</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6665</id>
			<source_loc>5897</source_loc>
			<order>40</order>
			<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			<opcode>54</opcode>
			<label>*</label>
			<op>
				<id>36</id>
				<op_kind>mul</op_kind>
				<in_widths>10 10</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>3.9304</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6666</id>
			<source_loc>5898</source_loc>
			<order>41</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			<opcode>55</opcode>
			<label>*</label>
			<op>
				<id>37</id>
				<op_kind>mul</op_kind>
				<in_widths>20 9</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>6.0030</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6667</id>
			<source_loc>5899</source_loc>
			<order>42</order>
			<instance_name>dut_Mul_32Ux9U_32U_4_34</instance_name>
			<opcode>57</opcode>
			<label>*</label>
			<op>
				<id>38</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.9876</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6668</id>
			<source_loc>5900</source_loc>
			<order>43</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_35</instance_name>
			<opcode>57</opcode>
			<label>*</label>
			<op>
				<id>39</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.9276</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6669</id>
			<source_loc>5901</source_loc>
			<order>44</order>
			<instance_name>dut_Add_16Ux16U_17U_4_36</instance_name>
			<opcode>58</opcode>
			<label>+</label>
			<op>
				<id>40</id>
				<op_kind>add</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>1.3073</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6670</id>
			<source_loc>5902</source_loc>
			<order>45</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			<opcode>29</opcode>
			<label>*</label>
			<op>
				<id>41</id>
				<op_kind>mul</op_kind>
				<in_widths>29 8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>2.1866</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6672</id>
			<source_loc>5906</source_loc>
			<order>46</order>
			<instance_name>dut_Add_8Ux8U_9U_4_38</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>43</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.3855</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6673</id>
			<source_loc>5908</source_loc>
			<order>47</order>
			<instance_name>dut_Add_8Ux8U_9U_4_39</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>44</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.4937</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6674</id>
			<source_loc>5907</source_loc>
			<order>48</order>
			<instance_name>dut_Mul_32Ux9U_32U_4_34</instance_name>
			<opcode>29</opcode>
			<label>*</label>
			<op>
				<id>45</id>
				<op_kind>mul</op_kind>
				<in_widths>29 9</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>3.3825</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6671</id>
			<source_loc>5903</source_loc>
			<order>49</order>
			<instance_name>dut_Add_32Ux17U_33U_4_41</instance_name>
			<opcode>64</opcode>
			<label>+</label>
			<op>
				<id>42</id>
				<op_kind>add</op_kind>
				<in_widths>32 17</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.4937</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6675</id>
			<source_loc>5910</source_loc>
			<order>50</order>
			<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			<opcode>29</opcode>
			<label>*</label>
			<op>
				<id>46</id>
				<op_kind>mul</op_kind>
				<in_widths>32 9</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>2.5663</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6676</id>
			<source_loc>5904</source_loc>
			<order>51</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_35</instance_name>
			<opcode>57</opcode>
			<label>*</label>
			<op>
				<id>47</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.9276</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6677</id>
			<source_loc>5911</source_loc>
			<order>52</order>
			<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			<opcode>67</opcode>
			<label>+</label>
			<op>
				<id>48</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>2.9641</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6678</id>
			<source_loc>5905</source_loc>
			<order>53</order>
			<instance_name>dut_Add_32Ux16U_33U_4_45</instance_name>
			<opcode>63</opcode>
			<label>+</label>
			<op>
				<id>49</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>33</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>1.3073</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6679</id>
			<source_loc>5914</source_loc>
			<order>54</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			<opcode>37</opcode>
			<label>*</label>
			<op>
				<id>50</id>
				<op_kind>mul</op_kind>
				<in_widths>33 32</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>5.9611</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6680</id>
			<source_loc>5915</source_loc>
			<order>55</order>
			<instance_name>dut_Div_64Ux2U_32U_4_47</instance_name>
			<opcode>39</opcode>
			<label>dut_Div_64Ux2U_32U_4</label>
			<op>
				<id>51</id>
				<op_kind>div</op_kind>
				<in_widths>64</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>8.8659</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6684</id>
			<source_loc>5222</source_loc>
			<order>56</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>8.9708</chain_time>
			<guard>(not (= 55 #b0))</guard>
		</io_op>
		<io_op>
			<id>6685</id>
			<source_loc>6536</source_loc>
			<order>57</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6686</id>
			<source_loc>5279</source_loc>
			<order>58</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>(not (= 57 #b0))</guard>
		</io_op>
		<io_op>
			<id>6687</id>
			<source_loc>6538</source_loc>
			<order>59</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6688</id>
			<source_loc>5281</source_loc>
			<order>60</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.9053</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.9708</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
			</path_node>
			<delay>8.8659</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>9</state>
				<source_loc>6626</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0685</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_b</port_name>
				<state>9</state>
				<source_loc>6639</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0685</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>9</state>
				<source_loc>6626</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0685</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_a</port_name>
				<state>9</state>
				<source_loc>6635</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0685</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_a</port_name>
				<state>9</state>
				<source_loc>6627</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0545</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_b</port_name>
				<state>9</state>
				<source_loc>6628</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0545</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>6.0266</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.9053</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.9708</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7519</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_47</instance_name>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7519</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_47</instance_name>
			</path_node>
			<delay>8.8659</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.6602</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.6602</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_8_2_0_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6417</delay>
				<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6732</delay>
				<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4527</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_b</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_8_2_0_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6417</delay>
				<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6732</delay>
				<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4527</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_8_2_0_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6417</delay>
				<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6732</delay>
				<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4527</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_a</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_8_2_0_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6417</delay>
				<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6732</delay>
				<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4527</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>dut_N_Mux_8_2_0_4_22</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6417</delay>
				<instance_name>dut_Add_8Ux8U_9U_4_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6732</delay>
				<instance_name>dut_Add_9Ux8U_10U_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1131</delay>
				<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4527</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>8.9708</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.9053</delay>
				<source_loc>6680</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6684</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>8.8659</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
				<source_loc>6680</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>6.0685</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6639</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>6640</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6661</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6663</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6665</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6666</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>6.0685</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6635</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>6636</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6661</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6663</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6665</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6666</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>6.0685</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6626</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>6640</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6661</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6663</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6665</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6666</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>6.0685</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6626</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>6636</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6661</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6663</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6665</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6666</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>6.0266</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6671</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6675</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>6677</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6679</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>3.4480</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2715</delay>
				<source_loc>6672</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6674</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.2521</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6670</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>1.3728</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8136</delay>
				<source_loc>6668</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6669</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6698</id>
			<source_loc>6620</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6699</id>
			<source_loc>6623</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6700</id>
			<source_loc>6625</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,12,13</livein>
			<liveout>2,12</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6702</id>
			<source_loc>6684</source_loc>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>3,15</livein>
			<liveout>3,15</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6704</id>
			<source_loc>6622</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6705</id>
			<source_loc>6686</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>3,15</livein>
			<liveout>3,15</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6707</id>
			<source_loc>6683</source_loc>
			<name>guard_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,12,13,14,15</livein>
			<liveout>2,12,13,14,15</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>54</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6709</id>
			<source_loc>6636</source_loc>
			<name>input_a</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>16</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6710</id>
			<source_loc>6673</source_loc>
			<name>CynTemp_12</name>
			<datatype W="9">sc_uint</datatype>
			<livein>13</livein>
			<liveout>12</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6712</id>
			<source_loc>6640</source_loc>
			<name>input_b</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>18</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6713</id>
			<source_loc>6669</source_loc>
			<name>CynTemp_9</name>
			<datatype W="17">sc_uint</datatype>
			<livein>13</livein>
			<liveout>12</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>40</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6715</id>
			<source_loc>6647</source_loc>
			<name>input_d</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>22</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6717</id>
			<source_loc>6650</source_loc>
			<name>input_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>24</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6719</id>
			<source_loc>6643</source_loc>
			<name>input_c</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>20</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6721</id>
			<source_loc>6656</source_loc>
			<name>input_g</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12,13</livein>
			<liveout>2,12</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6723</id>
			<source_loc>6658</source_loc>
			<name>input_h</name>
			<datatype W="8">sc_uint</datatype>
			<livein>12,13</livein>
			<liveout>2,12</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6725</id>
			<source_loc>6667</source_loc>
			<name>CynTemp_7</name>
			<datatype W="16">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6726</id>
			<source_loc>6674</source_loc>
			<name>CynTemp_13</name>
			<datatype W="32">sc_uint</datatype>
			<livein>13</livein>
			<liveout>12</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>45</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6728</id>
			<source_loc>6666</source_loc>
			<name>val1</name>
			<datatype W="29">sc_uint</datatype>
			<livein>12</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>37</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6729</id>
			<source_loc>6670</source_loc>
			<name>CynTemp_10</name>
			<datatype W="32">sc_uint</datatype>
			<livein>13</livein>
			<liveout>12</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>41</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6730</id>
			<source_loc>6679</source_loc>
			<name>CynTemp_18</name>
			<datatype W="64">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6732</id>
			<source_loc>6688</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5942</source_loc>
		<loop>
			<id>22</id>
			<thread>thread1</thread>
			<pipe_type>CONSERVATIVE</pipe_type>
			<pipe_init>3</pipe_init>
			<source_path>dut.cc</source_path>
			<source_line>50</source_line>
			<source_loc>2693</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>6</max_path>
			<latency>6</latency>
			<name>mainPipe</name>
		</loop>
	</loop>
	<latency>
		<name>mainLatency</name>
		<constr_id>31</constr_id>
		<min>6</min>
		<max>6</max>
		<value>6</value>
		<source_loc>2605</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>48</source_line>
		<thread>thread1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2598</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>22</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11906</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>12</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>13</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>14</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>15</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>5</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12477</source_loc>
				<start_cycle>5</start_cycle>
				<latency>6</latency>
			</cycle>
			<name>mainPipe</name>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 5.000</time>
	</stable_time>
	<stable_time>
		<name>din_data_h</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_h</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_g</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_g</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_f</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_f</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_e</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_e</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_d</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_d</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_c</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_c</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_b</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_b</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_a</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_a</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.425</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_a</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_b</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_c</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_e</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_f</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_g</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_h</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.143</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.171</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.325</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.325</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active_s</name>
		<time> 0.221</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.290</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 12 threads, 172 ops.</summary>
	</phase_summary>
</tool_log>
