
---------- Begin Simulation Statistics ----------
final_tick                                 4902307500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854852                       # Number of bytes of host memory used
host_op_rate                                    67666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.61                       # Real time elapsed on the host
host_tick_rate                              145868835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       2274104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004902                       # Number of seconds simulated
sim_ticks                                  4902307500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.321334                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80345                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80894                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               681                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             82458                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 40                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              184                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83857                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         1019                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        71229                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          885                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        71363                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           32                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           16                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           13                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        71818                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          312                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6           11                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8            6                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10           13                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect            6                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            3                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong            1                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     382                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    224787                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   224753                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               458                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      72859                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3268                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          117033                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000020                       # Number of instructions committed
system.cpu.commit.committedOps                2274123                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9747057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.233314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.924085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8920827     91.52%     91.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       211342      2.17%     93.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       263671      2.71%     96.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       192727      1.98%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          887      0.01%     98.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26860      0.28%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99059      1.02%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        28416      0.29%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3268      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9747057                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                   2202108                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           856639     37.67%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.07%     37.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1415539     62.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2274123                       # Class of committed instruction
system.cpu.commit.refs                        1417174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1343403                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       2274104                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.804606                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.804606                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9350428                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                77569                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2473522                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    94627                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     91391                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3247                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   834                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                222392                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       83857                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    165626                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9580362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   474                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1144257                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008553                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             178206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              80767                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.116706                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9762085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.265638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.361026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9355453     95.83%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      462      0.00%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81714      0.84%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      306      0.00%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      404      0.00%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      356      0.00%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    80930      0.83%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      288      0.00%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   242172      2.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9762085                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    76341                       # Number of branches executed
system.cpu.iew.exec_nop                            39                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.247066                       # Inst execution rate
system.cpu.iew.exec_refs                      1509552                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1507002                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12538                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2762                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               124                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1507465                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2424933                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2550                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               596                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2422384                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3565955                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3247                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3563309                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        138537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               46                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1127                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        91926                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          431                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1315617                       # num instructions consuming a value
system.cpu.iew.wb_count                       2385368                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.470059                       # average fanout of values written-back
system.cpu.iew.wb_producers                    618418                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.243290                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2422037                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2500193                       # number of integer regfile reads
system.cpu.int_regfile_writes                  838779                       # number of integer regfile writes
system.cpu.ipc                               0.101993                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.101993                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                21      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                912819     37.67%     37.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   61      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   84      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  59      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2674      0.11%     37.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1507117     62.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2422980                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       36084                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014892                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      98      0.27%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.01%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     50      0.14%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35929     99.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 994108                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11750159                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       987126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1060881                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2424861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2422980                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          150789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                75                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       138838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9762085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.248203                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.908083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8884365     91.01%     91.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186986      1.92%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              293038      3.00%     95.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              119100      1.22%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160453      1.64%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               73781      0.76%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               32145      0.33%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8705      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3512      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9762085                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.247126                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                1464935                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            2894045                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1398242                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           1514819                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2762                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1507465                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4684140                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                          9804616                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3576234                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1001630                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     29                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   196981                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               7051196                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2436342                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1070903                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    210854                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5679127                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3247                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5771799                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    69269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2514763                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2970                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                102                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1791068                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          1436706                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     12098844                       # The number of ROB reads
system.cpu.rob.rob_writes                     4797353                       # The number of ROB writes
system.cpu.timesIdled                             383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  1429226                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     352                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        321752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       354068                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            391                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144072                       # Transaction distribution
system.membus.trans_dist::CleanEvict              219                       # Transaction distribution
system.membus.trans_dist::ReadExReq            173888                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2941                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       496271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 496271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20389824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20389824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              177461                       # Request fanout histogram
system.membus.reqLayer0.occupancy           936460000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          907473250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       320411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           173890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          173887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       530317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                531552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     22421760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22466112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          144682                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9220608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           322169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034861                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 321777     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    392      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             322169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          353524000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         262472000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            813000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       24                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                      24                       # number of overall hits
system.l2.demand_misses::.cpu.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             174003                       # number of demand (read+write) misses
system.l2.demand_misses::total                 174522                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               519                       # number of overall misses
system.l2.overall_misses::.cpu.data            174003                       # number of overall misses
system.l2.overall_misses::total                174522                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40762500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17963265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18004028000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40762500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17963265500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18004028000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           174004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               174546                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          174004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              174546                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78540.462428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103235.378126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103161.939469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78540.462428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103235.378126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103161.939469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144072                       # number of writebacks
system.l2.writebacks::total                    144072                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        174003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            174522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       174003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           174522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16223265500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16258838000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16223265500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16258838000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68540.462428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93235.550536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93162.111367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68540.462428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93235.550536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93162.111367                       # average overall mshr miss latency
system.l2.replacements                         144682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       176339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           176339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       176339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       176339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          151                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              151                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          151                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          151                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          173890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173890                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17953897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17953897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        173890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            173890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103248.591063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103248.591063                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       173890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16215027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16215027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93248.763586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93248.763586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40762500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40762500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78540.462428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78540.462428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68540.462428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68540.462428                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.991228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82902.654867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82902.654867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.991228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72902.654867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72902.654867                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         2941                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2941                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2941                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2941                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2941                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2941                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     55362000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     55362000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18824.209453                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18824.209453                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30365.095360                       # Cycle average of tags in use
system.l2.tags.total_refs                      351123                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    177450                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.978715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     496.663908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        68.643613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29799.787838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.909417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3009986                       # Number of tag accesses
system.l2.tags.data_accesses                  3009986                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11169280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9220608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9220608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          174001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       144072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             144072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6775585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2271596386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2278371971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6775585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6775585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1880870998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1880870998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1880870998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6775585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2271596386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4159242969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    144072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    174001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000010576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             135333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      174520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144072                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8960                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5679206250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  872600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8951456250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32541.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51291.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132655                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                174520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   50896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    826.069368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   676.795020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.058619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1587      6.43%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1443      5.85%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          890      3.61%     15.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          501      2.03%     17.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          902      3.65%     21.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          405      1.64%     23.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1154      4.68%     27.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3458     14.01%     41.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14340     58.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.390222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.723502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.009805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8999     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.096479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8971     99.68%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.16%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11169280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9218944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11169280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9220608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2278.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1880.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2278.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1880.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4902290500                       # Total gap between requests
system.mem_ctrls.avgGap                      15387.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11136064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9218944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6775584.762889721431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2271596385.987619400024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1880531566.002336740494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       174001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       144072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14227250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8937229000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 108442678250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27412.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51363.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    752697.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88129020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46826505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           624564360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377035380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     386608560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1662343440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        482617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3668125185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        748.244614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1206855250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    163540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3531912250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             88114740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             46834095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           621508440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          374884740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     386608560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1648007370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        494690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3660648345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        746.719447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1234393250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    163540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3504374250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       164918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       164918                       # number of overall hits
system.cpu.icache.overall_hits::total          164918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            708                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          708                       # number of overall misses
system.cpu.icache.overall_misses::total           708                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52243997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52243997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52243997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52243997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       165626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       165626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73790.956215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73790.956215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73790.956215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73790.956215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          617                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.icache.writebacks::total               151                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41828997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41828997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41828997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41828997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003272                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003272                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003272                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003272                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77175.271218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77175.271218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77175.271218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77175.271218                       # average overall mshr miss latency
system.cpu.icache.replacements                    151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       164918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           708                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52243997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52243997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       165626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73790.956215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73790.956215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41828997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41828997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77175.271218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77175.271218                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.915117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              165460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            305.276753                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.915117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.761553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.761553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            331794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           331794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       216139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           216139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       216163                       # number of overall hits
system.cpu.dcache.overall_hits::total          216163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1201775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1201775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1201777                       # number of overall misses
system.cpu.dcache.overall_misses::total       1201777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  91412553393                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91412553393                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  91412553393                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91412553393                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417940                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417940                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.847566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.847566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.847551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.847551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76064.615584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76064.615584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76064.488997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76064.488997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8299840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            142444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.267389                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176339                       # number of writebacks
system.cpu.dcache.writebacks::total            176339                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1024832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1024832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1024832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1024832                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       176943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       176943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       176945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       176945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18377267996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18377267996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18377452996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18377452996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103859.819241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103859.819241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103859.690842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103859.690842                       # average overall mshr miss latency
system.cpu.dcache.replacements                 176430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.108832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.108832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73092.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73092.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83698.198198                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83698.198198                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       214010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         214010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1201508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1201508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  91393326895                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  91393326895                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1415518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1415518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.848812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.848812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76065.516746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76065.516746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1024683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1024683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       176825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       176825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18367761998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18367761998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103875.368291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103875.368291                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.260955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              393134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            176942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.221824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.260955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3012882                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3012882                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4902307500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4902307500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
