Classic Timing Analyzer report for Dlec
Sun Dec 01 17:05:40 2013
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.723 ns    ; D       ; inst2~5 ; --         ; Ck       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.781 ns    ; inst2~5 ; notQ    ; Ck         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.290 ns   ; D       ; notQ    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.682 ns   ; D       ; inst2~5 ; --         ; Ck       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Ck              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 6.723 ns   ; D    ; inst2~5 ; Ck       ;
+-------+--------------+------------+------+---------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+---------+------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To   ; From Clock ;
+-------+--------------+------------+---------+------+------------+
; N/A   ; None         ; 6.781 ns   ; inst2~5 ; notQ ; Ck         ;
; N/A   ; None         ; 5.888 ns   ; inst2~5 ; Q    ; Ck         ;
+-------+--------------+------------+---------+------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.290 ns       ; D    ; notQ ;
; N/A   ; None              ; 10.216 ns       ; Ck   ; notQ ;
+-------+-------------------+-----------------+------+------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -5.682 ns ; D    ; inst2~5 ; Ck       ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Dec 01 17:05:39 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dlec -c Dlec --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst2~5" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Ck" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "inst2~5" (data pin = "D", clock pin = "Ck") is 6.723 ns
    Info: + Longest pin to register delay is 7.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(6.472 ns) + CELL(0.521 ns) = 7.857 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: Total cell delay = 1.385 ns ( 17.63 % )
        Info: Total interconnect delay = 6.472 ns ( 82.37 % )
    Info: + Micro setup delay of destination is 1.041 ns
    Info: - Shortest clock path from clock "Ck" to destination register is 2.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'
        Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: Total cell delay = 1.051 ns ( 48.32 % )
        Info: Total interconnect delay = 1.124 ns ( 51.68 % )
Info: tco from clock "Ck" to destination pin "notQ" through register "inst2~5" is 6.781 ns
    Info: + Longest clock path from clock "Ck" to source register is 2.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'
        Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: Total cell delay = 1.051 ns ( 48.32 % )
        Info: Total interconnect delay = 1.124 ns ( 51.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: 2: + IC(0.306 ns) + CELL(0.521 ns) = 0.827 ns; Loc. = LCCOMB_X4_Y1_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 3: + IC(0.784 ns) + CELL(2.995 ns) = 4.606 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'notQ'
        Info: Total cell delay = 3.516 ns ( 76.34 % )
        Info: Total interconnect delay = 1.090 ns ( 23.66 % )
Info: Longest tpd from source pin "D" to destination pin "notQ" is 11.290 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'
    Info: 2: + IC(6.469 ns) + CELL(0.178 ns) = 7.511 ns; Loc. = LCCOMB_X4_Y1_N0; Fanout = 1; COMB Node = 'inst3'
    Info: 3: + IC(0.784 ns) + CELL(2.995 ns) = 11.290 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'notQ'
    Info: Total cell delay = 4.037 ns ( 35.76 % )
    Info: Total interconnect delay = 7.253 ns ( 64.24 % )
Info: th for register "inst2~5" (data pin = "D", clock pin = "Ck") is -5.682 ns
    Info: + Longest clock path from clock "Ck" to destination register is 2.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'
        Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: Total cell delay = 1.051 ns ( 48.32 % )
        Info: Total interconnect delay = 1.124 ns ( 51.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(6.472 ns) + CELL(0.521 ns) = 7.857 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'
        Info: Total cell delay = 1.385 ns ( 17.63 % )
        Info: Total interconnect delay = 6.472 ns ( 82.37 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Sun Dec 01 17:05:41 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


