0.7
2020.2
Oct 14 2022
05:07:14
/home/arun/ddsseventh/ddsseventh.sim/sim_1/impl/func/xsim/ddsseventh_func_impl.v,1730101233,verilog,,,,clk_x_pntrs;clk_x_pntrs_7;dbg_hub;ddsseventh;ddsseventh_clk_wiz_0_0;ddsseventh_clk_wiz_0_0_clk_wiz;ddsseventh_dds_compiler_0_0;ddsseventh_dds_compiler_0_0_accum;ddsseventh_dds_compiler_0_0_dds_compiler_v6_0_22;ddsseventh_dds_compiler_0_0_dds_compiler_v6_0_22_core;ddsseventh_dds_compiler_0_0_dds_compiler_v6_0_22_eff;ddsseventh_dds_compiler_0_0_dds_compiler_v6_0_22_eff_lut;ddsseventh_dds_compiler_0_0_dds_compiler_v6_0_22_viv;ddsseventh_dds_compiler_0_0_pipe_add;ddsseventh_dds_compiler_0_0_sin_cos;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_synth;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_synth_10;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_synth_8;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_v3_0_6_viv;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_v3_0_6_viv_3;ddsseventh_dds_compiler_0_0_xbip_dsp48_multadd_v3_0_6_viv_4;ddsseventh_dds_compiler_0_0_xbip_dsp48e1_wrapper_v3_0;ddsseventh_dds_compiler_0_0_xbip_dsp48e1_wrapper_v3_0_11;ddsseventh_dds_compiler_0_0_xbip_dsp48e1_wrapper_v3_0_9;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized11;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized11_1;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized13;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized13_2;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized17_5;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized17_7;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized19;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized21;ddsseventh_dds_compiler_0_0_xbip_pipe_v3_0_6_viv__parameterized7;ddsseventh_ila_0_0;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_blk_mem_gen_top;ddsseventh_ila_0_0_blk_mem_gen_v8_4_5_synth;ddsseventh_ila_0_0_ila_v6_2_12_ila;ddsseventh_ila_0_0_ila_v6_2_12_ila_cap_addrgen;ddsseventh_ila_0_0_ila_v6_2_12_ila_cap_ctrl_legacy;ddsseventh_ila_0_0_ila_v6_2_12_ila_cap_sample_counter;ddsseventh_ila_0_0_ila_v6_2_12_ila_cap_window_counter;ddsseventh_ila_0_0_ila_v6_2_12_ila_core;ddsseventh_ila_0_0_ila_v6_2_12_ila_register;ddsseventh_ila_0_0_ila_v6_2_12_ila_reset_ctrl;ddsseventh_ila_0_0_ila_v6_2_12_ila_trace_memory;ddsseventh_ila_0_0_ila_v6_2_12_ila_trig_match;ddsseventh_ila_0_0_ila_v6_2_12_ila_trigger;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_25;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_29;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice_6;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_2;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_3;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_26;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_30;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_27;ddsseventh_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_31;ddsseventh_ila_0_0_ltlib_v1_0_0_allx_typeA;ddsseventh_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0;ddsseventh_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay;ddsseventh_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_24;ddsseventh_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_28;ddsseventh_ila_0_0_ltlib_v1_0_0_async_edge_xfer;ddsseventh_ila_0_0_ltlib_v1_0_0_async_edge_xfer__1;ddsseventh_ila_0_0_ltlib_v1_0_0_async_edge_xfer__2;ddsseventh_ila_0_0_ltlib_v1_0_0_async_edge_xfer__3;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut4;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut4__1;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut5;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut5__1;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut5__2;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut6;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut6__1;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut6__parameterized0;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut7;ddsseventh_ila_0_0_ltlib_v1_0_0_cfglut7__1;ddsseventh_ila_0_0_ltlib_v1_0_0_generic_memrd;ddsseventh_ila_0_0_ltlib_v1_0_0_match;ddsseventh_ila_0_0_ltlib_v1_0_0_match__parameterized0;ddsseventh_ila_0_0_ltlib_v1_0_0_match_nodelay;ddsseventh_ila_0_0_ltlib_v1_0_0_match_nodelay__1;ddsseventh_ila_0_0_ltlib_v1_0_0_match_nodelay__2;ddsseventh_ila_0_0_ltlib_v1_0_0_rising_edge_detection;ddsseventh_ila_0_0_ltlib_v1_0_0_rising_edge_detection__1;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized11;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized12;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized13;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized14;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized26;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized27;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized28;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized29;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized30;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized31;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized32;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized33;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized34;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized35;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized36;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized37;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized39;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized41;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg__parameterized44;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_10;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_11;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_12;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_13;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_16;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_17;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_18;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_19;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_20;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl_23;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_14;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_15;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_p2s;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat_21;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat_22;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat_7;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat_8;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stat_9;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stream;ddsseventh_ila_0_0_xsdbs_v1_0_2_reg_stream__parameterized0;ddsseventh_ila_0_0_xsdbs_v1_0_2_xsdbs;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ltlib_v1_0_0_bscan;ltlib_v1_0_0_generic_mux;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../ddsseventh.gen/sources_1/bd/ddsseventh/ipshared/7698,,,,,
