// Seed: 1076113933
`define pp_4 0
`timescale 1 ps / 1ps `endcelldefine
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
endmodule
