<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: A module testing pattern matching in casex statements
should_fail: 0
tags: 12.6.1
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-12
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv</a>
time_elapsed: 0.085s
ram usage: 11756 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-9" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
 typedef union tagged {
               ^~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-23" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;matches&#39;
 initial casex (v) matches
                   ^~~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-24" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
  tagged a &#39;{.v, 4&#39;b00?x} : $display(&#34;a %d&#34;, v);
  ^~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-24" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:24</a>: syntax error, unexpected &#34;&#39;{&#34;, expecting &#39;,&#39; or &#39;:&#39;
  tagged a &#39;{.v, 4&#39;b00?x} : $display(&#34;a %d&#34;, v);
           ^~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-25" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
  tagged a &#39;{.v1, .v2} : $display(&#34;a %d %d&#34;, v1, v2);
  ^~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-26" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:26</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
  tagged b &#39;{.v1, .v2} : $display(&#34;b %d %d&#34;, v1, v2);
  ^~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-27" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
  tagged c &#39;{4&#39;h??0x, .v} : $display(&#34;c %d&#34;, v);
  ^~~~~~
%Error: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-27" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:27</a>: Too many digits for 4 bit number: 4&#39;h??0x
  tagged c &#39;{4&#39;h??0x, .v} : $display(&#34;c %d&#34;, v);
             ^~~~~~~
%Error: Cannot continue
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>