// Seed: 370023539
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  logic id_4 = id_1 | -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_4 = 32'd57,
    parameter id_5 = 32'd19
) (
    input tri0 _id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    input wire _id_4,
    input tri _id_5,
    output tri0 id_6
);
  always @(1) begin : LABEL_0
    id_3 <= -1'b0 ? 1 : -1;
  end
  logic [7:0][id_5 : id_4  -  id_0] id_8, id_9, id_10, id_11, id_12;
  always force id_8 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  assign id_10[id_4] = id_11;
endmodule
