<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/Pin_nRackRst.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">Pin_nRackRst.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#if !defined(CY_PINS_Pin_nRackRst_H) </span><span class="comment">/* Pins Pin_nRackRst_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#define CY_PINS_Pin_nRackRst_H</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cypins_8h.html">cypins.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst__aliases_8h.html">Pin_nRackRst_aliases.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* APIs are not generated for P15[7:6] */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#if !(CY_PSOC5A &amp;&amp;\</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">     Pin_nRackRst__PORT == 15 &amp;&amp; ((Pin_nRackRst__MASK &amp; 0xC0) != 0))</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keywordtype">void</span>    <a class="code hl_function" href="group__group__general.html#ga79c2db4c755fb6202a69ef56b4ea66ce">Pin_nRackRst_Write</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> value);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keywordtype">void</span>    <a class="code hl_function" href="group__group__general.html#ga5ad23d81bac350575868bd3d6f3ade7b">Pin_nRackRst_SetDriveMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> mode);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>   <a class="code hl_function" href="group__group__general.html#ga0ba928676f17fdf66bc5a80e8d4dca60">Pin_nRackRst_ReadDataReg</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>   <a class="code hl_function" href="group__group__general.html#gaa92c17b7c4d3be3e044e27c1fce6a449">Pin_nRackRst_Read</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keywordtype">void</span>    <a class="code hl_function" href="group__group__general.html#gac5914ab5ac7a12635390c0ad8abdd956">Pin_nRackRst_SetInterruptMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> position, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> mode);</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>   <a class="code hl_function" href="group__group__general.html#ga1e09284bbe0ee1af19f33e54eef4edde">Pin_nRackRst_ClearInterrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__drive_mode.html#gac26f722dd9108c3f4a91df4c29ba8c99">   57</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_ALG_HIZ         PIN_DM_ALG_HIZ</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__drive_mode.html#gaebb5ad1a3c083b72e734c5c43dc8ddce">   58</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_DIG_HIZ         PIN_DM_DIG_HIZ</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__drive_mode.html#gaba98ecc255b1a3d72a3cec2dd195a01a">   59</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_RES_UP          PIN_DM_RES_UP</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__drive_mode.html#gac1dc0f0d88326ec3cb0346b1b840d599">   60</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_RES_DWN         PIN_DM_RES_DWN</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__drive_mode.html#ga58ea05565f2f482509e38d5bcbff4152">   61</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_OD_LO           PIN_DM_OD_LO</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__drive_mode.html#gab007a877770919580cd5e8fca7967a44">   62</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_OD_HI           PIN_DM_OD_HI</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__drive_mode.html#ga469af68500bdbd760f4ce4cbc82ac740">   63</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_STRONG          PIN_DM_STRONG</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__drive_mode.html#ga85d696ffc3e9c8750570c6e74f7416f0">   64</a></span><span class="preprocessor">        #define Pin_nRackRst_DM_RES_UPDWN       PIN_DM_RES_UPDWN</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Digital Port Constants */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a698d017d1e201c659a2303552b85529c">   69</a></span><span class="preprocessor">#define Pin_nRackRst_MASK               Pin_nRackRst__MASK</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#aff9f063db7d4c9f66c1d6cdbfa044684">   70</a></span><span class="preprocessor">#define Pin_nRackRst_SHIFT              Pin_nRackRst__SHIFT</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#ad6bcdee4ce7355dc4f412d81ae6fff75">   71</a></span><span class="preprocessor">#define Pin_nRackRst_WIDTH              1u</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Interrupt constants */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#if defined(Pin_nRackRst__INTSTAT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">        #define Pin_nRackRst_INTR_NONE      (uint16)(0x0000u)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">        #define Pin_nRackRst_INTR_RISING    (uint16)(0x0001u)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">        #define Pin_nRackRst_INTR_FALLING   (uint16)(0x0002u)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">        #define Pin_nRackRst_INTR_BOTH      (uint16)(0x0003u) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #define Pin_nRackRst_INTR_MASK      (0x01u) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#endif </span><span class="comment">/* (Pin_nRackRst__INTSTAT) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Main Port Registers */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Pin State */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#ab65d6d79969ed3fe917c966af9daaa39">  100</a></span><span class="preprocessor">#define Pin_nRackRst_PS                     (* (reg8 *) Pin_nRackRst__PS)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* Data Register */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a9071d7703e5fbc2062ed5fc43c60aa3b">  102</a></span><span class="preprocessor">#define Pin_nRackRst_DR                     (* (reg8 *) Pin_nRackRst__DR)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* Port Number */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a1cfe4b459d6ee15e25ab4e344428f5bf">  104</a></span><span class="preprocessor">#define Pin_nRackRst_PRT_NUM                (* (reg8 *) Pin_nRackRst__PRT) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* Connect to Analog Globals */</span>                                                  </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a8137d7227c2911cbdec8e4e858ed6fb0">  106</a></span><span class="preprocessor">#define Pin_nRackRst_AG                     (* (reg8 *) Pin_nRackRst__AG)                       </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Analog MUX bux enable */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a8b218ac89e2f133e4ae2ea4f5c8dbfec">  108</a></span><span class="preprocessor">#define Pin_nRackRst_AMUX                   (* (reg8 *) Pin_nRackRst__AMUX) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Bidirectional Enable */</span>                                                        </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#af3ef19c8da0baf43e7b36804ccaa257f">  110</a></span><span class="preprocessor">#define Pin_nRackRst_BIE                    (* (reg8 *) Pin_nRackRst__BIE)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* Bit-mask for Aliased Register Access */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a53b36876d4829efdb357c9262f34df4d">  112</a></span><span class="preprocessor">#define Pin_nRackRst_BIT_MASK               (* (reg8 *) Pin_nRackRst__BIT_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* Bypass Enable */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a9f5047d67f72f45ade99342d877c382c">  114</a></span><span class="preprocessor">#define Pin_nRackRst_BYP                    (* (reg8 *) Pin_nRackRst__BYP)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* Port wide control signals */</span>                                                   </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#ab7ba324a9ac13371bf5fb6c8f7afbf45">  116</a></span><span class="preprocessor">#define Pin_nRackRst_CTL                    (* (reg8 *) Pin_nRackRst__CTL)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* Drive Modes */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#ad01dd639a878a99ea5d4c6b05f1c857a">  118</a></span><span class="preprocessor">#define Pin_nRackRst_DM0                    (* (reg8 *) Pin_nRackRst__DM0) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a9ed37a90f7100ded31e4a662676f552c">  119</a></span><span class="preprocessor">#define Pin_nRackRst_DM1                    (* (reg8 *) Pin_nRackRst__DM1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a2c55e0cb3a8097359d53bb20fbf1e06a">  120</a></span><span class="preprocessor">#define Pin_nRackRst_DM2                    (* (reg8 *) Pin_nRackRst__DM2) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* Input Buffer Disable Override */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a9ab412e7c0ef196c6797cae21bbbe614">  122</a></span><span class="preprocessor">#define Pin_nRackRst_INP_DIS                (* (reg8 *) Pin_nRackRst__INP_DIS)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* LCD Common or Segment Drive */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a556a79373ccb0253bbf5d735f2701145">  124</a></span><span class="preprocessor">#define Pin_nRackRst_LCD_COM_SEG            (* (reg8 *) Pin_nRackRst__LCD_COM_SEG)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* Enable Segment LCD */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a4e2aa9dd90477446408c81cb9edbca83">  126</a></span><span class="preprocessor">#define Pin_nRackRst_LCD_EN                 (* (reg8 *) Pin_nRackRst__LCD_EN)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Slew Rate Control */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a0736e540795d58de5336445b782afc23">  128</a></span><span class="preprocessor">#define Pin_nRackRst_SLW                    (* (reg8 *) Pin_nRackRst__SLW)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* DSI Port Registers */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Global DSI Select Register */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a906d184dac5176824fd27eb66ca692a8">  132</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__CAPS_SEL       (* (reg8 *) Pin_nRackRst__PRTDSI__CAPS_SEL) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Double Sync Enable */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a4cfea46d3c62ef5948b7096a1d716acb">  134</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__DBL_SYNC_IN    (* (reg8 *) Pin_nRackRst__PRTDSI__DBL_SYNC_IN) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* Output Enable Select Drive Strength */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a50ed928e0e188ef5bfb1bc2fb76c7a80">  136</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__OE_SEL0        (* (reg8 *) Pin_nRackRst__PRTDSI__OE_SEL0) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a403b7f3dd6a6c182b62faa6c51a387fd">  137</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__OE_SEL1        (* (reg8 *) Pin_nRackRst__PRTDSI__OE_SEL1) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Port Pin Output Select Registers */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a0f8f4d2837298714a1a905e35595425f">  139</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__OUT_SEL0       (* (reg8 *) Pin_nRackRst__PRTDSI__OUT_SEL0) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#ac5a900254bbb02c93942d03337672bb5">  140</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__OUT_SEL1       (* (reg8 *) Pin_nRackRst__PRTDSI__OUT_SEL1) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Sync Output Enable Registers */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_pin__n_rack_rst_8h.html#a68effd730cd1cfe0df92feb68c20cd6e">  142</a></span><span class="preprocessor">#define Pin_nRackRst_PRTDSI__SYNC_OUT       (* (reg8 *) Pin_nRackRst__PRTDSI__SYNC_OUT) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* SIO registers */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#if defined(Pin_nRackRst__SIO_CFG)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">    #define Pin_nRackRst_SIO_HYST_EN        (* (reg8 *) Pin_nRackRst__SIO_HYST_EN)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">    #define Pin_nRackRst_SIO_REG_HIFREQ     (* (reg8 *) Pin_nRackRst__SIO_REG_HIFREQ)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">    #define Pin_nRackRst_SIO_CFG            (* (reg8 *) Pin_nRackRst__SIO_CFG)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">    #define Pin_nRackRst_SIO_DIFF           (* (reg8 *) Pin_nRackRst__SIO_DIFF)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#endif </span><span class="comment">/* (Pin_nRackRst__SIO_CFG) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Interrupt Registers */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#if defined(Pin_nRackRst__INTSTAT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    #define Pin_nRackRst_INTSTAT            (* (reg8 *) Pin_nRackRst__INTSTAT)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">    #define Pin_nRackRst_SNAP               (* (reg8 *) Pin_nRackRst__SNAP)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">    #define Pin_nRackRst_0_INTTYPE_REG      (* (reg8 *) Pin_nRackRst__0__INTTYPE)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#endif </span><span class="comment">/* (Pin_nRackRst__INTSTAT) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#endif </span><span class="comment">/* CY_PSOC5A... */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#endif </span><span class="comment">/*  CY_PINS_Pin_nRackRst_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* [] END OF FILE */</span></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_pin__n_rack_rst__aliases_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_pin__n_rack_rst__aliases_8h.html">Pin_nRackRst_aliases.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cyfitter_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cypins_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cypins_8h.html">cypins.h</a></div><div class="ttdoc">This file contains the function prototypes and constants used for a port/pin in access and control.</div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cytypes_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a></div><div class="ttdoc">CyTypes provides register access macros and approved types for use in firmware.</div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a05f6b0ae8f6a6e135b0e290c25fe0e4e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00490">cytypes.h:490</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
<div class="ttc" id="agroup__group__general_html_ga0ba928676f17fdf66bc5a80e8d4dca60"><div class="ttname"><a href="group__group__general.html#ga0ba928676f17fdf66bc5a80e8d4dca60">Pin_nRackRst_ReadDataReg</a></div><div class="ttdeci">uint8 Pin_nRackRst_ReadDataReg(void)</div><div class="ttdoc">Reads the associated physical port's data output register and masks the correct bits according to the...</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_pin__n_rack_rst_8c_source.html#l00141">Pin_nRackRst.c:141</a></div></div>
<div class="ttc" id="agroup__group__general_html_ga1e09284bbe0ee1af19f33e54eef4edde"><div class="ttname"><a href="group__group__general.html#ga1e09284bbe0ee1af19f33e54eef4edde">Pin_nRackRst_ClearInterrupt</a></div><div class="ttdeci">uint8 Pin_nRackRst_ClearInterrupt(void)</div></div>
<div class="ttc" id="agroup__group__general_html_ga5ad23d81bac350575868bd3d6f3ade7b"><div class="ttname"><a href="group__group__general.html#ga5ad23d81bac350575868bd3d6f3ade7b">Pin_nRackRst_SetDriveMode</a></div><div class="ttdeci">void Pin_nRackRst_SetDriveMode(uint8 mode)</div><div class="ttdoc">Sets the drive mode for each of the Pins component's pins.</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_pin__n_rack_rst_8c_source.html#l00090">Pin_nRackRst.c:90</a></div></div>
<div class="ttc" id="agroup__group__general_html_ga79c2db4c755fb6202a69ef56b4ea66ce"><div class="ttname"><a href="group__group__general.html#ga79c2db4c755fb6202a69ef56b4ea66ce">Pin_nRackRst_Write</a></div><div class="ttdeci">void Pin_nRackRst_Write(uint8 value)</div><div class="ttdoc">Writes the value to the physical port (data output register), masking and shifting the bits appropria...</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_pin__n_rack_rst_8c_source.html#l00057">Pin_nRackRst.c:57</a></div></div>
<div class="ttc" id="agroup__group__general_html_gaa92c17b7c4d3be3e044e27c1fce6a449"><div class="ttname"><a href="group__group__general.html#gaa92c17b7c4d3be3e044e27c1fce6a449">Pin_nRackRst_Read</a></div><div class="ttdeci">uint8 Pin_nRackRst_Read(void)</div><div class="ttdoc">Reads the associated physical port (pin status register) and masks the required bits according to the...</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_pin__n_rack_rst_8c_source.html#l00113">Pin_nRackRst.c:113</a></div></div>
<div class="ttc" id="agroup__group__general_html_gac5914ab5ac7a12635390c0ad8abdd956"><div class="ttname"><a href="group__group__general.html#gac5914ab5ac7a12635390c0ad8abdd956">Pin_nRackRst_SetInterruptMode</a></div><div class="ttdeci">void Pin_nRackRst_SetInterruptMode(uint16 position, uint16 mode)</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
