<html>
<head>
<title>DMA2 - RPi Registers</title>
<style>table,td { border: 1px solid black; }</style>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: DMA2 (0x7e007200)</h1>
<h2>Info</h2>
<table><tr><th>Name</th><th>Value</th></tr>
<tr><td>&nbsp;base&nbsp;</td><td>&nbsp;<pre>0x7e007200</pre>&nbsp;</td></tr>
</table>

<h2>Registers</h2>
<table><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
<tr><td>&nbsp;<a href='#dma2_cs'>DMA2_CS</a>&nbsp;</td><td>&nbsp;<pre>0x7e007200</pre>&nbsp;</td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xf0ff017f</pre>&nbsp;</td><td align=center>&nbsp;<pre>0000000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_conblk_ad'>DMA2_CONBLK_AD</a>&nbsp;</td><td>&nbsp;<pre>0x7e007204</pre>&nbsp;</td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xffffffe0</pre>&nbsp;</td><td align=center>&nbsp;<pre>0000000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_ti'>DMA2_TI</a>&nbsp;</td><td>&nbsp;<pre>0x7e007208</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;27&nbsp;</td><td>&nbsp;<pre>0x07fffffb</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_source_ad'>DMA2_SOURCE_AD</a>&nbsp;</td><td>&nbsp;<pre>0x7e00720c</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xffffffff</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_dest_ad'>DMA2_DEST_AD</a>&nbsp;</td><td>&nbsp;<pre>0x7e007210</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xffffffff</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_txfr_len'>DMA2_TXFR_LEN</a>&nbsp;</td><td>&nbsp;<pre>0x7e007214</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;30&nbsp;</td><td>&nbsp;<pre>0x3fffffff</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_stride'>DMA2_STRIDE</a>&nbsp;</td><td>&nbsp;<pre>0x7e007218</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xffffffff</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_nextconbk'>DMA2_NEXTCONBK</a>&nbsp;</td><td>&nbsp;<pre>0x7e00721c</pre>&nbsp;</td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td>&nbsp;<pre>0xffffffe0</pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;<a href='#dma2_debug'>DMA2_DEBUG</a>&nbsp;</td><td>&nbsp;<pre>0x7e007220</pre>&nbsp;</td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;29&nbsp;</td><td>&nbsp;<pre>0x1ffffff7</pre>&nbsp;</td><td align=center>&nbsp;<pre>0000000000</pre>&nbsp;</td></tr>
</table>

<h2>Register info</h2>
<h3><a name='DMA2_CS'>DMA2_CS</a></h3>
<h4>Address: 0x7e007200</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_CS_ACTIVE&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td>&nbsp;<pre>0x00000001</pre></td><td>&nbsp;<pre>0xfffffffe</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_END&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td>&nbsp;<pre>0x00000002</pre></td><td>&nbsp;<pre>0xfffffffd</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_INT&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td>&nbsp;<pre>0x00000004</pre></td><td>&nbsp;<pre>0xfffffffb</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_DREQ&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td>&nbsp;<pre>0x00000008</pre></td><td>&nbsp;<pre>0xfffffff7</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_PAUSED&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td>&nbsp;<pre>0x00000010</pre></td><td>&nbsp;<pre>0xffffffef</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_DREQ_STOPS_DMA&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td>&nbsp;<pre>0x00000020</pre></td><td>&nbsp;<pre>0xffffffdf</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_WAITING_FOR_OUTSTANDING_WRITES&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td>&nbsp;<pre>0x00000040</pre></td><td>&nbsp;<pre>0xffffffbf</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_ERROR&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td>&nbsp;<pre>0x00000100</pre></td><td>&nbsp;<pre>0xfffffeff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;9&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_PRIORITY&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;19&nbsp;</td><td>&nbsp;<pre>0x000f0000</pre></td><td>&nbsp;<pre>0xfff0ffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_PANIC_PRIORITY&nbsp;</td><td align=center>&nbsp;20&nbsp;</td><td align=center>&nbsp;23&nbsp;</td><td>&nbsp;<pre>0x00f00000</pre></td><td>&nbsp;<pre>0xff0fffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;24&nbsp;</td><td align=center>&nbsp;27&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_WAIT_FOR_OUTSTANDING_WRITES&nbsp;</td><td align=center>&nbsp;28&nbsp;</td><td align=center>&nbsp;28&nbsp;</td><td>&nbsp;<pre>0x10000000</pre></td><td>&nbsp;<pre>0xefffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_DISDEBUG&nbsp;</td><td align=center>&nbsp;29&nbsp;</td><td align=center>&nbsp;29&nbsp;</td><td>&nbsp;<pre>0x20000000</pre></td><td>&nbsp;<pre>0xdfffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_ABORT&nbsp;</td><td align=center>&nbsp;30&nbsp;</td><td align=center>&nbsp;30&nbsp;</td><td>&nbsp;<pre>0x40000000</pre></td><td>&nbsp;<pre>0xbfffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CS_RESET&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0x80000000</pre></td><td>&nbsp;<pre>0x7fffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_CONBLK_AD'>DMA2_CONBLK_AD</a></h3>
<h4>Address: 0x7e007204</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_CONBLK_AD_SCB_ADDR&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0xffffffe0</pre></td><td>&nbsp;<pre>0x0000001f</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_TI'>DMA2_TI</a></h3>
<h4>Address: 0x7e007208</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_TI_INTEN&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td>&nbsp;<pre>0x00000001</pre></td><td>&nbsp;<pre>0xfffffffe</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_TDMODE&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td>&nbsp;<pre>0x00000002</pre></td><td>&nbsp;<pre>0xfffffffd</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_WAIT_RESP&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td>&nbsp;<pre>0x00000008</pre></td><td>&nbsp;<pre>0xfffffff7</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_DEST_INC&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td>&nbsp;<pre>0x00000010</pre></td><td>&nbsp;<pre>0xffffffef</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_DEST_WIDTH&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td>&nbsp;<pre>0x00000020</pre></td><td>&nbsp;<pre>0xffffffdf</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_DEST_DREQ&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td>&nbsp;<pre>0x00000040</pre></td><td>&nbsp;<pre>0xffffffbf</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_DEST_IGNORE&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td>&nbsp;<pre>0x00000080</pre></td><td>&nbsp;<pre>0xffffff7f</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_SRC_INC&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td>&nbsp;<pre>0x00000100</pre></td><td>&nbsp;<pre>0xfffffeff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_SRC_WIDTH&nbsp;</td><td align=center>&nbsp;9&nbsp;</td><td align=center>&nbsp;9&nbsp;</td><td>&nbsp;<pre>0x00000200</pre></td><td>&nbsp;<pre>0xfffffdff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_SRC_DREQ&nbsp;</td><td align=center>&nbsp;10&nbsp;</td><td align=center>&nbsp;10&nbsp;</td><td>&nbsp;<pre>0x00000400</pre></td><td>&nbsp;<pre>0xfffffbff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_SRC_IGNORE&nbsp;</td><td align=center>&nbsp;11&nbsp;</td><td align=center>&nbsp;11&nbsp;</td><td>&nbsp;<pre>0x00000800</pre></td><td>&nbsp;<pre>0xfffff7ff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_BURST_LENGTH&nbsp;</td><td align=center>&nbsp;12&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td>&nbsp;<pre>0x0000f000</pre></td><td>&nbsp;<pre>0xffff0fff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_PERMAP&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;20&nbsp;</td><td>&nbsp;<pre>0x001f0000</pre></td><td>&nbsp;<pre>0xffe0ffff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_WAITS&nbsp;</td><td align=center>&nbsp;21&nbsp;</td><td align=center>&nbsp;25&nbsp;</td><td>&nbsp;<pre>0x03e00000</pre></td><td>&nbsp;<pre>0xfc1fffff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TI_NO_WIDE_BURSTS&nbsp;</td><td align=center>&nbsp;26&nbsp;</td><td align=center>&nbsp;26&nbsp;</td><td>&nbsp;<pre>0x04000000</pre></td><td>&nbsp;<pre>0xfbffffff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_SOURCE_AD'>DMA2_SOURCE_AD</a></h3>
<h4>Address: 0x7e00720c</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_SOURCE_AD_S_ADDR&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0xffffffff</pre></td><td>&nbsp;<pre>0x00000000</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_DEST_AD'>DMA2_DEST_AD</a></h3>
<h4>Address: 0x7e007210</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_DEST_AD_D_ADDR&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0xffffffff</pre></td><td>&nbsp;<pre>0x00000000</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_TXFR_LEN'>DMA2_TXFR_LEN</a></h3>
<h4>Address: 0x7e007214</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_TXFR_LEN_XLENGTH&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td>&nbsp;<pre>0x0000ffff</pre></td><td>&nbsp;<pre>0xffff0000</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_TXFR_LEN_YLENGTH&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;29&nbsp;</td><td>&nbsp;<pre>0x3fff0000</pre></td><td>&nbsp;<pre>0xc000ffff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_STRIDE'>DMA2_STRIDE</a></h3>
<h4>Address: 0x7e007218</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_STRIDE_S_STRIDE&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td>&nbsp;<pre>0x0000ffff</pre></td><td>&nbsp;<pre>0xffff0000</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_STRIDE_D_STRIDE&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0xffff0000</pre></td><td>&nbsp;<pre>0x0000ffff</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_NEXTCONBK'>DMA2_NEXTCONBK</a></h3>
<h4>Address: 0x7e00721c</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_NEXTCONBK_ADDR&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td>&nbsp;<pre>0xffffffe0</pre></td><td>&nbsp;<pre>0x0000001f</pre>&nbsp;</td><td align=center>&nbsp;&nbsp;</td></tr>
</table><br>

<h3><a name='DMA2_DEBUG'>DMA2_DEBUG</a></h3>
<h4>Address: 0x7e007220</h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;DMA2_DEBUG_READ_LAST_NOT_SET_ERROR&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td>&nbsp;<pre>0x00000001</pre></td><td>&nbsp;<pre>0xfffffffe</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_FIFO_ERROR&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td>&nbsp;<pre>0x00000002</pre></td><td>&nbsp;<pre>0xfffffffd</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_READ_ERROR&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td>&nbsp;<pre>0x00000004</pre></td><td>&nbsp;<pre>0xfffffffb</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td>&nbsp;<pre>NA</pre></td><td>&nbsp;<pre>NA</pre>&nbsp;</td><td align=center>&nbsp;NA&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_OUTSTANDING_WRITES&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td>&nbsp;<pre>0x000000f0</pre></td><td>&nbsp;<pre>0xffffff0f</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_DMA_ID&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td>&nbsp;<pre>0x0000ff00</pre></td><td>&nbsp;<pre>0xffff00ff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_DMA_STATE&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;24&nbsp;</td><td>&nbsp;<pre>0x01ff0000</pre></td><td>&nbsp;<pre>0xfe00ffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_VERSION&nbsp;</td><td align=center>&nbsp;25&nbsp;</td><td align=center>&nbsp;27&nbsp;</td><td>&nbsp;<pre>0x0e000000</pre></td><td>&nbsp;<pre>0xf1ffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
<tr><td>&nbsp;DMA2_DEBUG_LITE&nbsp;</td><td align=center>&nbsp;28&nbsp;</td><td align=center>&nbsp;28&nbsp;</td><td>&nbsp;<pre>0x10000000</pre></td><td>&nbsp;<pre>0xefffffff</pre>&nbsp;</td><td align=center>&nbsp;0x0&nbsp;</td></tr>
</table><br>

<br><br><a href='index.html'>&lt;&lt; RPi Registers Index</a>
</font>
</body>
</html>
