Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27aab41ae3604ac3997dcdcd667e5b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/new/Cache.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/new/Cache.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/new/Cache.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/new/Cache.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Data_ram_0
Compiling module xil_defaultlib.Data_ram_1
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.Tag_ram_0
Compiling module xil_defaultlib.Tag_ram_1
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
