#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Aug 30 19:16:45 2020
# Process ID: 19620
# Current directory: /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G
# Command line: vivado -nojournal -log vivado.log -mode batch -source synth_system.tcl -tclargs  ../../../submodules/CACHE/submodules/iob-interconnect/hardware/include  ../../../submodules/CACHE/hardware/include . ../../../hardware/include  ../../../submodules/UART/hardware/include BOOTROM_ADDR_W=12 SRAM_ADDR_W=14 FIRM_ADDR_W=14 CACHE_ADDR_W=24 USE_DDR DDR_ADDR_W=30 RUN_DDR N_SLAVES=1  E=31  P=30  B=29  BAUD=115200 FREQ=100000000 UART=0 ../../../submodules/CPU/hardware/src/picorv32.v ../../../submodules/CPU/hardware/src/iob_picorv32.v ../../../submodules/CACHE/submodules/iob-interconnect/hardware/src/merge.v ../../../submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v ../../../submodules/CACHE/hardware/src/iob-cache.v ../../../submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v ../../../submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v ../../../submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v ../../../hardware/src/boot_ctr.v ../../../submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v  ../../../hardware/src/int_mem.v ../../../hardware/src/sram.v ../../../submodules/CACHE/submodules/iob-mem/tdp_ram/iob_tdp_ram.v ../../../hardware/src/ext_mem.v ../../../hardware/src/system.v ./verilog/top_system.v ../../../submodules/UART/hardware/src/iob_uart.v
# Log file: /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/vivado.log
# Journal file: 
#-----------------------------------------------------------
source synth_system.tcl
# set TOP top_system
# set PART xcku040-fbva676-1-c
# set INCLUDE [lindex $argv 0]
# set DEFINE [lindex $argv 1]
# set VSRC [lindex $argv 2]
# set USE_DDR [string last "USE_DDR" $DEFINE]
# foreach file [split $VSRC \ ] {
#     if {$file != ""} {
#         read_verilog -sv $file
#     }
# }
# set_property part $PART [current_project]
# if { $USE_DDR < 0 } {
#     read_verilog verilog/clock_wizard.v
# } else {
# 
#     read_xdc ./ddr.xdc
# 
# 
#     if { ![file isdirectory "./ip"]} {
#         file mkdir ./ip
#     }
# 
#     #async interconnect MIG<->Cache
#     if { [file isdirectory "./ip/axi_interconnect_0"] } {
#         read_ip ./ip/axi_interconnect_0/axi_interconnect_0.xci
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#     } else {
# 
#         create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name axi_interconnect_0 -dir ./ip -force
# 
#         set_property -dict \
#             [list \
#                  CONFIG.NUM_SLAVE_PORTS {1}\
#                  CONFIG.AXI_ADDR_WIDTH {30}\
#                  CONFIG.ACLK_PERIOD {5000} \
#                  CONFIG.INTERCONNECT_DATA_WIDTH {32}\
#                  CONFIG.M00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.M00_AXI_WRITE_FIFO_DEPTH {32}\
#                  CONFIG.M00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.S00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_WRITE_FIFO_DEPTH {32}] [get_ips axi_interconnect_0]
# 
#         generate_target all [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#         report_property [get_ips axi_interconnect_0]
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#         exec sed -i s/100/5/g ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc
#         synth_ip [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#     }
#     
#     if { [file isdirectory "./ip/ddr4_0"] } {
# 	read_ip ./ip/ddr4_0/ddr4_0.xci
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
#     } else {
# 
#         create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0 -dir ./ip -force
#         
#         set_property -dict \
#         [list \
#              CONFIG.C0.DDR4_TimePeriod {1250} \
#              CONFIG.C0.DDR4_InputClockPeriod {4000} \
#              CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
#              CONFIG.C0.DDR4_MemoryPart {EDY4016AABG-DR-F} \
#              CONFIG.C0.DDR4_DataWidth {32} \
#              CONFIG.C0.DDR4_AxiSelection {true} \
#              CONFIG.C0.DDR4_CasLatency {11} \
#              CONFIG.C0.DDR4_CasWriteLatency {11} \
#              CONFIG.C0.DDR4_AxiDataWidth {32} \
#              CONFIG.C0.DDR4_AxiAddressWidth {30} \
#              CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} \
#              CONFIG.C0.BANK_GROUP_WIDTH {1}] [get_ips ddr4_0]
# 	
#         generate_target all [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         report_property [get_ips ddr4_0]
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         synth_ip [get_files ./ip/ddr4_0/ddr4_0.xci]
#     }
# 
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iobundle/Xilinx/Vivado/2017.4/data/ip'.
Property                   Type     Read-only  Value
CLASS                      string   true       file
CORE_CONTAINER             string   true       
FILE_TYPE                  enum     false      IP
GENERATE_SYNTH_CHECKPOINT  bool     false      1
IS_AVAILABLE               bool     true       1
IS_ENABLED                 bool     false      1
IS_GENERATED               bool     true       0
IS_GLOBAL_INCLUDE          bool     false      0
IS_MANAGED                 bool     false      1
LIBRARY                    string   false      xil_defaultlib
NAME                       string   true       /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.xci
NEEDS_REFRESH              bool     true       0
PATH_MODE                  enum     false      RelativeFirst
SUPPORTS_MODREF            bool     true       1
USED_IN                    string*  false      synthesis implementation simulation
USED_IN_IMPLEMENTATION     bool     false      1
USED_IN_SIMULATION         bool     false      1
USED_IN_SYNTHESIS          bool     false      1
INFO: [Vivado 12-5777] IP Instance 'ddr4_0' cannot be used in a module reference: Processor IP cores are not supported for module references.

Property                   Type     Read-only  Value
CLASS                      string   true       file
CORE_CONTAINER             string   true       
FILE_TYPE                  enum     false      IP
GENERATE_SYNTH_CHECKPOINT  bool     false      1
IS_AVAILABLE               bool     true       1
IS_ENABLED                 bool     false      1
IS_GENERATED               bool     true       0
IS_GLOBAL_INCLUDE          bool     false      0
IS_MANAGED                 bool     false      1
LIBRARY                    string   false      xil_defaultlib
NAME                       string   true       /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.xci
NEEDS_REFRESH              bool     true       0
PATH_MODE                  enum     false      RelativeFirst
SUPPORTS_MODREF            bool     true       0
USED_IN                    string*  false      synthesis implementation simulation
USED_IN_IMPLEMENTATION     bool     false      1
USED_IN_SIMULATION         bool     false      1
USED_IN_SYNTHESIS          bool     false      1
# read_xdc ./synth_system.xdc
# synth_design -include_dirs $INCLUDE -verilog_define $DEFINE -part $PART -top $TOP
Command: synth_design -include_dirs {../../../submodules/CACHE/submodules/iob-interconnect/hardware/include  ../../../submodules/CACHE/hardware/include . ../../../hardware/include  ../../../submodules/UART/hardware/include} -verilog_define {BOOTROM_ADDR_W=12 SRAM_ADDR_W=14 FIRM_ADDR_W=14 CACHE_ADDR_W=24 USE_DDR DDR_ADDR_W=30 RUN_DDR N_SLAVES=1  E=31  P=30  B=29  BAUD=115200 FREQ=100000000 UART=0} -part xcku040-fbva676-1-c -top top_system
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.590 ; gain = 74.969 ; free physical = 95353 ; free virtual = 128131
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_system' [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/verilog/top_system.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr4_0' [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0' (1#1) [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_0' [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_0' (2#1) [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system' [/home/jsousa/sandbox/iob-soc/hardware/src/system.v:9]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_picorv32' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/iob_picorv32.v:28]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'picorv32' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b1 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-638] synthesizing module 'picorv32_pcpi_fast_mul' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2271]
	Parameter EXTRA_MUL_FFS bound to: 0 - type: integer 
	Parameter EXTRA_INSN_FFS bound to: 0 - type: integer 
	Parameter MUL_CLKGATE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2308]
WARNING: [Synth 8-6014] Unused sequential element pcpi_insn_valid_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2318]
WARNING: [Synth 8-6014] Unused sequential element rs1_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2320]
WARNING: [Synth 8-6014] Unused sequential element rs2_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2321]
WARNING: [Synth 8-6014] Unused sequential element rd_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2327]
INFO: [Synth 8-256] done synthesizing module 'picorv32_pcpi_fast_mul' (3#1) [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2271]
INFO: [Synth 8-638] synthesizing module 'picorv32_pcpi_div' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2398]
INFO: [Synth 8-4471] merging register 'pcpi_wr_reg' into 'pcpi_ready_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2419]
WARNING: [Synth 8-6014] Unused sequential element pcpi_wr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2419]
INFO: [Synth 8-256] done synthesizing module 'picorv32_pcpi_div' (4#1) [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1496]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:375]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:376]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:416]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:554]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:555]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:760]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:761]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:762]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:763]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:764]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:765]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:766]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:769]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:774]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:775]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element is_sll_srl_sra_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1090]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1270]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1410]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1411]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1417]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1418]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1421]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1422]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1423]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1424]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1457]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1459]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1475]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1481]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1482]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1483]
WARNING: [Synth 8-6014] Unused sequential element irq_state_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1485]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1487]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1505]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1957]
INFO: [Synth 8-4471] merging register 'trace_valid_reg' into 'do_waitirq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1462]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1462]
WARNING: [Synth 8-6014] Unused sequential element latched_is_lb_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1478]
INFO: [Synth 8-256] done synthesizing module 'picorv32' (5#1) [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:57]
WARNING: [Synth 8-350] instance 'picorv32_core' of module 'picorv32' requires 27 connections, but only 22 given [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/iob_picorv32.v:88]
INFO: [Synth 8-256] done synthesizing module 'iob_picorv32' (6#1) [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/iob_picorv32.v:28]
INFO: [Synth 8-638] synthesizing module 'split' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split' (7#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'split__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized0' (7#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'split__parameterized1' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 1 - type: integer 
	Parameter P_SLAVES bound to: 65 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized1' (7#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'int_mem' [/home/jsousa/sandbox/iob-soc/hardware/src/int_mem.v:5]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'split__parameterized2' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 65 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized2' (7#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'boot_ctr' [/home/jsousa/sandbox/iob-soc/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-638] synthesizing module 'sp_rom' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v:3]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 10 - type: integer 
	Parameter FILE bound to: boot.hex - type: string 
	Parameter mem_init_file_int bound to: boot.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'boot.hex' is read successfully [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'sp_rom' (8#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v:3]
INFO: [Synth 8-256] done synthesizing module 'boot_ctr' (9#1) [/home/jsousa/sandbox/iob-soc/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/merge.v:5]
INFO: [Synth 8-638] synthesizing module 'sram' [/home/jsousa/sandbox/iob-soc/hardware/src/sram.v:4]
	Parameter FILE bound to: none - type: string 
	Parameter file_suffix bound to: 858927408 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_tdp_ram' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: none - type: string 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 12 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'iob_tdp_ram' (11#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'sram' (12#1) [/home/jsousa/sandbox/iob-soc/hardware/src/sram.v:4]
INFO: [Synth 8-256] done synthesizing module 'int_mem' (13#1) [/home/jsousa/sandbox/iob-soc/hardware/src/int_mem.v:5]
INFO: [Synth 8-638] synthesizing module 'ext_mem' [/home/jsousa/sandbox/iob-soc/hardware/src/ext_mem.v:7]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_cache' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:8]
	Parameter FE_ADDR_W bound to: 14 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter LA_INTERF bound to: 0 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'main_process' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter write_standby bound to: 2'b01 
	Parameter read_standby bound to: 2'b10 
	Parameter read_process bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:788]
INFO: [Synth 8-256] done synthesizing module 'main_process' (14#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
INFO: [Synth 8-638] synthesizing module 'read_process_native' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1244]
	Parameter FE_ADDR_W bound to: 14 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_process_native' (15#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1244]
INFO: [Synth 8-638] synthesizing module 'write_process_native' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1675]
	Parameter FE_ADDR_W bound to: 14 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter init_process bound to: 3'b001 
	Parameter write_process bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'iob_async_fifo' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:27]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gray_counter' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:3]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gray_counter' (16#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:3]
INFO: [Synth 8-256] done synthesizing module 'iob_async_fifo' (17#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:27]
INFO: [Synth 8-256] done synthesizing module 'write_process_native' (18#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1675]
INFO: [Synth 8-638] synthesizing module 'memory_section' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
	Parameter FE_ADDR_W bound to: 14 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter TAG_W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_gen_sp_ram' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2664]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_sp_ram' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
	Parameter FILE bound to: none - type: string 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'iob_sp_ram' (19#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'iob_gen_sp_ram' (20#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2664]
INFO: [Synth 8-638] synthesizing module 'iob_reg_file' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_reg_file' (21#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
INFO: [Synth 8-638] synthesizing module 'iob_sp_ram__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
	Parameter FILE bound to: none - type: string 
	Parameter DATA_W bound to: 4 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'iob_sp_ram__parameterized0' (21#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'replacement_process' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2279]
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'onehot_to_bin' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2254]
	Parameter BIN_W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onehot_to_bin' (22#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2254]
INFO: [Synth 8-638] synthesizing module 'iob_reg_file__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_reg_file__parameterized0' (22#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
INFO: [Synth 8-256] done synthesizing module 'replacement_process' (23#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2279]
INFO: [Synth 8-256] done synthesizing module 'memory_section' (24#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
INFO: [Synth 8-256] done synthesizing module 'iob_cache' (25#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:8]
INFO: [Synth 8-638] synthesizing module 'iob_cache__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:8]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter LA_INTERF bound to: 0 - type: integer 
	Parameter CTRL_CACHE bound to: 1 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cache_controller' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2542]
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cache_controller' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2542]
INFO: [Synth 8-638] synthesizing module 'main_process__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter CTRL_CACHE bound to: 1 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter write_standby bound to: 2'b01 
	Parameter read_standby bound to: 2'b10 
	Parameter read_process bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:892]
INFO: [Synth 8-226] default block is never used [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:788]
INFO: [Synth 8-256] done synthesizing module 'main_process__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
INFO: [Synth 8-638] synthesizing module 'read_process_native__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1244]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_process_native__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1244]
INFO: [Synth 8-638] synthesizing module 'write_process_native__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1675]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 24 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter init_process bound to: 3'b001 
	Parameter write_process bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'iob_async_fifo__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:27]
	Parameter DATA_WIDTH bound to: 58 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_async_fifo__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:27]
INFO: [Synth 8-256] done synthesizing module 'write_process_native__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1675]
INFO: [Synth 8-638] synthesizing module 'memory_section__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter TAG_W bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_sp_ram__parameterized1' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
	Parameter FILE bound to: none - type: string 
	Parameter DATA_W bound to: 14 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'iob_sp_ram__parameterized1' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_ram/iob_sp_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'memory_section__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
INFO: [Synth 8-256] done synthesizing module 'iob_cache__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:8]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 24 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-interconnect/hardware/src/merge.v:5]
INFO: [Synth 8-638] synthesizing module 'iob_cache_axi' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:301]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter LA_INTERF bound to: 0 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'main_process__parameterized1' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter write_standby bound to: 2'b01 
	Parameter read_standby bound to: 2'b10 
	Parameter read_process bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:788]
INFO: [Synth 8-256] done synthesizing module 'main_process__parameterized1' (26#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:734]
INFO: [Synth 8-638] synthesizing module 'read_process_axi' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:941]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1032]
INFO: [Synth 8-226] default block is never used [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1093]
INFO: [Synth 8-256] done synthesizing module 'read_process_axi' (27#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:941]
INFO: [Synth 8-638] synthesizing module 'write_process_axi' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1474]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTES_W bound to: 2 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
	Parameter idle bound to: 3'b000 
	Parameter init_process bound to: 3'b001 
	Parameter addr_process bound to: 3'b010 
	Parameter write_process bound to: 3'b011 
	Parameter verif_process bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'write_process_axi' (28#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1474]
INFO: [Synth 8-638] synthesizing module 'memory_section__parameterized1' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
	Parameter FE_ADDR_W bound to: 24 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter BYTES_W bound to: 2 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter LINE2MEM_DATA_RATIO_W bound to: 4 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
	Parameter TAG_W bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'replacement_process__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2279]
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter REP_POLICY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'onehot_to_bin__parameterized0' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2254]
	Parameter BIN_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onehot_to_bin__parameterized0' (28#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2254]
INFO: [Synth 8-638] synthesizing module 'iob_reg_file__parameterized1' [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_reg_file__parameterized1' (28#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/reg_file/iob_reg_file.v:3]
INFO: [Synth 8-256] done synthesizing module 'replacement_process__parameterized0' (28#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2279]
INFO: [Synth 8-256] done synthesizing module 'memory_section__parameterized1' (28#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:1847]
INFO: [Synth 8-256] done synthesizing module 'iob_cache_axi' (29#1) [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:301]
INFO: [Synth 8-256] done synthesizing module 'ext_mem' (30#1) [/home/jsousa/sandbox/iob-soc/hardware/src/ext_mem.v:7]
INFO: [Synth 8-638] synthesizing module 'iob_uart' [/home/jsousa/sandbox/iob-soc/submodules/UART/hardware/src/iob_uart.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_uart' (31#1) [/home/jsousa/sandbox/iob-soc/submodules/UART/hardware/src/iob_uart.v:4]
INFO: [Synth 8-256] done synthesizing module 'system' (32#1) [/home/jsousa/sandbox/iob-soc/hardware/src/system.v:9]
INFO: [Synth 8-256] done synthesizing module 'top_system' (33#1) [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/verilog/top_system.v:4]
WARNING: [Synth 8-3331] design memory_section__parameterized1 has unconnected port valid
WARNING: [Synth 8-3331] design memory_section__parameterized0 has unconnected port valid
WARNING: [Synth 8-3331] design memory_section has unconnected port valid
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.129 ; gain = 137.508 ; free physical = 95343 ; free virtual = 128121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.129 ; gain = 137.508 ; free physical = 95349 ; free virtual = 128128
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-fbva676-1-c
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp2/axi_interconnect_0_in_context.xdc] for cell 'cache2ddr'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp2/axi_interconnect_0_in_context.xdc] for cell 'cache2ddr'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc] for cell 'ddr4_ram'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc] for cell 'ddr4_ram'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2090.211 ; gain = 0.004 ; free physical = 94789 ; free virtual = 127568
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2090.211 ; gain = 730.590 ; free physical = 94933 ; free virtual = 127712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2090.211 ; gain = 730.590 ; free physical = 94933 ; free virtual = 127712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_clk_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_clk_n. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_clk_p. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_clk_p. (constraint file  /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-19620-pudim-flan/dcp3/ddr4_0_in_context.xdc, line 150).
Applied set_property DONT_TOUCH = true for cache2ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr4_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2090.211 ; gain = 730.590 ; free physical = 94933 ; free virtual = 127711
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'instr_waitirq_reg' into 'instr_retirq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:853]
INFO: [Synth 8-4471] merging register 'compressed_instr_reg' into 'instr_retirq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:873]
INFO: [Synth 8-4471] merging register 'instr_setq_reg' into 'instr_getq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1071]
INFO: [Synth 8-4471] merging register 'instr_maskirq_reg' into 'instr_getq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1072]
INFO: [Synth 8-4471] merging register 'instr_timer_reg' into 'instr_getq_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1073]
WARNING: [Synth 8-6014] Unused sequential element instr_waitirq_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:853]
WARNING: [Synth 8-6014] Unused sequential element compressed_instr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:873]
WARNING: [Synth 8-6014] Unused sequential element instr_setq_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1071]
WARNING: [Synth 8-6014] Unused sequential element instr_maskirq_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1072]
WARNING: [Synth 8-6014] Unused sequential element instr_timer_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1073]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1218]
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1429]
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1437]
WARNING: [Synth 8-6014] Unused sequential element reg_next_pc_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1190]
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1471]
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_la_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_la_wstrb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wordsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wordsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdata_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v:28]
WARNING: [Synth 8-6014] Unused sequential element rom_r_addr_reg was removed.  [/home/jsousa/sandbox/iob-soc/hardware/src/boot_ctr.v:66]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "miss_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_hit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "invalidate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "invalidate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2572]
WARNING: [Synth 8-6014] Unused sequential element miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2573]
WARNING: [Synth 8-6014] Unused sequential element read_hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2574]
WARNING: [Synth 8-6014] Unused sequential element read_miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2575]
WARNING: [Synth 8-6014] Unused sequential element write_hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2576]
WARNING: [Synth 8-6014] Unused sequential element write_miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2577]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_read_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awvalid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wvalid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_bready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mem_rdata_word_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wdata_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:388]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wstrb_reg' [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:389]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2090.211 ; gain = 730.590 ; free physical = 94920 ; free virtual = 127699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 37    
+---Registers : 
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               58 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 539   
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 237   
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              928 Bit         RAMs := 2     
	              768 Bit         RAMs := 1     
	              224 Bit         RAMs := 6     
	              128 Bit         RAMs := 512   
	               64 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     69 Bit        Muxes := 8     
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 2     
	   3 Input     61 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 13    
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 53    
	   7 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 28    
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 276   
	   4 Input      1 Bit        Muxes := 49    
	   9 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module picorv32_pcpi_fast_mul 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 75    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 43    
	   7 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 6     
Module iob_picorv32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module split 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
Module split__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module split__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module split__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
Module sp_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module boot_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module merge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
Module iob_tdp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module int_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
Module main_process 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module read_process_native 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module gray_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module iob_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module write_process_native 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module iob_reg_file__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module replacement_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module iob_reg_file 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module iob_sp_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module iob_sp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memory_section 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module iob_cache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cache_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module main_process__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module read_process_native__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module iob_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               58 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---RAMs : 
	              928 Bit         RAMs := 1     
Module write_process_native__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module iob_sp_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module memory_section__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module iob_cache__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     61 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
Module main_process__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module read_process_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module write_process_axi 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module onehot_to_bin__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module iob_reg_file__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module replacement_process__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
Module memory_section__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module iob_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element rd_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2339]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2334]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP rd0.
DSP Report: register A is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP rd_reg.
DSP Report: register A is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP rd0.
DSP Report: register A is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP rd_reg.
DSP Report: register A is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1471]
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1437]
WARNING: [Synth 8-6014] Unused sequential element reg_next_pc_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1190]
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CPU/hardware/src/picorv32.v:1429]
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element boot_ctr0/sp_rom0/rdata_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/sp_rom/sp_rom.v:28]
WARNING: [Synth 8-6014] Unused sequential element boot_ctr0/rom_r_addr_reg was removed.  [/home/jsousa/sandbox/iob-soc/hardware/src/boot_ctr.v:66]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/dout_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2615]
WARNING: [Synth 8-6014] Unused sequential element icache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
WARNING: [Synth 8-6014] Unused sequential element icache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2572]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2573]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/read_hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2574]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/read_miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2575]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/write_hit_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2576]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/write_miss_cnt_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/hardware/src/iob-cache.v:2577]
WARNING: [Synth 8-6014] Unused sequential element dcache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
WARNING: [Synth 8-6014] Unused sequential element dcache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
WARNING: [Synth 8-6014] Unused sequential element l2cache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
WARNING: [Synth 8-6014] Unused sequential element l2cache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg was removed.  [/home/jsousa/sandbox/iob-soc/submodules/CACHE/submodules/iob-mem/fifo/afifo/afifo.v:18]
INFO: [Synth 8-3971] The signal system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\system/uart/send_pattern_reg[9] )
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[3]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[2]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[1]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\system/uart/cts_int_reg[0] )
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]' (FDP) to 'system/int_mem0/boot_ctr0/sram_valid_reg'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/ram_w_addr_reg[10]' (FDC) to 'system/int_mem0/boot_ctr0/ram_w_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_rs2_reg[0]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[11]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_rs2_reg[1]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[1]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_rs2_reg[2]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[2]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_rs2_reg[4]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[4]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_rs2_reg[3]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[3]'
INFO: [Synth 8-3886] merging instance 'system/uart/cts_int_reg[1]' (FD) to 'system/uart/cts_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[31]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /\decoded_imm_uj_reg[0] )
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[15]' (FDE) to 'system/cpu/picorv32_core/decoded_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[16]' (FDE) to 'system/cpu/picorv32_core/decoded_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[17]' (FDE) to 'system/cpu/picorv32_core/decoded_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[18]' (FDE) to 'system/cpu/picorv32_core/decoded_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[19]' (FDE) to 'system/cpu/picorv32_core/decoded_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[20]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[21]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[21]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[22]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[22]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[23]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[23]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[24]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[24]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[25]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[25]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[26]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[26]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[27]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[27]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[28]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[28]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[29]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[29]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /do_waitirq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /instr_getq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /instr_retirq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/ext_mem0 /\l2cache/write_fsm/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'system/ibus_split/s_sel_reg_reg[1]' (FDC) to 'system/int_mem0/data_bootctr_split/s_sel_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system/pbus_split/s_sel_reg_reg[1]' (FDC) to 'system/int_mem0/data_bootctr_split/s_sel_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/data_bootctr_split/s_sel_reg_reg[1]' (FDC) to 'system/dbus_split/s_sel_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/dbus_split/s_sel_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/cpu_state_reg[4]' (FDRE) to 'system/cpu/picorv32_core/cpu_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /\cpu_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\system/cpu/picorv32_core /latched_compr_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\system/uart/cts_int_reg[0] )
WARNING: [Synth 8-3332] Sequential element (active_reg[3]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (active_reg[2]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[47]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[46]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[45]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[44]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[43]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[42]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[41]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[40]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[39]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[38]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[37]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[36]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[35]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[34]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[33]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[32]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[31]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[30]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[29]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[28]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[27]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[26]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[25]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[24]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[23]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[22]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[21]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[20]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[19]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[18]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[17]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[47]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[46]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[45]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[44]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[43]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[42]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[41]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[40]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[39]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[38]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[37]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[36]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[35]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[34]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[33]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[32]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[31]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[30]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[29]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[28]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[27]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[26]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[25]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[24]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[23]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[22]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[21]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[20]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[19]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[18]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[17]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (instr_getq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (instr_retirq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpu_state_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[4]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[3]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (decoded_imm_uj_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (latched_compr_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (do_waitirq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[28]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[27]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[26]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[25]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[24]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[23]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[22]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[21]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[20]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[19]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[18]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[17]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[16]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[15]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[11]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[10]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[9]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[8]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[7]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (eoi_reg[31]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (eoi_reg[30]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (eoi_reg[29]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (eoi_reg[28]) is unused and will be removed from module picorv32.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 2130.363 ; gain = 770.742 ; free physical = 94749 ; free virtual = 127528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|sp_rom      | rdata_reg                   | 1024x32       | Block RAM      | 
|int_mem     | boot_ctr0/sp_rom0/rdata_reg | 1024x32       | Block RAM      | 
+------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                              | RTL Object                                                                                    | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\system/cpu/picorv32_core                | cpuregs_reg                                                                                   | Implied   | 32 x 32              | RAM32M16 x 6    | 
|\system/ext_mem0                         | icache/write_fsm/write_throught_buffer/mem_reg                                                | Implied   | 16 x 48              | RAM32M16 x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 4               | RAM16X1S x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 4               | RAM16X1S x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0                         | dcache/write_fsm/write_throught_buffer/mem_reg                                                | Implied   | 16 x 58              | RAM32M16 x 5    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0                         | l2cache/write_fsm/write_throught_buffer/mem_reg                                               | Implied   | 16 x 58              | RAM32M16 x 5    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/addn_ui_clkout1' to pin 'ddr4_ram/bbstub_addn_ui_clkout1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/c0_ddr4_ui_clk' to pin 'ddr4_ram/bbstub_c0_ddr4_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/dbg_clk' to pin 'ddr4_ram/bbstub_dbg_clk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:50 . Memory (MB): peak = 2384.676 ; gain = 1025.055 ; free physical = 94438 ; free virtual = 127217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:02:01 . Memory (MB): peak = 2541.770 ; gain = 1182.148 ; free physical = 94313 ; free virtual = 127092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
|iob_tdp_ram: | ram_reg    | 4 K x 8(NO_CHANGE)     | W | R | 4 K x 8(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      |                 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                              | RTL Object                                                                                    | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\system/cpu/picorv32_core                | cpuregs_reg                                                                                   | Implied   | 32 x 32              | RAM32M16 x 6    | 
|\system/ext_mem0                         | icache/write_fsm/write_throught_buffer/mem_reg                                                | Implied   | 16 x 48              | RAM32M16 x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 4               | RAM16X1S x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 4               | RAM16X1S x 4    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\icache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0                         | dcache/write_fsm/write_throught_buffer/mem_reg                                                | Implied   | 16 x 58              | RAM32M16 x 5    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\dcache/memory_cache   | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0                         | l2cache/write_fsm/write_throught_buffer/mem_reg                                               | Implied   | 16 x 58              | RAM32M16 x 5    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].tag_memory/ram_reg                                                                | Implied   | 16 x 14              | RAM16X1S x 14   | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[0].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[1].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[2].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[0].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[1].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[2].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[3].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[4].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[5].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[6].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[7].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[8].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[9].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[10].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[11].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[12].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[13].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[14].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|\system/ext_mem0 /\l2cache/memory_cache  | line_way[3].line_word_number[15].line_word_width[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
+-----------------------------------------+-----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/l2cache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/l2cache/write_fsm/write_throught_buffer/rptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/icache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/icache/write_fsm/write_throught_buffer/rptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/dcache/write_fsm/write_throught_buffer/rptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/dcache/write_fsm/write_throught_buffer/rptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/l2cache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/l2cache/write_fsm/write_throught_buffer/wptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/icache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/icache/write_fsm/write_throught_buffer/wptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ext_mem0/dcache/write_fsm/write_throught_buffer/wptr_counter/bin_counter_reg[1]' (FDCE) to 'system/ext_mem0/dcache/write_fsm/write_throught_buffer/wptr_counter/gray_counter_reg[0]'
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:02:07 . Memory (MB): peak = 2602.418 ; gain = 1242.797 ; free physical = 94310 ; free virtual = 127089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:02:08 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94309 ; free virtual = 127087
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:02:08 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94309 ; free virtual = 127087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:02:10 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94307 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:02:10 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94307 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:02:11 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94307 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:02:11 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94307 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |ddr4_0             |         1|
|2     |axi_interconnect_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |axi_interconnect_0 |     1|
|2     |ddr4_0             |     1|
|3     |BUFG               |     1|
|4     |CARRY8             |    72|
|5     |DSP_ALU            |     4|
|6     |DSP_A_B_DATA       |     4|
|7     |DSP_C_DATA         |     4|
|8     |DSP_MULTIPLIER     |     4|
|9     |DSP_M_DATA         |     4|
|10    |DSP_OUTPUT         |     2|
|11    |DSP_OUTPUT_1       |     2|
|12    |DSP_PREADD         |     4|
|13    |DSP_PREADD_DATA    |     4|
|14    |LUT1               |   216|
|15    |LUT2               |   349|
|16    |LUT3               |   330|
|17    |LUT4               |   389|
|18    |LUT5               |   947|
|19    |LUT6               |  3340|
|20    |MUXF7              |   547|
|21    |MUXF8              |   194|
|22    |RAM16X1S           |  4188|
|23    |RAM32M16           |    20|
|24    |RAMB36E2           |     4|
|25    |RAMB36E2_1         |     1|
|26    |FDCE               |   172|
|27    |FDPE               |    19|
|28    |FDRE               |  5578|
|29    |FDSE               |     7|
|30    |LD                 |    68|
|31    |IBUF               |     2|
|32    |OBUF               |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------+-------------------------------------+------+
|      |Instance                                                                     |Module                               |Cells |
+------+-----------------------------------------------------------------------------+-------------------------------------+------+
|1     |top                                                                          |                                     | 17278|
|2     |  system                                                                     |system                               | 16472|
|3     |    cpu                                                                      |iob_picorv32                         |  3355|
|4     |      picorv32_core                                                          |picorv32                             |  3342|
|5     |        pcpi_div                                                             |picorv32_pcpi_div                    |   612|
|6     |        pcpi_mul                                                             |picorv32_pcpi_fast_mul               |   231|
|7     |          rd0                                                                |rd0_funnel                           |     8|
|8     |          rd_reg__0                                                          |rd_reg__0_funnel                     |     8|
|9     |          rd0__0                                                             |rd0_funnel__1                        |     8|
|10    |          rd_reg__2                                                          |rd_reg__0_funnel__1                  |     8|
|11    |    dbus_split                                                               |split__parameterized0                |    11|
|12    |    ext_mem0                                                                 |ext_mem                              | 12716|
|13    |      dcache                                                                 |iob_cache__parameterized0            |  3229|
|14    |        cache_control                                                        |cache_controller                     |     3|
|15    |        main_fsm                                                             |main_process__parameterized0         |    14|
|16    |        memory_cache                                                         |memory_section__parameterized0       |  2618|
|17    |          \line_way[0].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_496                   |    64|
|18    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_658                       |    16|
|19    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_659                       |    16|
|20    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_660                       |    16|
|21    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_661                       |    16|
|22    |          \line_way[0].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_497                   |    64|
|23    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_654                       |    16|
|24    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_655                       |    16|
|25    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_656                       |    16|
|26    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_657                       |    16|
|27    |          \line_way[0].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_498                   |    64|
|28    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_650                       |    16|
|29    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_651                       |    16|
|30    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_652                       |    16|
|31    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_653                       |    16|
|32    |          \line_way[0].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_499                   |    64|
|33    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_646                       |    16|
|34    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_647                       |    16|
|35    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_648                       |    16|
|36    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_649                       |    16|
|37    |          \line_way[0].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_500                   |    64|
|38    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_642                       |    16|
|39    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_643                       |    16|
|40    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_644                       |    16|
|41    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_645                       |    16|
|42    |          \line_way[0].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_501                   |    64|
|43    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_638                       |    16|
|44    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_639                       |    16|
|45    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_640                       |    16|
|46    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_641                       |    16|
|47    |          \line_way[0].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_502                   |    64|
|48    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_634                       |    16|
|49    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_635                       |    16|
|50    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_636                       |    16|
|51    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_637                       |    16|
|52    |          \line_way[0].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_503                   |    64|
|53    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_630                       |    16|
|54    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_631                       |    16|
|55    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_632                       |    16|
|56    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_633                       |    16|
|57    |          \line_way[0].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_504                   |    64|
|58    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_626                       |    16|
|59    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_627                       |    16|
|60    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_628                       |    16|
|61    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_629                       |    16|
|62    |          \line_way[0].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_505                   |    64|
|63    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_622                       |    16|
|64    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_623                       |    16|
|65    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_624                       |    16|
|66    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_625                       |    16|
|67    |          \line_way[0].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_506                   |    64|
|68    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_618                       |    16|
|69    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_619                       |    16|
|70    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_620                       |    16|
|71    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_621                       |    16|
|72    |          \line_way[0].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_507                   |    64|
|73    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_614                       |    16|
|74    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_615                       |    16|
|75    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_616                       |    16|
|76    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_617                       |    16|
|77    |          \line_way[0].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_508                   |    64|
|78    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_610                       |    16|
|79    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_611                       |    16|
|80    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_612                       |    16|
|81    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_613                       |    16|
|82    |          \line_way[0].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_509                   |    64|
|83    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_606                       |    16|
|84    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_607                       |    16|
|85    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_608                       |    16|
|86    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_609                       |    16|
|87    |          \line_way[0].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_510                   |    64|
|88    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_602                       |    16|
|89    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_603                       |    16|
|90    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_604                       |    16|
|91    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_605                       |    16|
|92    |          \line_way[0].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_511                   |    64|
|93    |            \ram[0].iob_cache_mem                                            |iob_sp_ram_598                       |    16|
|94    |            \ram[1].iob_cache_mem                                            |iob_sp_ram_599                       |    16|
|95    |            \ram[2].iob_cache_mem                                            |iob_sp_ram_600                       |    16|
|96    |            \ram[3].iob_cache_mem                                            |iob_sp_ram_601                       |    16|
|97    |          \line_way[0].tag_memory                                            |iob_sp_ram__parameterized1_512       |    28|
|98    |          \line_way[0].valid_memory                                          |iob_reg_file_513                     |    23|
|99    |          \line_way[1].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_514                   |    64|
|100   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_594                       |    16|
|101   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_595                       |    16|
|102   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_596                       |    16|
|103   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_597                       |    16|
|104   |          \line_way[1].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_515                   |   128|
|105   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_590                       |    32|
|106   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_591                       |    32|
|107   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_592                       |    32|
|108   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_593                       |    32|
|109   |          \line_way[1].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_516                   |   160|
|110   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_586                       |    40|
|111   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_587                       |    40|
|112   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_588                       |    40|
|113   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_589                       |    40|
|114   |          \line_way[1].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_517                   |    96|
|115   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_582                       |    24|
|116   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_583                       |    24|
|117   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_584                       |    24|
|118   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_585                       |    24|
|119   |          \line_way[1].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_518                   |    96|
|120   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_578                       |    24|
|121   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_579                       |    24|
|122   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_580                       |    24|
|123   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_581                       |    24|
|124   |          \line_way[1].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_519                   |    96|
|125   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_574                       |    24|
|126   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_575                       |    24|
|127   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_576                       |    24|
|128   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_577                       |    24|
|129   |          \line_way[1].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_520                   |    96|
|130   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_570                       |    24|
|131   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_571                       |    24|
|132   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_572                       |    24|
|133   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_573                       |    24|
|134   |          \line_way[1].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_521                   |    64|
|135   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_566                       |    16|
|136   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_567                       |    16|
|137   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_568                       |    16|
|138   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_569                       |    16|
|139   |          \line_way[1].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_522                   |    64|
|140   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_562                       |    16|
|141   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_563                       |    16|
|142   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_564                       |    16|
|143   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_565                       |    16|
|144   |          \line_way[1].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_523                   |    64|
|145   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_558                       |    16|
|146   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_559                       |    16|
|147   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_560                       |    16|
|148   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_561                       |    16|
|149   |          \line_way[1].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_524                   |    64|
|150   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_554                       |    16|
|151   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_555                       |    16|
|152   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_556                       |    16|
|153   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_557                       |    16|
|154   |          \line_way[1].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_525                   |    64|
|155   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_550                       |    16|
|156   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_551                       |    16|
|157   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_552                       |    16|
|158   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_553                       |    16|
|159   |          \line_way[1].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_526                   |    64|
|160   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_546                       |    16|
|161   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_547                       |    16|
|162   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_548                       |    16|
|163   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_549                       |    16|
|164   |          \line_way[1].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_527                   |    64|
|165   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_542                       |    16|
|166   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_543                       |    16|
|167   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_544                       |    16|
|168   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_545                       |    16|
|169   |          \line_way[1].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_528                   |   128|
|170   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_538                       |    32|
|171   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_539                       |    32|
|172   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_540                       |    32|
|173   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_541                       |    32|
|174   |          \line_way[1].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_529                   |   128|
|175   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_534                       |    32|
|176   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_535                       |    32|
|177   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_536                       |    32|
|178   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_537                       |    32|
|179   |          \line_way[1].tag_memory                                            |iob_sp_ram__parameterized1_530       |    28|
|180   |          \line_way[1].valid_memory                                          |iob_reg_file_531                     |    23|
|181   |          replacement_policy_algorithm                                       |replacement_process_532              |    52|
|182   |            mru_memory                                                       |iob_reg_file__parameterized0_533     |    52|
|183   |        read_fsm                                                             |read_process_native__parameterized0  |   312|
|184   |        write_fsm                                                            |write_process_native__parameterized0 |   250|
|185   |          write_throught_buffer                                              |iob_async_fifo__parameterized0_493   |   246|
|186   |            rptr_counter                                                     |gray_counter_494                     |    18|
|187   |            wptr_counter                                                     |gray_counter_495                     |    16|
|188   |      icache                                                                 |iob_cache                            |  3204|
|189   |        main_fsm                                                             |main_process                         |    15|
|190   |        memory_cache                                                         |memory_section                       |  2639|
|191   |          \line_way[0].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_330                   |    64|
|192   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_489                       |    16|
|193   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_490                       |    16|
|194   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_491                       |    16|
|195   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_492                       |    16|
|196   |          \line_way[0].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_331                   |    64|
|197   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_485                       |    16|
|198   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_486                       |    16|
|199   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_487                       |    16|
|200   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_488                       |    16|
|201   |          \line_way[0].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_332                   |    64|
|202   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_481                       |    16|
|203   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_482                       |    16|
|204   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_483                       |    16|
|205   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_484                       |    16|
|206   |          \line_way[0].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_333                   |    64|
|207   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_477                       |    16|
|208   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_478                       |    16|
|209   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_479                       |    16|
|210   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_480                       |    16|
|211   |          \line_way[0].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_334                   |    64|
|212   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_473                       |    16|
|213   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_474                       |    16|
|214   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_475                       |    16|
|215   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_476                       |    16|
|216   |          \line_way[0].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_335                   |    64|
|217   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_469                       |    16|
|218   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_470                       |    16|
|219   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_471                       |    16|
|220   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_472                       |    16|
|221   |          \line_way[0].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_336                   |    64|
|222   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_465                       |    16|
|223   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_466                       |    16|
|224   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_467                       |    16|
|225   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_468                       |    16|
|226   |          \line_way[0].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_337                   |    64|
|227   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_461                       |    16|
|228   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_462                       |    16|
|229   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_463                       |    16|
|230   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_464                       |    16|
|231   |          \line_way[0].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_338                   |    64|
|232   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_457                       |    16|
|233   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_458                       |    16|
|234   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_459                       |    16|
|235   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_460                       |    16|
|236   |          \line_way[0].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_339                   |    64|
|237   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_453                       |    16|
|238   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_454                       |    16|
|239   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_455                       |    16|
|240   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_456                       |    16|
|241   |          \line_way[0].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_340                   |    64|
|242   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_449                       |    16|
|243   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_450                       |    16|
|244   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_451                       |    16|
|245   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_452                       |    16|
|246   |          \line_way[0].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_341                   |    64|
|247   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_445                       |    16|
|248   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_446                       |    16|
|249   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_447                       |    16|
|250   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_448                       |    16|
|251   |          \line_way[0].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_342                   |    64|
|252   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_441                       |    16|
|253   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_442                       |    16|
|254   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_443                       |    16|
|255   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_444                       |    16|
|256   |          \line_way[0].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_343                   |    64|
|257   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_437                       |    16|
|258   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_438                       |    16|
|259   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_439                       |    16|
|260   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_440                       |    16|
|261   |          \line_way[0].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_344                   |    64|
|262   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_433                       |    16|
|263   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_434                       |    16|
|264   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_435                       |    16|
|265   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_436                       |    16|
|266   |          \line_way[0].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_345                   |    64|
|267   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_429                       |    16|
|268   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_430                       |    16|
|269   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_431                       |    16|
|270   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_432                       |    16|
|271   |          \line_way[0].tag_memory                                            |iob_sp_ram__parameterized0           |     8|
|272   |          \line_way[0].valid_memory                                          |iob_reg_file_346                     |    23|
|273   |          \line_way[1].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_347                   |    64|
|274   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_425                       |    16|
|275   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_426                       |    16|
|276   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_427                       |    16|
|277   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_428                       |    16|
|278   |          \line_way[1].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_348                   |   128|
|279   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_421                       |    32|
|280   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_422                       |    32|
|281   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_423                       |    32|
|282   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_424                       |    32|
|283   |          \line_way[1].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_349                   |   131|
|284   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_417                       |    32|
|285   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_418                       |    35|
|286   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_419                       |    32|
|287   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_420                       |    32|
|288   |          \line_way[1].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_350                   |    96|
|289   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_413                       |    24|
|290   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_414                       |    24|
|291   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_415                       |    24|
|292   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_416                       |    24|
|293   |          \line_way[1].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_351                   |    96|
|294   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_409                       |    24|
|295   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_410                       |    24|
|296   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_411                       |    24|
|297   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_412                       |    24|
|298   |          \line_way[1].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_352                   |    96|
|299   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_405                       |    24|
|300   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_406                       |    24|
|301   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_407                       |    24|
|302   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_408                       |    24|
|303   |          \line_way[1].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_353                   |    96|
|304   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_401                       |    24|
|305   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_402                       |    24|
|306   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_403                       |    24|
|307   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_404                       |    24|
|308   |          \line_way[1].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_354                   |    64|
|309   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_397                       |    16|
|310   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_398                       |    16|
|311   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_399                       |    16|
|312   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_400                       |    16|
|313   |          \line_way[1].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_355                   |    64|
|314   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_393                       |    16|
|315   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_394                       |    16|
|316   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_395                       |    16|
|317   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_396                       |    16|
|318   |          \line_way[1].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_356                   |    64|
|319   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_389                       |    16|
|320   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_390                       |    16|
|321   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_391                       |    16|
|322   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_392                       |    16|
|323   |          \line_way[1].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_357                   |    64|
|324   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_385                       |    16|
|325   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_386                       |    16|
|326   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_387                       |    16|
|327   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_388                       |    16|
|328   |          \line_way[1].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_358                   |    64|
|329   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_381                       |    16|
|330   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_382                       |    16|
|331   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_383                       |    16|
|332   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_384                       |    16|
|333   |          \line_way[1].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_359                   |    64|
|334   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_377                       |    16|
|335   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_378                       |    16|
|336   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_379                       |    16|
|337   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_380                       |    16|
|338   |          \line_way[1].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_360                   |    64|
|339   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_373                       |    16|
|340   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_374                       |    16|
|341   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_375                       |    16|
|342   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_376                       |    16|
|343   |          \line_way[1].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_361                   |   157|
|344   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_369                       |    40|
|345   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_370                       |    37|
|346   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_371                       |    40|
|347   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_372                       |    40|
|348   |          \line_way[1].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_362                   |   190|
|349   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_365                       |    52|
|350   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_366                       |    42|
|351   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_367                       |    48|
|352   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_368                       |    48|
|353   |          \line_way[1].tag_memory                                            |iob_sp_ram__parameterized0_363       |     8|
|354   |          \line_way[1].valid_memory                                          |iob_reg_file_364                     |    23|
|355   |          replacement_policy_algorithm                                       |replacement_process                  |    51|
|356   |            mru_memory                                                       |iob_reg_file__parameterized0         |    51|
|357   |        read_fsm                                                             |read_process_native                  |   299|
|358   |        write_fsm                                                            |write_process_native                 |   219|
|359   |          write_throught_buffer                                              |iob_async_fifo                       |   212|
|360   |            rptr_counter                                                     |gray_counter_328                     |    18|
|361   |            wptr_counter                                                     |gray_counter_329                     |    17|
|362   |      l2cache                                                                |iob_cache_axi                        |  6249|
|363   |        main_fsm                                                             |main_process__parameterized1         |    19|
|364   |        memory_cache                                                         |memory_section__parameterized1       |  5987|
|365   |          \line_way[0].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram                       |    64|
|366   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_324                       |    16|
|367   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_325                       |    16|
|368   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_326                       |    16|
|369   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_327                       |    16|
|370   |          \line_way[0].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_4                     |    64|
|371   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_320                       |    16|
|372   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_321                       |    16|
|373   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_322                       |    16|
|374   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_323                       |    16|
|375   |          \line_way[0].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_5                     |    64|
|376   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_316                       |    16|
|377   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_317                       |    16|
|378   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_318                       |    16|
|379   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_319                       |    16|
|380   |          \line_way[0].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_6                     |    64|
|381   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_312                       |    16|
|382   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_313                       |    16|
|383   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_314                       |    16|
|384   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_315                       |    16|
|385   |          \line_way[0].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_7                     |    64|
|386   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_308                       |    16|
|387   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_309                       |    16|
|388   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_310                       |    16|
|389   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_311                       |    16|
|390   |          \line_way[0].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_8                     |    64|
|391   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_304                       |    16|
|392   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_305                       |    16|
|393   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_306                       |    16|
|394   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_307                       |    16|
|395   |          \line_way[0].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_9                     |    64|
|396   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_300                       |    16|
|397   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_301                       |    16|
|398   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_302                       |    16|
|399   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_303                       |    16|
|400   |          \line_way[0].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_10                    |    64|
|401   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_296                       |    16|
|402   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_297                       |    16|
|403   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_298                       |    16|
|404   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_299                       |    16|
|405   |          \line_way[0].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_11                    |    64|
|406   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_292                       |    16|
|407   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_293                       |    16|
|408   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_294                       |    16|
|409   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_295                       |    16|
|410   |          \line_way[0].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_12                    |    64|
|411   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_288                       |    16|
|412   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_289                       |    16|
|413   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_290                       |    16|
|414   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_291                       |    16|
|415   |          \line_way[0].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_13                    |    64|
|416   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_284                       |    16|
|417   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_285                       |    16|
|418   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_286                       |    16|
|419   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_287                       |    16|
|420   |          \line_way[0].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_14                    |    64|
|421   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_280                       |    16|
|422   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_281                       |    16|
|423   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_282                       |    16|
|424   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_283                       |    16|
|425   |          \line_way[0].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_15                    |    64|
|426   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_276                       |    16|
|427   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_277                       |    16|
|428   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_278                       |    16|
|429   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_279                       |    16|
|430   |          \line_way[0].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_16                    |    64|
|431   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_272                       |    16|
|432   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_273                       |    16|
|433   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_274                       |    16|
|434   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_275                       |    16|
|435   |          \line_way[0].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_17                    |    64|
|436   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_268                       |    16|
|437   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_269                       |    16|
|438   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_270                       |    16|
|439   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_271                       |    16|
|440   |          \line_way[0].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_18                    |    64|
|441   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_264                       |    16|
|442   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_265                       |    16|
|443   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_266                       |    16|
|444   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_267                       |    16|
|445   |          \line_way[0].tag_memory                                            |iob_sp_ram__parameterized1           |    33|
|446   |          \line_way[0].valid_memory                                          |iob_reg_file                         |    21|
|447   |          \line_way[1].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_19                    |    64|
|448   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_260                       |    16|
|449   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_261                       |    16|
|450   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_262                       |    16|
|451   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_263                       |    16|
|452   |          \line_way[1].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_20                    |    64|
|453   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_256                       |    16|
|454   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_257                       |    16|
|455   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_258                       |    16|
|456   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_259                       |    16|
|457   |          \line_way[1].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_21                    |    64|
|458   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_252                       |    16|
|459   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_253                       |    16|
|460   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_254                       |    16|
|461   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_255                       |    16|
|462   |          \line_way[1].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_22                    |    64|
|463   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_248                       |    16|
|464   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_249                       |    16|
|465   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_250                       |    16|
|466   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_251                       |    16|
|467   |          \line_way[1].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_23                    |    64|
|468   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_244                       |    16|
|469   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_245                       |    16|
|470   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_246                       |    16|
|471   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_247                       |    16|
|472   |          \line_way[1].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_24                    |    64|
|473   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_240                       |    16|
|474   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_241                       |    16|
|475   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_242                       |    16|
|476   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_243                       |    16|
|477   |          \line_way[1].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_25                    |    64|
|478   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_236                       |    16|
|479   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_237                       |    16|
|480   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_238                       |    16|
|481   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_239                       |    16|
|482   |          \line_way[1].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_26                    |    64|
|483   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_232                       |    16|
|484   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_233                       |    16|
|485   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_234                       |    16|
|486   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_235                       |    16|
|487   |          \line_way[1].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_27                    |    64|
|488   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_228                       |    16|
|489   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_229                       |    16|
|490   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_230                       |    16|
|491   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_231                       |    16|
|492   |          \line_way[1].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_28                    |    64|
|493   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_224                       |    16|
|494   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_225                       |    16|
|495   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_226                       |    16|
|496   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_227                       |    16|
|497   |          \line_way[1].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_29                    |    64|
|498   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_220                       |    16|
|499   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_221                       |    16|
|500   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_222                       |    16|
|501   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_223                       |    16|
|502   |          \line_way[1].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_30                    |    64|
|503   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_216                       |    16|
|504   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_217                       |    16|
|505   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_218                       |    16|
|506   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_219                       |    16|
|507   |          \line_way[1].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_31                    |    64|
|508   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_212                       |    16|
|509   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_213                       |    16|
|510   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_214                       |    16|
|511   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_215                       |    16|
|512   |          \line_way[1].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_32                    |    64|
|513   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_208                       |    16|
|514   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_209                       |    16|
|515   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_210                       |    16|
|516   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_211                       |    16|
|517   |          \line_way[1].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_33                    |    64|
|518   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_204                       |    16|
|519   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_205                       |    16|
|520   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_206                       |    16|
|521   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_207                       |    16|
|522   |          \line_way[1].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_34                    |    64|
|523   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_200                       |    16|
|524   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_201                       |    16|
|525   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_202                       |    16|
|526   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_203                       |    16|
|527   |          \line_way[1].tag_memory                                            |iob_sp_ram__parameterized1_35        |    33|
|528   |          \line_way[1].valid_memory                                          |iob_reg_file_36                      |    21|
|529   |          \line_way[2].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_37                    |    64|
|530   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_196                       |    16|
|531   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_197                       |    16|
|532   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_198                       |    16|
|533   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_199                       |    16|
|534   |          \line_way[2].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_38                    |    64|
|535   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_192                       |    16|
|536   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_193                       |    16|
|537   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_194                       |    16|
|538   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_195                       |    16|
|539   |          \line_way[2].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_39                    |    64|
|540   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_188                       |    16|
|541   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_189                       |    16|
|542   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_190                       |    16|
|543   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_191                       |    16|
|544   |          \line_way[2].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_40                    |    64|
|545   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_184                       |    16|
|546   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_185                       |    16|
|547   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_186                       |    16|
|548   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_187                       |    16|
|549   |          \line_way[2].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_41                    |    64|
|550   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_180                       |    16|
|551   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_181                       |    16|
|552   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_182                       |    16|
|553   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_183                       |    16|
|554   |          \line_way[2].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_42                    |    64|
|555   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_176                       |    16|
|556   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_177                       |    16|
|557   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_178                       |    16|
|558   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_179                       |    16|
|559   |          \line_way[2].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_43                    |    64|
|560   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_172                       |    16|
|561   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_173                       |    16|
|562   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_174                       |    16|
|563   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_175                       |    16|
|564   |          \line_way[2].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_44                    |    64|
|565   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_168                       |    16|
|566   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_169                       |    16|
|567   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_170                       |    16|
|568   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_171                       |    16|
|569   |          \line_way[2].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_45                    |    64|
|570   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_164                       |    16|
|571   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_165                       |    16|
|572   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_166                       |    16|
|573   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_167                       |    16|
|574   |          \line_way[2].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_46                    |    64|
|575   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_160                       |    16|
|576   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_161                       |    16|
|577   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_162                       |    16|
|578   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_163                       |    16|
|579   |          \line_way[2].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_47                    |    64|
|580   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_156                       |    16|
|581   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_157                       |    16|
|582   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_158                       |    16|
|583   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_159                       |    16|
|584   |          \line_way[2].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_48                    |    64|
|585   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_152                       |    16|
|586   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_153                       |    16|
|587   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_154                       |    16|
|588   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_155                       |    16|
|589   |          \line_way[2].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_49                    |    64|
|590   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_148                       |    16|
|591   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_149                       |    16|
|592   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_150                       |    16|
|593   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_151                       |    16|
|594   |          \line_way[2].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_50                    |    64|
|595   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_144                       |    16|
|596   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_145                       |    16|
|597   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_146                       |    16|
|598   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_147                       |    16|
|599   |          \line_way[2].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_51                    |    64|
|600   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_140                       |    16|
|601   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_141                       |    16|
|602   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_142                       |    16|
|603   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_143                       |    16|
|604   |          \line_way[2].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_52                    |    64|
|605   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_136                       |    16|
|606   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_137                       |    16|
|607   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_138                       |    16|
|608   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_139                       |    16|
|609   |          \line_way[2].tag_memory                                            |iob_sp_ram__parameterized1_53        |    31|
|610   |          \line_way[2].valid_memory                                          |iob_reg_file_54                      |    21|
|611   |          \line_way[3].line_word_number[0].line_word_width[0].cache_memory   |iob_gen_sp_ram_55                    |    64|
|612   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_132                       |    16|
|613   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_133                       |    16|
|614   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_134                       |    16|
|615   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_135                       |    16|
|616   |          \line_way[3].line_word_number[10].line_word_width[0].cache_memory  |iob_gen_sp_ram_56                    |    64|
|617   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_128                       |    16|
|618   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_129                       |    16|
|619   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_130                       |    16|
|620   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_131                       |    16|
|621   |          \line_way[3].line_word_number[11].line_word_width[0].cache_memory  |iob_gen_sp_ram_57                    |    64|
|622   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_124                       |    16|
|623   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_125                       |    16|
|624   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_126                       |    16|
|625   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_127                       |    16|
|626   |          \line_way[3].line_word_number[12].line_word_width[0].cache_memory  |iob_gen_sp_ram_58                    |    64|
|627   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_120                       |    16|
|628   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_121                       |    16|
|629   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_122                       |    16|
|630   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_123                       |    16|
|631   |          \line_way[3].line_word_number[13].line_word_width[0].cache_memory  |iob_gen_sp_ram_59                    |    64|
|632   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_116                       |    16|
|633   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_117                       |    16|
|634   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_118                       |    16|
|635   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_119                       |    16|
|636   |          \line_way[3].line_word_number[14].line_word_width[0].cache_memory  |iob_gen_sp_ram_60                    |    64|
|637   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_112                       |    16|
|638   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_113                       |    16|
|639   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_114                       |    16|
|640   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_115                       |    16|
|641   |          \line_way[3].line_word_number[15].line_word_width[0].cache_memory  |iob_gen_sp_ram_61                    |    64|
|642   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_108                       |    16|
|643   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_109                       |    16|
|644   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_110                       |    16|
|645   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_111                       |    16|
|646   |          \line_way[3].line_word_number[1].line_word_width[0].cache_memory   |iob_gen_sp_ram_62                    |    64|
|647   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_104                       |    16|
|648   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_105                       |    16|
|649   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_106                       |    16|
|650   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_107                       |    16|
|651   |          \line_way[3].line_word_number[2].line_word_width[0].cache_memory   |iob_gen_sp_ram_63                    |    64|
|652   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_100                       |    16|
|653   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_101                       |    16|
|654   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_102                       |    16|
|655   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_103                       |    16|
|656   |          \line_way[3].line_word_number[3].line_word_width[0].cache_memory   |iob_gen_sp_ram_64                    |    96|
|657   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_96                        |    24|
|658   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_97                        |    24|
|659   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_98                        |    24|
|660   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_99                        |    24|
|661   |          \line_way[3].line_word_number[4].line_word_width[0].cache_memory   |iob_gen_sp_ram_65                    |    64|
|662   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_92                        |    16|
|663   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_93                        |    16|
|664   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_94                        |    16|
|665   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_95                        |    16|
|666   |          \line_way[3].line_word_number[5].line_word_width[0].cache_memory   |iob_gen_sp_ram_66                    |    64|
|667   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_88                        |    16|
|668   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_89                        |    16|
|669   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_90                        |    16|
|670   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_91                        |    16|
|671   |          \line_way[3].line_word_number[6].line_word_width[0].cache_memory   |iob_gen_sp_ram_67                    |    64|
|672   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_84                        |    16|
|673   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_85                        |    16|
|674   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_86                        |    16|
|675   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_87                        |    16|
|676   |          \line_way[3].line_word_number[7].line_word_width[0].cache_memory   |iob_gen_sp_ram_68                    |    64|
|677   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_80                        |    16|
|678   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_81                        |    16|
|679   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_82                        |    16|
|680   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_83                        |    16|
|681   |          \line_way[3].line_word_number[8].line_word_width[0].cache_memory   |iob_gen_sp_ram_69                    |    64|
|682   |            \ram[0].iob_cache_mem                                            |iob_sp_ram_76                        |    16|
|683   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_77                        |    16|
|684   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_78                        |    16|
|685   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_79                        |    16|
|686   |          \line_way[3].line_word_number[9].line_word_width[0].cache_memory   |iob_gen_sp_ram_70                    |    64|
|687   |            \ram[0].iob_cache_mem                                            |iob_sp_ram                           |    16|
|688   |            \ram[1].iob_cache_mem                                            |iob_sp_ram_73                        |    16|
|689   |            \ram[2].iob_cache_mem                                            |iob_sp_ram_74                        |    16|
|690   |            \ram[3].iob_cache_mem                                            |iob_sp_ram_75                        |    16|
|691   |          \line_way[3].tag_memory                                            |iob_sp_ram__parameterized1_71        |    31|
|692   |          \line_way[3].valid_memory                                          |iob_reg_file_72                      |    21|
|693   |          replacement_policy_algorithm                                       |replacement_process__parameterized0  |   719|
|694   |            mru_memory                                                       |iob_reg_file__parameterized1         |   719|
|695   |        read_fsm                                                             |read_process_axi                     |   100|
|696   |        write_fsm                                                            |write_process_axi                    |   127|
|697   |          write_throught_buffer                                              |iob_async_fifo__parameterized0       |   114|
|698   |            rptr_counter                                                     |gray_counter                         |    18|
|699   |            wptr_counter                                                     |gray_counter_3                       |    17|
|700   |      merge_i_d_buses_into_l2                                                |merge__parameterized0                |    34|
|701   |    ibus_split                                                               |split                                |     1|
|702   |    int_mem0                                                                 |int_mem                              |   175|
|703   |      boot_ctr0                                                              |boot_ctr                             |   129|
|704   |        sp_rom0                                                              |sp_rom                               |    33|
|705   |      data_bootctr_split                                                     |split__parameterized2                |    25|
|706   |      ibus_merge                                                             |merge                                |     4|
|707   |      int_sram                                                               |sram                                 |    17|
|708   |        \gen_main_mem_byte[0].main_mem_byte                                  |iob_tdp_ram                          |     1|
|709   |        \gen_main_mem_byte[1].main_mem_byte                                  |iob_tdp_ram_0                        |    10|
|710   |        \gen_main_mem_byte[2].main_mem_byte                                  |iob_tdp_ram_1                        |     1|
|711   |        \gen_main_mem_byte[3].main_mem_byte                                  |iob_tdp_ram_2                        |     1|
|712   |    pbus_split                                                               |split__parameterized1                |     1|
|713   |    uart                                                                     |iob_uart                             |   212|
+------+-----------------------------------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:02:11 . Memory (MB): peak = 2602.422 ; gain = 1242.801 ; free physical = 94307 ; free virtual = 127086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 449 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 2602.422 ; gain = 649.719 ; free physical = 94331 ; free virtual = 127110
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:02:11 . Memory (MB): peak = 2602.426 ; gain = 1242.801 ; free physical = 94331 ; free virtual = 127110
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.dcp' for cell 'ddr4_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.dcp' for cell 'cache2ddr'
INFO: [Netlist 29-17] Analyzing 5574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'ddr4_ram/inst'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'ddr4_ram/inst'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'ddr4_ram/inst'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'ddr4_ram/inst'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.dcp'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'cache2ddr/inst'
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'cache2ddr/inst'
Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'cache2ddr/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc:20]
Finished Parsing XDC File [/home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'cache2ddr/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_system'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/jsousa/sandbox/iob-soc/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4550 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LD => LDCE: 68 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 4188 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 113 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
308 Infos, 302 Warnings, 54 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:29 . Memory (MB): peak = 2968.918 ; gain = 1630.699 ; free physical = 94337 ; free virtual = 127116
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3032.941 ; gain = 64.023 ; free physical = 94339 ; free virtual = 127118
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94342 ; free virtual = 127120
Phase 1 Generate And Synthesize MIG Cores | Checksum: 1ec318abd

Time (s): cpu = 00:00:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94342 ; free virtual = 127120

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 1033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94283 ; free virtual = 127065
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1e063e2f3

Time (s): cpu = 00:02:04 ; elapsed = 00:04:09 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94283 ; free virtual = 127065

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 47 inverter(s) to 862 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15b154c32

Time (s): cpu = 00:02:09 ; elapsed = 00:04:13 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94324 ; free virtual = 127107
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 213 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 167547a2c

Time (s): cpu = 00:02:09 ; elapsed = 00:04:13 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94324 ; free virtual = 127107
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 358 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 171362a82

Time (s): cpu = 00:02:12 ; elapsed = 00:04:16 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94322 ; free virtual = 127104
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 990 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 180386883

Time (s): cpu = 00:02:13 ; elapsed = 00:04:17 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94324 ; free virtual = 127107
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 180386883

Time (s): cpu = 00:02:14 ; elapsed = 00:04:18 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94324 ; free virtual = 127106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94323 ; free virtual = 127105
Ending Logic Optimization Task | Checksum: 1a915c205

Time (s): cpu = 00:02:16 ; elapsed = 00:04:20 . Memory (MB): peak = 3032.941 ; gain = 0.000 ; free physical = 94323 ; free virtual = 127105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.710 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 20359d687

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93874 ; free virtual = 126656
Ending Power Optimization Task | Checksum: 20359d687

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 4036.199 ; gain = 1003.258 ; free physical = 93910 ; free virtual = 126692
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:09 ; elapsed = 00:04:57 . Memory (MB): peak = 4036.199 ; gain = 1067.281 ; free physical = 93910 ; free virtual = 126692
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93917 ; free virtual = 126700
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11377fa34

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93917 ; free virtual = 126700
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93923 ; free virtual = 126705

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9fcdd378

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93867 ; free virtual = 126649

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 109d21834

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93782 ; free virtual = 126565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 109d21834

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93782 ; free virtual = 126564
Phase 1 Placer Initialization | Checksum: 109d21834

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93782 ; free virtual = 126564

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d09b8d2d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93682 ; free virtual = 126464

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d09b8d2d

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93682 ; free virtual = 126465

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25a2b031a

Time (s): cpu = 00:02:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93676 ; free virtual = 126459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 171a05ca3

Time (s): cpu = 00:02:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93676 ; free virtual = 126459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184c05686

Time (s): cpu = 00:02:02 ; elapsed = 00:00:59 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93676 ; free virtual = 126458

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 184c05686

Time (s): cpu = 00:02:02 ; elapsed = 00:00:59 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93675 ; free virtual = 126457

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 184c05686

Time (s): cpu = 00:02:02 ; elapsed = 00:01:00 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93675 ; free virtual = 126457

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 24acc8e65

Time (s): cpu = 00:02:02 ; elapsed = 00:01:00 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93673 ; free virtual = 126455

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 1bb52061f

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93661 ; free virtual = 126443

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 1718eef3e

Time (s): cpu = 00:02:17 ; elapsed = 00:01:07 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93655 ; free virtual = 126438

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 22fbcfc8b

Time (s): cpu = 00:02:18 ; elapsed = 00:01:07 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93654 ; free virtual = 126436

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 1a98ece9a

Time (s): cpu = 00:02:22 ; elapsed = 00:01:10 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93633 ; free virtual = 126415

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 18a62bb14

Time (s): cpu = 00:02:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93631 ; free virtual = 126414

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: eaeb6086

Time (s): cpu = 00:02:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93634 ; free virtual = 126416

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 18745ae4a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93642 ; free virtual = 126424
Phase 3 Detail Placement | Checksum: 18745ae4a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93642 ; free virtual = 126424

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22ef71ccf

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 22ef71ccf

Time (s): cpu = 00:02:54 ; elapsed = 00:01:22 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93663 ; free virtual = 126445
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.529. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11263147c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93663 ; free virtual = 126446
Phase 4.1 Post Commit Optimization | Checksum: 11263147c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93663 ; free virtual = 126446

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11263147c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:24 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93671 ; free virtual = 126453

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5553f3f

Time (s): cpu = 00:02:57 ; elapsed = 00:01:25 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93679 ; free virtual = 126462

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 100dd4deb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93679 ; free virtual = 126462
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 100dd4deb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93679 ; free virtual = 126462
Ending Placer Task | Checksum: d052dbad

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93770 ; free virtual = 126553
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:06 ; elapsed = 00:01:34 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93770 ; free virtual = 126553
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7b54ca8 ConstDB: 0 ShapeSum: 25ab6442 RouteDB: a2f22ac3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cd0cee97

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93522 ; free virtual = 126304
Post Restoration Checksum: NetGraph: 7b14bac3 NumContArr: d5e3c073 Constraints: 9271a3c9 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e36a1eff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93522 ; free virtual = 126304

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e36a1eff

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93472 ; free virtual = 126254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e36a1eff

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93472 ; free virtual = 126254

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: cbaa2a22

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93372 ; free virtual = 126155

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 264b4a17d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93368 ; free virtual = 126150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.771  | TNS=0.000  | WHS=-0.361 | THS=-8.209 |

Phase 2 Router Initialization | Checksum: 2b24cbac5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93367 ; free virtual = 126150

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 221f6a323

Time (s): cpu = 00:02:04 ; elapsed = 00:00:47 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93333 ; free virtual = 126115

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7058
 Number of Nodes with overlaps = 352
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=-0.055 | THS=-0.068 |

Phase 4.1 Global Iteration 0 | Checksum: 28568e7dc

Time (s): cpu = 00:03:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93329 ; free virtual = 126112

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2533f4e67

Time (s): cpu = 00:03:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93329 ; free virtual = 126111
Phase 4 Rip-up And Reroute | Checksum: 2533f4e67

Time (s): cpu = 00:03:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93329 ; free virtual = 126111

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2173cb586

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93327 ; free virtual = 126110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2173cb586

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93327 ; free virtual = 126110

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2173cb586

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93327 ; free virtual = 126110
Phase 5 Delay and Skew Optimization | Checksum: 2173cb586

Time (s): cpu = 00:04:07 ; elapsed = 00:01:18 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93327 ; free virtual = 126110

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d5bd05f4

Time (s): cpu = 00:04:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93326 ; free virtual = 126109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26c42410a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93326 ; free virtual = 126109
Phase 6 Post Hold Fix | Checksum: 26c42410a

Time (s): cpu = 00:04:20 ; elapsed = 00:01:22 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93326 ; free virtual = 126109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.07901 %
  Global Horizontal Routing Utilization  = 1.89449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2680e062b

Time (s): cpu = 00:04:23 ; elapsed = 00:01:24 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93326 ; free virtual = 126108

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2680e062b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:24 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93325 ; free virtual = 126107

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2680e062b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:26 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93321 ; free virtual = 126103

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.529  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2680e062b

Time (s): cpu = 00:04:26 ; elapsed = 00:01:26 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93324 ; free virtual = 126106
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:26 ; elapsed = 00:01:26 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93418 ; free virtual = 126200

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:35 ; elapsed = 00:01:34 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93418 ; free virtual = 126200
# report_utilization
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Aug 30 19:27:39 2020
| Host         : pudim-flan running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_utilization
| Design       : top_system
| Device       : xcku040fbva676-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19919 |     0 |    242400 |  8.22 |
|   LUT as Logic             | 16355 |     0 |    242400 |  6.75 |
|   LUT as Memory            |  3564 |     0 |    112800 |  3.16 |
|     LUT as Distributed RAM |  3174 |     0 |           |       |
|     LUT as Shift Register  |   390 |     0 |           |       |
| CLB Registers              | 22551 |    26 |    484800 |  4.65 |
|   Register as Flip Flop    | 22482 |    26 |    484800 |  4.64 |
|   Register as Latch        |    68 |     0 |    484800 |  0.01 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |   140 |     0 |     30300 |  0.46 |
| F7 Muxes                   |   695 |     0 |    121200 |  0.57 |
| F8 Muxes                   |   194 |     0 |     60600 |  0.32 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 435   |          Yes |           - |          Set |
| 1265  |          Yes |           - |        Reset |
| 439   |          Yes |         Set |            - |
| 20411 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  4116 |     0 |     30300 | 13.58 |
|   CLBL                                    |  1841 |     0 |           |       |
|   CLBM                                    |  2275 |     0 |           |       |
| LUT as Logic                              | 16355 |     0 |    242400 |  6.75 |
|   using O5 output only                    |   400 |       |           |       |
|   using O6 output only                    | 12893 |       |           |       |
|   using O5 and O6                         |  3062 |       |           |       |
| LUT as Memory                             |  3564 |     0 |    112800 |  3.16 |
|   LUT as Distributed RAM                  |  3174 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   136 |       |           |       |
|     using O5 and O6                       |  3038 |       |           |       |
|   LUT as Shift Register                   |   390 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   355 |       |           |       |
|     using O5 and O6                       |    35 |       |           |       |
| LUT Flip Flop Pairs                       |  9443 |     0 |    242400 |  3.90 |
|   fully used LUT-FF pairs                 |  3846 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  5370 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  4347 |       |           |       |
| Unique Control Sets                       |  1909 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 30.5 |     0 |       600 |  5.08 |
|   RAMB36/FIFO*    |   30 |     0 |       600 |  5.00 |
|     RAMB36E2 only |   30 |       |           |       |
|   RAMB18          |    1 |     0 |      1200 |  0.08 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |      1920 |  0.36 |
|   DSP48E2 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   77 |    77 |       312 | 24.68 |
| HPIOB            |   77 |    77 |       208 | 37.02 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |   44 |       |           |       |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    5 |     5 |       192 |  2.60 |
|   DIFFINBUF      |    5 |     5 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   12 |     0 |        80 | 15.00 |
| BITSLICE_RX_TX   |   65 |    65 |       520 | 12.50 |
|   RXTX_BITSLICE  |   65 |    65 |           |       |
| BITSLICE_TX      |   12 |     0 |        80 | 15.00 |
| RIU_OR           |    6 |     0 |        40 | 15.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       480 |  1.46 |
|   BUFGCE             |    7 |     0 |       240 |  2.92 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    2 |     0 |        20 | 10.00 |
| MMCME3_ADV           |    1 |     1 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 20411 |            Register |
| LUT6             |  7602 |                 CLB |
| RAMS32           |  4554 |                 CLB |
| LUT3             |  3606 |                 CLB |
| LUT5             |  3151 |                 CLB |
| LUT4             |  3121 |                 CLB |
| RAMD32           |  1658 |                 CLB |
| LUT2             |  1482 |                 CLB |
| FDCE             |  1197 |            Register |
| MUXF7            |   695 |                 CLB |
| LUT1             |   455 |                 CLB |
| FDSE             |   439 |            Register |
| FDPE             |   435 |            Register |
| SRLC32E          |   337 |                 CLB |
| MUXF8            |   194 |                 CLB |
| CARRY8           |   140 |                 CLB |
| SRL16E           |    88 |                 CLB |
| LDCE             |    68 |            Register |
| RXTX_BITSLICE    |    65 |                 I/O |
| IBUFCTRL         |    43 |              Others |
| INBUF            |    38 |                 I/O |
| OBUFT_DCIEN      |    36 |                 I/O |
| RAMB36E2         |    30 |           Block Ram |
| OBUF             |    29 |                 I/O |
| TX_BITSLICE_TRI  |    12 |                 I/O |
| BITSLICE_CONTROL |    12 |                 I/O |
| OBUFT            |     8 |                 I/O |
| DSP48E2          |     7 |          Arithmetic |
| BUFGCE           |     7 |               Clock |
| RIU_OR           |     6 |                 I/O |
| INV              |     5 |                 CLB |
| DIFFINBUF        |     5 |                 I/O |
| HPIO_VREF        |     4 |                 I/O |
| PLLE3_ADV        |     2 |               Clock |
| RAMB18E2         |     1 |           Block Ram |
| MMCME3_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| ddr4_0_phy         |    1 |
| ddr4_0             |    1 |
| dbg_hub_CV         |    1 |
| axi_interconnect_0 |    1 |
+--------------------+------+


report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93414 ; free virtual = 126196
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Sun Aug 30 19:27:43 2020
| Host              : pudim-flan running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing
| Design            : top_system
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.859ns (19.995%)  route 3.437ns (80.005%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 10.743 - 5.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.396ns, distribution 1.650ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.365ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H22                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.556     0.556 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.660    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.660 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.599    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.700 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.037     3.737    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.515 r  ddr4_ram/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.457     3.972    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.073 r  ddr4_ram/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y0 (CLOCK_ROOT)    net (fo=15868, routed)       2.046     6.119    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/input_rst_mmcm_reg
    SLICE_X8Y43          FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.258 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg/Q
                         net (fo=86, routed)          0.555     6.813    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg_0
    SLICE_X10Y40         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     6.939 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_req_cnt_r[1]_i_2/O
                         net (fo=53, routed)          0.849     7.788    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/useAdr
    SLICE_X6Y22          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.166     7.954 f  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__i_8__0/O
                         net (fo=1, routed)           0.514     8.468    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__i_8__0_n_0
    SLICE_X4Y11          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.055     8.523 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__i_3__1/O
                         net (fo=8, routed)           0.311     8.834    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out
    SLICE_X5Y11          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.055     8.889 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__1/O
                         net (fo=37, routed)          0.473     9.362    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas
    SLICE_X7Y18          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.146     9.508 f  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[47]_i_2__1/O
                         net (fo=23, routed)          0.701    10.209    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[47]_i_2__1_n_0
    SLICE_X10Y26         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172    10.381 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[12]_i_1__1/O
                         net (fo=1, routed)           0.034    10.415    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[12]_i_1__1_n_0
    SLICE_X10Y26         FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    H22                                               0.000     5.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.429    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.429 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.251    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.342 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.815     8.157    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.507 r  ddr4_ram/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.386     8.893    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.984 r  ddr4_ram/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y0 (CLOCK_ROOT)    net (fo=15868, routed)       1.759    10.743    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X10Y26         FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[12]/C
                         clock pessimism              0.202    10.946    
                         clock uncertainty           -0.058    10.887    
    SLICE_X10Y26         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.062    10.949    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[12]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  0.534    




# write_bitstream -force synth_system.bit
Command: write_bitstream -force synth_system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-3] CONFIG_VOLTAGE Design Property: The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, or 3.3.  Refer to device configuration user guide for more information.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0 output system/cpu/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0__0 output system/cpu/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0__0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd_reg__0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd_reg__2 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net system/cpu/picorv32_core/n_0_869_BUFG_inst_n_1 is a gated clock net sourced by a combinational pin system/cpu/picorv32_core/n_0_869_BUFG_inst_i_1/O, cell system/cpu/picorv32_core/n_0_869_BUFG_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 191 net(s) have no routable loads. The problem bus(es) and/or net(s) are ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg[1]... and (the first 15 of 189 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./synth_system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:02:41 . Memory (MB): peak = 4036.199 ; gain = 0.000 ; free physical = 93338 ; free virtual = 126120
# write_verilog -force synth_system.v
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 19:30:26 2020...
