

================================================================
== Vitis HLS Report for 'ImgSharpeningFilter'
================================================================
* Date:           Sat Jan 17 21:36:40 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ImgSharpeningFilter
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.301 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  16.000 ns|  16.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%data_in_1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_in_1" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4]   --->   Operation 4 'read' 'data_in_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_load = load i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21]   --->   Operation 5 'load' 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i8 %data_in_1_read" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:38]   --->   Operation 6 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_load" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:38]   --->   Operation 7 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.91ns)   --->   "%add_ln49 = add i9 %zext_ln38_1, i9 %zext_ln38_3" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 8 'add' 'add_ln49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_load = load i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21]   --->   Operation 9 'load' 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_load = load i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21]   --->   Operation 10 'load' 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_load = load i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21]   --->   Operation 11 'load' 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln21 = store i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_load, i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21]   --->   Operation 12 'store' 'store_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln27 = store i8 %data_in_1_read, i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:27]   --->   Operation 13 'store' 'store_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_load" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:38]   --->   Operation 14 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_load" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:38]   --->   Operation 15 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_load" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 16 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_load, i2 0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i10 %tmp" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 18 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln49_2 = add i11 %zext_ln49_3, i11 %zext_ln38_2" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 19 'add' 'add_ln49_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i11 %add_ln49_2" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:43]   --->   Operation 20 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i9 %add_ln49" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 21 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln49_1 = add i10 %zext_ln49_1, i10 %zext_ln38" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 22 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %add_ln49_1" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 23 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%AddRes_3 = sub i12 %zext_ln43, i12 %zext_ln49_2" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 24 'sub' 'AddRes_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%AddRes = sub i12 %AddRes_3, i12 %zext_ln49" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49]   --->   Operation 25 'sub' 'AddRes' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i12 %AddRes" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:43]   --->   Operation 26 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %AddRes, i32 11" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:54]   --->   Operation 27 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%AddRes_2 = select i1 %tmp_1, i11 0, i11 %trunc_ln43" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:54]   --->   Operation 28 'select' 'AddRes_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %AddRes_2, i32 8, i32 10" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:55]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i11 %AddRes_2" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:58]   --->   Operation 30 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4]   --->   Operation 33 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_0"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_2"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.00ns)   --->   "%data_in_2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_in_2" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4]   --->   Operation 44 'read' 'data_in_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 45 [1/1] (1.00ns)   --->   "%data_in_0_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_in_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4]   --->   Operation 45 'read' 'data_in_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln26 = store i8 %data_in_0_read, i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln28 = store i8 %data_in_2_read, i8 %p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:28]   --->   Operation 47 'store' 'store_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%icmp_ln55 = icmp_ne  i3 %tmp_2, i3 0" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:55]   --->   Operation 48 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln58 = select i1 %icmp_ln55, i8 255, i8 %trunc_ln58" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:58]   --->   Operation 49 'select' 'select_ln58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i8 %select_ln58" [/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:59]   --->   Operation 50 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 2.915ns
The critical path consists of the following:
	wire read operation ('data_in_1', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4) on port 'data_in_1' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4) [22]  (1.000 ns)
	'add' operation 9 bit ('add_ln49', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49) [41]  (1.915 ns)

 <State 2>: 6.301ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_load', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:21) on static variable 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0' [24]  (0.000 ns)
	'add' operation 10 bit ('add_ln49_1', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49) [43]  (1.823 ns)
	'sub' operation 12 bit ('AddRes_3', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49) [45]  (0.000 ns)
	'sub' operation 12 bit ('AddRes', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:49) [46]  (3.786 ns)
	'select' operation 11 bit ('AddRes', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:54) [49]  (0.692 ns)

 <State 3>: 2.898ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln55', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:55) [51]  (1.650 ns)
	'select' operation 8 bit ('select_ln58', /home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:58) [53]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
