<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4_seven_segment_display.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Binary_to_Seven.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Clocking.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Clocking2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Clocking2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Clocking_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab4_seven_segment_display.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab4_seven_segment_display.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab4_seven_segment_display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab4_seven_segment_display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab4_seven_segment_display.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4_seven_segment_display.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab4_seven_segment_display.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="lab4_seven_segment_display.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="lab4_seven_segment_display.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab4_seven_segment_display.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4_seven_segment_display_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_seven_segment_display_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab4_seven_segment_display_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab4_seven_segment_display_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_seven_segment_display_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_seven_segment_display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1503249850" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1503249850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503249850" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1503249850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503865357" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="324704375442859984" xil_pn:start_ts="1503865357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503865358" xil_pn:in_ck="-3062788285812997491" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-917022628434125138" xil_pn:start_ts="1503865357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Binary_to_Seven.vhf"/>
      <outfile xil_pn:name="Clocking.vhf"/>
      <outfile xil_pn:name="Clocking2.vhf"/>
      <outfile xil_pn:name="Mux.vhf"/>
      <outfile xil_pn:name="lab4_seven_segment_display.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1503249851" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8627242396131903561" xil_pn:start_ts="1503249851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503865358" xil_pn:in_ck="8925789179949508555" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1503865358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Binary_to_Seven.vhf"/>
      <outfile xil_pn:name="Clocking.vhf"/>
      <outfile xil_pn:name="Clocking2.vhf"/>
      <outfile xil_pn:name="Mux.vhf"/>
      <outfile xil_pn:name="lab4_seven_segment_display.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1503865361" xil_pn:in_ck="8925789179949508555" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="48392597695138816" xil_pn:start_ts="1503865358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab4_seven_segment_display_beh.prj"/>
      <outfile xil_pn:name="lab4_seven_segment_display_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1503865363" xil_pn:in_ck="-6405728597124792195" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4553563743146234739" xil_pn:start_ts="1503865361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab4_seven_segment_display_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1503247195" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1503247195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504431854" xil_pn:in_ck="-3062788285812997491" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7714508836650192786" xil_pn:start_ts="1504431852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Binary_to_Seven.vhf"/>
      <outfile xil_pn:name="Clocking.vhf"/>
      <outfile xil_pn:name="Clocking2.vhf"/>
      <outfile xil_pn:name="Mux.vhf"/>
      <outfile xil_pn:name="lab4_seven_segment_display.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1503247197" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8627242396131903561" xil_pn:start_ts="1503247197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503247197" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1503247197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503247197" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="324704375442859984" xil_pn:start_ts="1503247197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503249805" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107490311" xil_pn:start_ts="1503249805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503249805" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5605037456239473921" xil_pn:start_ts="1503249805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504431868" xil_pn:in_ck="8925789179949508555" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5378270596328614295" xil_pn:start_ts="1504431854">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab4_seven_segment_display.jhd"/>
      <outfile xil_pn:name="lab4_seven_segment_display.lso"/>
      <outfile xil_pn:name="lab4_seven_segment_display.ngc"/>
      <outfile xil_pn:name="lab4_seven_segment_display.ngr"/>
      <outfile xil_pn:name="lab4_seven_segment_display.prj"/>
      <outfile xil_pn:name="lab4_seven_segment_display.syr"/>
      <outfile xil_pn:name="lab4_seven_segment_display.xst"/>
      <outfile xil_pn:name="lab4_seven_segment_display_beh.prj"/>
      <outfile xil_pn:name="lab4_seven_segment_display_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1503249816" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5751386619258244372" xil_pn:start_ts="1503249816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
