
*** Running vivado
    with args -log pattern_rec.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pattern_rec.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pattern_rec.tcl -notrace
Command: synth_design -top pattern_rec -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 359.191 ; gain = 100.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pattern_rec' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/new/pattern_rec.vhd:53]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ctrl.vhd:34]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_init.vhd:13' bound to instance 'Initialize' of component 'oled_init' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ctrl.vhd:71]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_init.vhd:93]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (1#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_init.vhd:101]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (3#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_init.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:30]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:168]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:177]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/ascii_rom.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:184]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (4#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/ascii_rom.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (5#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ex.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (6#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/oled_ctrl.vhd:34]
INFO: [Synth 8-638] synthesizing module 'read_from_string' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:25]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_bkb' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:82' bound to instance 'input_r_U' of component 'read_from_string_bkb' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:233]
INFO: [Synth 8-638] synthesizing module 'read_from_string_bkb' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:95]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_bkb_rom' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:12' bound to instance 'read_from_string_bkb_rom_U' of component 'read_from_string_bkb_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:107]
INFO: [Synth 8-638] synthesizing module 'read_from_string_bkb_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:27]
	Parameter dwidth bound to: 6 - type: integer 
	Parameter awidth bound to: 7 - type: integer 
	Parameter mem_size bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'read_from_string_bkb_rom' (7#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'read_from_string_bkb' (8#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_bkb.vhd:95]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_cud' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud.vhd:12' bound to instance 'result_U' of component 'read_from_string_cud' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:245]
INFO: [Synth 8-638] synthesizing module 'read_from_string_cud' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud.vhd:34]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_cud_ram' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud_ram.vhd:13' bound to instance 'read_from_string_cud_ram_u' of component 'read_from_string_cud_ram' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud.vhd:63]
INFO: [Synth 8-638] synthesizing module 'read_from_string_cud_ram' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud_ram.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_from_string_cud_ram' (9#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud_ram.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'read_from_string_cud' (10#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_cud.vhd:34]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_dEe' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe.vhd:12' bound to instance 'pointer_U' of component 'read_from_string_dEe' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:264]
INFO: [Synth 8-638] synthesizing module 'read_from_string_dEe' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe.vhd:29]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_dEe_ram' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe_ram.vhd:13' bound to instance 'read_from_string_dEe_ram_u' of component 'read_from_string_dEe_ram' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe.vhd:49]
INFO: [Synth 8-638] synthesizing module 'read_from_string_dEe_ram' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe_ram.vhd:31]
	Parameter mem_type bound to: distributed - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_from_string_dEe_ram' (11#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe_ram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'read_from_string_dEe' (12#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_dEe.vhd:29]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 336 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_eOg' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:102' bound to instance 'pattern_U' of component 'read_from_string_eOg' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:278]
INFO: [Synth 8-638] synthesizing module 'read_from_string_eOg' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:115]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 336 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'read_from_string_eOg_rom' declared at 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:12' bound to instance 'read_from_string_eOg_rom_U' of component 'read_from_string_eOg_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:127]
INFO: [Synth 8-638] synthesizing module 'read_from_string_eOg_rom' [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:27]
	Parameter dwidth bound to: 9 - type: integer 
	Parameter awidth bound to: 9 - type: integer 
	Parameter mem_size bound to: 336 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_from_string_eOg_rom' (13#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'read_from_string_eOg' (14#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string_eOg.vhd:115]
INFO: [Synth 8-226] default block is never used [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:746]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'error_array_0_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:370]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'error_array_1_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:390]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'error_array_2_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:410]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'input_load_cast_reg_565_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:458]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'tmp_18_cast_reg_589_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:593]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'tmp_5_reg_579_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:568]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'z_cast3_le6_reg_610_reg' in module 'read_from_string' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:701]
INFO: [Synth 8-256] done synthesizing module 'read_from_string' (15#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/vhdl/read_from_string.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/new/pattern_rec.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'pattern_rec' (16#1) [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/new/pattern_rec.vhd:53]
WARNING: [Synth 8-3331] design read_from_string_eOg has unconnected port reset
WARNING: [Synth 8-3331] design read_from_string_bkb has unconnected port reset
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[31]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[30]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[29]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[28]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[27]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[26]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[25]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[24]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[23]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[22]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[21]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[20]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[19]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[18]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[17]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[16]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[15]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[14]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[13]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[12]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[11]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[10]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[9]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[8]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[7]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[6]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 520.242 ; gain = 261.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 520.242 ; gain = 261.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 520.242 ; gain = 261.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc:33]
Finished Parsing XDC File [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pattern_rec_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pattern_rec_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 872.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-5544] ROM "fin" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dout_reg was removed.  [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/ascii_rom.vhd:158]
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cur_data_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_screen_reg[0][14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'oled_ctrl'
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'read_from_string'
INFO: [Synth 8-5545] ROM "tmp_14_fu_463_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_490_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_382_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "z_reg_211" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_reg_257" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_reg_257" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_1_reg_629" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_reg_545" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j_reg_223" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j_1_reg_574" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "k_reg_594" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/new/pattern_rec.vhd:197]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pattern_rec'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rfs_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen[0][0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen[0][0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "refresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    send |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
          oledinitialize |                             0010 |                              001
             oledexample |                             0100 |                              010
                  iSTATE |                             1000 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'oled_ctrl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        ap_st_fsm_state1 |                 0000000100000000 |                             0000
        ap_st_fsm_state2 |                 0000000000010000 |                             0001
       ap_st_fsm_state15 |                 0000010000000000 |                             1110
        ap_st_fsm_state3 |                 0000000000100000 |                             0010
        ap_st_fsm_state4 |                 0000000000000001 |                             0011
        ap_st_fsm_state5 |                 0000000000000100 |                             0100
        ap_st_fsm_state6 |                 0000000000001000 |                             0101
       ap_st_fsm_state13 |                 0000000001000000 |                             1100
       ap_st_fsm_state14 |                 0000000000000010 |                             1101
        ap_st_fsm_state7 |                 0010000000000000 |                             0110
        ap_st_fsm_state8 |                 0001000000000000 |                             0111
        ap_st_fsm_state9 |                 0100000000000000 |                             1000
       ap_st_fsm_state10 |                 1000000000000000 |                             1001
       ap_st_fsm_state11 |                 0000001000000000 |                             1010
       ap_st_fsm_state16 |                 0000100000000000 |                             1111
       ap_st_fsm_state12 |                 0000000010000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'read_from_string'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s3 |                             0000 |                             0011
                      s0 |                             0001 |                             0000
                      s1 |                             0010 |                             0001
                      s2 |                             0011 |                             0010
                    done |                             0100 |                             0101
                  iSTATE |                             0101 |                             0111
*
          displaycorrect |                             0110 |                             1000
                   dxfer |                             0111 |                             1001
               displayed |                             1000 |                             1011
             penultimate |                             1001 |                             1100
                   final |                             1010 |                             1101
                    left |                             1011 |                             1110
                   right |                             1100 |                             1111
                  dxfer2 |                             1101 |                             1010
                      s4 |                             1110 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pattern_rec'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 37    
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 199   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---RAMs : 
	              672 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  32 Input     11 Bit        Muxes := 1     
	 337 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  32 Input      8 Bit        Muxes := 65    
	   4 Input      8 Bit        Muxes := 32    
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 4     
	  15 Input      6 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	  32 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 261   
	  28 Input      1 Bit        Muxes := 10    
	  32 Input      1 Bit        Muxes := 76    
	  16 Input      1 Bit        Muxes := 68    
	  15 Input      1 Bit        Muxes := 101   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pattern_rec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 25    
	                8 Bit    Registers := 65    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	  15 Input      6 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 145   
	  16 Input      1 Bit        Muxes := 68    
	  15 Input      1 Bit        Muxes := 101   
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oled_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  32 Input     11 Bit        Muxes := 1     
	  32 Input      8 Bit        Muxes := 65    
	   4 Input      8 Bit        Muxes := 16    
	  32 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  32 Input      2 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 76    
	   2 Input      1 Bit        Muxes := 84    
Module oled_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module read_from_string_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module read_from_string_cud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              672 Bit         RAMs := 1     
Module read_from_string_cud 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
Module read_from_string_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_from_string_dEe 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
Module read_from_string_eOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	 337 Input      9 Bit        Muxes := 1     
Module read_from_string 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 11    
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element char_lib_comp/dout_reg was removed.  [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/sources_1/imports/src-vhdl/ascii_rom.vhd:158]
INFO: [Synth 8-5546] ROM "tmp_10_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_fu_463_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rfs_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen[0][0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_screen[0][0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[31]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[30]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[29]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[28]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[27]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[26]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[25]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[24]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[23]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[22]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[21]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[20]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[19]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[18]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[17]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[16]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[15]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[14]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[13]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[12]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[11]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[10]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[9]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[8]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[7]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[6]
WARNING: [Synth 8-3331] design read_from_string has unconnected port req[5]
INFO: [Synth 8-3971] The signal result_U/read_from_string_cud_ram_u/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'rfs/tmp_5_reg_579_reg[0]' (FDRE) to 'rfs/pointer_addr_reg_584_reg[0]'
INFO: [Synth 8-3886] merging instance 'rfs/tmp_5_reg_579_reg[1]' (FDRE) to 'rfs/pointer_addr_reg_584_reg[1]'
INFO: [Synth 8-3886] merging instance 'rfs/tmp_5_reg_579_reg[2]' (FDRE) to 'rfs/pointer_addr_reg_584_reg[2]'
INFO: [Synth 8-3886] merging instance 'rfs/tmp_5_reg_579_reg[3]' (FDRE) to 'rfs/pointer_addr_reg_584_reg[3]'
INFO: [Synth 8-3886] merging instance 'rfs/tmp_5_reg_579_reg[4]' (FDRE) to 'rfs/pointer_addr_reg_584_reg[4]'
INFO: [Synth 8-3886] merging instance 'rfs/pattern_U/read_from_string_eOg_rom_U/q0_reg[6]' (FDE) to 'rfs/pattern_U/read_from_string_eOg_rom_U/q0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfs/\pattern_U/read_from_string_eOg_rom_U/q0_reg[7] )
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[0]' (FDE) to 'oled/Example/temp_delay_ms_reg[2]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[1]' (FDE) to 'oled/Example/temp_delay_ms_reg[3]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[2]' (FDE) to 'oled/Example/temp_delay_ms_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled/\Example/temp_delay_ms_reg[3] )
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[4]' (FDE) to 'oled/Example/temp_delay_ms_reg[5]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[5]' (FDE) to 'oled/Example/temp_delay_ms_reg[6]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[6]' (FDE) to 'oled/Example/temp_delay_ms_reg[7]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[7]' (FDE) to 'oled/Example/temp_delay_ms_reg[8]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[8]' (FDE) to 'oled/Example/temp_delay_ms_reg[9]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[9]' (FDE) to 'oled/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'oled/Example/temp_delay_ms_reg[10]' (FDE) to 'oled/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled/\Example/temp_delay_ms_reg[11] )
INFO: [Synth 8-3886] merging instance 'oled/Example/after_char_state_reg[3]' (FDE) to 'oled/Example/after_char_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled/\Example/after_update_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'oled/Example/after_update_state_reg[4]' (FDE) to 'oled/Example/after_update_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled/\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled/\Example/after_char_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled/\Example/after_update_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled/\Initialize/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled/\Example/after_page_state_reg[4] )
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][0][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][1][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][2][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][3][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][4][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][5][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][6][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][7][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][8][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][9][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][10][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[1][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[1][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[0][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[0][11][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[3][12][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[3][12][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/data_screen_reg[2][12][7]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/current_screen_reg[2][12][7]) is unused and will be removed from module oled_ctrl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------------------+---------------+----------------+
|Module Name              | RTL Object             | Depth x Width | Implemented As | 
+-------------------------+------------------------+---------------+----------------+
|oled_init                | after_state            | 32x1          | LUT            | 
|oled_init                | after_state            | 32x5          | LUT            | 
|oled_init                | temp_sdata             | 32x1          | LUT            | 
|oled_init                | temp_sdata             | 32x8          | LUT            | 
|ascii_rom                | dout_reg               | 1024x8        | Block RAM      | 
|oled_ex                  | after_state            | 32x1          | LUT            | 
|oled_ex                  | temp_addr              | 32x1          | LUT            | 
|read_from_string_bkb_rom | p_0_out                | 128x6         | LUT            | 
|oled_ex                  | char_lib_comp/dout_reg | 1024x8        | Block RAM      | 
|oled_ex                  | after_state            | 32x1          | LUT            | 
|oled_ex                  | temp_addr              | 32x1          | LUT            | 
|oled_ctrl                | Initialize/temp_sdata  | 32x8          | LUT            | 
|oled_ctrl                | Initialize/after_state | 32x1          | LUT            | 
|oled_ctrl                | Initialize/temp_sdata  | 32x1          | LUT            | 
|read_from_string         | p_0_out                | 128x6         | LUT            | 
+-------------------------+------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|read_from_string_cud_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                   | Inference      | Size (Depth x Width) | Primitives      | 
+------------+----------------------------------------------+----------------+----------------------+-----------------+
|rfs         | pointer_U/read_from_string_dEe_ram_u/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
+------------+----------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance oled/i_1/Example/char_lib_comp/dout_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rfs/i_1/result_U/read_from_string_cud_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rfs/i_1/result_U/read_from_string_cud_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 872.352 ; gain = 613.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:37 . Memory (MB): peak = 979.691 ; gain = 721.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|read_from_string_cud_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                   | Inference      | Size (Depth x Width) | Primitives      | 
+------------+----------------------------------------------+----------------+----------------------+-----------------+
|rfs         | pointer_U/read_from_string_dEe_ram_u/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
+------------+----------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance oled/Example/char_lib_comp/dout_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rfs/result_U/read_from_string_cud_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rfs/result_U/read_from_string_cud_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   239|
|3     |LUT1     |    70|
|4     |LUT2     |   600|
|5     |LUT3     |   428|
|6     |LUT4     |   213|
|7     |LUT5     |   471|
|8     |LUT6     |  1252|
|9     |MUXF7    |   164|
|10    |MUXF8    |    77|
|11    |RAM16X1S |    64|
|12    |RAMB18E1 |     1|
|13    |RAMB36E1 |     1|
|14    |FDRE     |  2543|
|15    |FDSE     |   183|
|16    |IBUF     |     5|
|17    |OBUF     |     6|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------+------+
|      |Instance                         |Module                   |Cells |
+------+---------------------------------+-------------------------+------+
|1     |top                              |                         |  6318|
|2     |  oled                           |oled_ctrl                |  1899|
|3     |    Example                      |oled_ex                  |  1729|
|4     |      char_lib_comp              |ascii_rom                |     5|
|5     |      delay_comp                 |delay_0                  |    71|
|6     |      spi_comp                   |spi_ctrl_1               |    49|
|7     |    Initialize                   |oled_init                |   162|
|8     |      delay_comp                 |delay                    |    58|
|9     |      spi_comp                   |spi_ctrl                 |    50|
|10    |  rfs                            |read_from_string         |  1058|
|11    |    input_r_U                    |read_from_string_bkb     |    26|
|12    |      read_from_string_bkb_rom_U |read_from_string_bkb_rom |    26|
|13    |    pattern_U                    |read_from_string_eOg     |    43|
|14    |      read_from_string_eOg_rom_U |read_from_string_eOg_rom |    43|
|15    |    pointer_U                    |read_from_string_dEe     |   321|
|16    |      read_from_string_dEe_ram_u |read_from_string_dEe_ram |   271|
|17    |    result_U                     |read_from_string_cud     |   264|
|18    |      read_from_string_cud_ram_u |read_from_string_cud_ram |   181|
+------+---------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 1057.074 ; gain = 446.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1057.074 ; gain = 798.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 1057.074 ; gain = 811.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/synth_1/pattern_rec.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pattern_rec_utilization_synth.rpt -pb pattern_rec_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1057.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 15:35:03 2019...
