<html>
<head>
<meta charset="UTF-8">
<title>*vl-2-bit-dynamic-bitselect*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-2-BIT-DYNAMIC-BITSELECT_A2">Click for *vl-2-bit-dynamic-bitselect* in the Full Manual</a></h3>

<p>Primitive dynamic bit-selection module.</p><p><span class="v">VL_2_BIT_DYNAMIC_BITSELECT(out, in, idx)</span> conservatively 
approximates <span class="v">out = in[idx]</span> and is used to implement bit-selects where the 
index is not fixed.  Its Verilog definition is as follows:</p> 
 
<pre class="code">module VL_2_BIT_DYNAMIC_BITSELECT (out, in, idx) ;

   output out;
   input [1:0] in;
   input idx;

   wire idx_bar;
   wire idx_x;
   wire a;
   wire b;
   wire main;

   // Choose in[0] or in[1] based on idx

   not (idx_bar, idx);
   and (a, idx, in[1]) ;
   and (b, idx_bar, in[0]) ;
   or  (main, a, b) ;

   // Make sure we emit X if idx is X/Z

   xor (idx_x, idx, idx);
   xor (out, idx_x, main);

endmodule</pre> 
 
<p>The only place we this inexactly approximates the real Verilog semantics is 
when <span class="v">in</span> contains Z's.  In Verilog, such a Z can be selected and returned, 
but in our module X is returned instead.  Actually this seems good -- our 
behavior probably more closely corresponds to what real hardware would do for a 
dynamic bit-select, anyway.</p> 
 
<p>The XOR gates at the end are needed to obtain this X behavior.  Without 
them, in cases where <span class="v">in[1] === in[0]</span>, we might return 0 or 1 even when idx 
is <span class="v">X</span>.  This wouldn't be okay: the Verilog specification mandates that if 
any bit of <span class="v">idx</span> is <span class="v">X</span>, then <span class="v">X</span> is returned from the bit 
select.</p><p><b>Definition: </b>*vl-2-bit-dynamic-bitselect*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-2-bit-dynamic-bitselect*
 (<a href="ACL2____B_A2.html">b*</a>
   ((name (<a href="ACL2____HONS-COPY.html">hons-copy</a> "VL_2_BIT_DYNAMIC_BITSELECT"))
    ((<a href="ACL2____MV.html">mv</a> out-expr
         out-port out-portdecl out-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
    ((<a href="ACL2____MV.html">mv</a> in-expr in-port in-portdecl in-vardecl)
     (<a href="VL2014____VL-OCCFORM-MKPORT.html">vl-occform-mkport</a> "in" :vl-input 2))
    ((<a href="ACL2____MV.html">mv</a> idx-expr
         idx-port idx-portdecl idx-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "idx" :vl-input))
    ((<a href="ACL2____MV.html">mv</a> ~idx-expr ~idx-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "idx_bar"))
    ((<a href="ACL2____MV.html">mv</a> idx_x-expr idx_x-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "idx_x"))
    ((<a href="ACL2____MV.html">mv</a> a-expr a-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "a"))
    ((<a href="ACL2____MV.html">mv</a> b-expr b-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "b"))
    ((<a href="ACL2____MV.html">mv</a> main-expr main-vardecl)
     (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "main"))
    (in[0]-expr (<a href="VL2014____VL-MAKE-BITSELECT.html">vl-make-bitselect</a> in-expr 0))
    (in[1]-expr (<a href="VL2014____VL-MAKE-BITSELECT.html">vl-make-bitselect</a> in-expr 1))
    (~idx-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-not*
                               "mk_idx_bar" ~idx-expr idx-expr))
    (a-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-and*
                            "mk_a" a-expr idx-expr in[1]-expr))
    (b-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-and*
                            "mk_b" b-expr ~idx-expr in[0]-expr))
    (main-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-or*
                               "mk_main" main-expr a-expr b-expr))
    (idx_x-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor* "mk_idx_x"
                                idx_x-expr idx-expr idx-expr))
    (out-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor* "mk_out"
                              out-expr idx_x-expr main-expr)))
   (<a href="ACL2____HONS-COPY.html">hons-copy</a>
        (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
             :name name
             :origname name
             :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port in-port idx-port)
             :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl in-portdecl idx-portdecl)
             :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl in-vardecl
                             idx-vardecl ~idx-vardecl a-vardecl
                             b-vardecl main-vardecl idx_x-vardecl)
             :modinsts (<a href="COMMON-LISP____LIST.html">list</a> ~idx-inst a-inst
                             b-inst main-inst idx_x-inst out-inst)
             :minloc *vl-fakeloc*
             :maxloc *vl-fakeloc*))))</pre> 
 

</body>
</html>
