INFO: [VRFC 10-163] Analyzing VHDL file "C:/asdi/Esami/Esame_Bruno/Esame_Bruno.srcs/sources_1/new/CU_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/asdi/Esami/Esame_Bruno/Esame_Bruno.srcs/sources_1/new/nodo_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nodo_B'
WARNING: [VRFC 10-3093] actual for formal port 'input' is neither a static name nor a globally static expression [C:/asdi/Esami/Esame_Bruno/Esame_Bruno.srcs/sources_1/new/nodo_B.vhd:85]
