Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 07 23:08:23 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 45 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.952        0.000                      0                   53        0.141        0.000                      0                   53        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.952        0.000                      0                   53        0.238        0.000                      0                   53       19.500        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.956        0.000                      0                   53        0.238        0.000                      0                   53       19.500        0.000                       0                    47  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.952        0.000                      0                   53        0.141        0.000                      0                   53  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.952        0.000                      0                   53        0.141        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             36.094ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.842ns (25.835%)  route 2.417ns (74.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.566 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.814     2.426    counter[15]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    38.566    clk_5MHz
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.576    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    38.520    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 36.094    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.923ns (51.936%)  route 1.780ns (48.064%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.251 r  counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.251    counter_reg[12]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.470 r  counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           1.103     2.574    data1[13]
    SLICE_X4Y139         LUT2 (Prop_lut2_I0_O)        0.295     2.869 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.869    counter[13]
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.031    39.057    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.294ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.832ns (50.949%)  route 1.764ns (49.051%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.373 r  counter_reg[12]_i_3/O[2]
                         net (fo=1, routed)           1.088     2.461    data1[11]
    SLICE_X5Y140         LUT3 (Prop_lut3_I2_O)        0.301     2.762 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.762    counter[11]
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)        0.029    39.055    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 36.294    

Slack (MET) :             36.415ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.832ns (52.034%)  route 1.689ns (47.966%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  counter_reg[5]_i_1/O[1]
                         net (fo=1, routed)           1.013     2.353    data1[6]
    SLICE_X4Y139         LUT3 (Prop_lut3_I2_O)        0.334     2.687 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    counter[6]
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.075    39.101    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 36.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.325    counter_reg_n_0_[3]
    SLICE_X2Y138         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    data1[4]
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.434    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.320    tone_reg_n_0_[7]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    tone_reg[4]_i_1_n_4
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.319    tone_reg_n_0_[11]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    tone_reg[8]_i_1_n_4
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    tone_reg_n_0_[3]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    tone_reg[0]_i_1_n_4
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.465    tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.527%)  route 0.131ns (30.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X4Y138         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.297    counter_reg_n_0_[0]
    SLICE_X2Y138         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.139 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.139    data1[1]
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.395    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.323    tone_reg_n_0_[4]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  tone_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_7
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[12]
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[12]_i_1_n_7
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[8]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_7
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.319    tone_reg_n_0_[6]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  tone_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_5
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.318    tone_reg_n_0_[10]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  tone_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_5
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y140     AUD_PWM_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y138     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y140     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y140     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y139     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y139     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y141     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y141     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y140     AUD_PWM_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y140     counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y140     tone_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y140     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y140     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y140     counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     tone_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     tone_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.522    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.522    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.522    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.522    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.097ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.842ns (25.835%)  route 2.417ns (74.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.566 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.814     2.426    counter[15]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    38.566    clk_5MHz
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.576    39.142    
                         clock uncertainty           -0.094    39.047    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    38.523    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 36.097    

Slack (MET) :             36.192ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.923ns (51.936%)  route 1.780ns (48.064%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.251 r  counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.251    counter_reg[12]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.470 r  counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           1.103     2.574    data1[13]
    SLICE_X4Y139         LUT2 (Prop_lut2_I0_O)        0.295     2.869 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.869    counter[13]
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.094    39.029    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.031    39.060    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         39.060    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 36.192    

Slack (MET) :             36.231ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.094    39.048    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.524    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.231    

Slack (MET) :             36.231ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.094    39.048    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.524    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.231    

Slack (MET) :             36.297ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.832ns (50.949%)  route 1.764ns (49.051%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.373 r  counter_reg[12]_i_3/O[2]
                         net (fo=1, routed)           1.088     2.461    data1[11]
    SLICE_X5Y140         LUT3 (Prop_lut3_I2_O)        0.301     2.762 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.762    counter[11]
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.094    39.029    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)        0.029    39.058    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 36.297    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.832ns (52.034%)  route 1.689ns (47.966%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  counter_reg[5]_i_1/O[1]
                         net (fo=1, routed)           1.013     2.353    data1[6]
    SLICE_X4Y139         LUT3 (Prop_lut3_I2_O)        0.334     2.687 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    counter[6]
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.094    39.029    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.075    39.104    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 36.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.325    counter_reg_n_0_[3]
    SLICE_X2Y138         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    data1[4]
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.434    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.320    tone_reg_n_0_[7]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    tone_reg[4]_i_1_n_4
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.319    tone_reg_n_0_[11]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    tone_reg[8]_i_1_n_4
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    tone_reg_n_0_[3]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    tone_reg[0]_i_1_n_4
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.465    tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.527%)  route 0.131ns (30.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X4Y138         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.297    counter_reg_n_0_[0]
    SLICE_X2Y138         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.139 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.139    data1[1]
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.395    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.323    tone_reg_n_0_[4]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  tone_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_7
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[12]
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[12]_i_1_n_7
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[8]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_7
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.319    tone_reg_n_0_[6]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  tone_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_5
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    tone_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tone_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.318    tone_reg_n_0_[10]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  tone_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_5
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.463    tone_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y140     AUD_PWM_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y138     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y140     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y140     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y139     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y139     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y141     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y141     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y140     AUD_PWM_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y140     counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y140     tone_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y138     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y140     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y140     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y139     counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y140     counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     tone_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     tone_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             36.094ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.842ns (25.835%)  route 2.417ns (74.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.566 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.814     2.426    counter[15]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    38.566    clk_5MHz
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.576    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    38.520    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 36.094    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.923ns (51.936%)  route 1.780ns (48.064%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.251 r  counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.251    counter_reg[12]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.470 r  counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           1.103     2.574    data1[13]
    SLICE_X4Y139         LUT2 (Prop_lut2_I0_O)        0.295     2.869 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.869    counter[13]
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.031    39.057    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.294ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.832ns (50.949%)  route 1.764ns (49.051%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.373 r  counter_reg[12]_i_3/O[2]
                         net (fo=1, routed)           1.088     2.461    data1[11]
    SLICE_X5Y140         LUT3 (Prop_lut3_I2_O)        0.301     2.762 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.762    counter[11]
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)        0.029    39.055    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 36.294    

Slack (MET) :             36.415ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.832ns (52.034%)  route 1.689ns (47.966%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  counter_reg[5]_i_1/O[1]
                         net (fo=1, routed)           1.013     2.353    data1[6]
    SLICE_X4Y139         LUT3 (Prop_lut3_I2_O)        0.334     2.687 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    counter[6]
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.075    39.101    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 36.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.325    counter_reg_n_0_[3]
    SLICE_X2Y138         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    data1[4]
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.337    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.320    tone_reg_n_0_[7]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    tone_reg[4]_i_1_n_4
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.319    tone_reg_n_0_[11]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    tone_reg[8]_i_1_n_4
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    tone_reg_n_0_[3]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    tone_reg[0]_i_1_n_4
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.098    -0.473    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.368    tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.527%)  route 0.131ns (30.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X4Y138         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.297    counter_reg_n_0_[0]
    SLICE_X2Y138         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.139 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.139    data1[1]
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.098    -0.432    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.298    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.323    tone_reg_n_0_[4]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  tone_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_7
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[12]
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[12]_i_1_n_7
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[8]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_7
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.319    tone_reg_n_0_[6]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  tone_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_5
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.318    tone_reg_n_0_[10]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  tone_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_5
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[10]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.842ns (24.764%)  route 2.558ns (75.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.955     2.567    counter[15]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.586    38.565    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    39.141    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.519    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             36.094ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.842ns (25.835%)  route 2.417ns (74.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.566 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.814     2.426    counter[15]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    38.566    clk_5MHz
    SLICE_X2Y139         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.576    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    38.520    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 36.094    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.923ns (51.936%)  route 1.780ns (48.064%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.251 r  counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.251    counter_reg[12]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.470 r  counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           1.103     2.574    data1[13]
    SLICE_X4Y139         LUT2 (Prop_lut2_I0_O)        0.295     2.869 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.869    counter[13]
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.031    39.057    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.842ns (26.930%)  route 2.285ns (73.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.707    -0.833    clk_5MHz
    SLICE_X1Y140         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.960     0.546    counter_reg_n_0_[9]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.299     0.845 f  counter[15]_i_3/O
                         net (fo=1, routed)           0.643     1.488    counter[15]_i_3_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.612 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.681     2.293    counter[15]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    38.567    clk_5MHz
    SLICE_X2Y141         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.098    39.045    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524    38.521    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.294ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.832ns (50.949%)  route 1.764ns (49.051%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.134 r  counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    counter_reg[5]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.373 r  counter_reg[12]_i_3/O[2]
                         net (fo=1, routed)           1.088     2.461    data1[11]
    SLICE_X5Y140         LUT3 (Prop_lut3_I2_O)        0.301     2.762 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.762    counter[11]
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X5Y140         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)        0.029    39.055    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 36.294    

Slack (MET) :             36.415ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.832ns (52.034%)  route 1.689ns (47.966%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.706    -0.834    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.676     0.360    counter_reg_n_0_[2]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.124     0.484 r  counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.484    counter[4]_i_4_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    counter_reg[4]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  counter_reg[5]_i_1/O[1]
                         net (fo=1, routed)           1.013     2.353    data1[6]
    SLICE_X4Y139         LUT3 (Prop_lut3_I2_O)        0.334     2.687 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    counter[6]
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.585    38.564    clk_5MHz
    SLICE_X4Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.560    39.124    
                         clock uncertainty           -0.098    39.026    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.075    39.101    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 36.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.325    counter_reg_n_0_[3]
    SLICE_X2Y138         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    data1[4]
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.337    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.320    tone_reg_n_0_[7]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    tone_reg[4]_i_1_n_4
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.319    tone_reg_n_0_[11]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    tone_reg[8]_i_1_n_4
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[11]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    tone_reg_n_0_[3]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    tone_reg[0]_i_1_n_4
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X3Y136         FDRE                                         r  tone_reg[3]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.098    -0.473    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.368    tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.527%)  route 0.131ns (30.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X4Y138         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.297    counter_reg_n_0_[0]
    SLICE_X2Y138         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.139 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.139    data1[1]
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X2Y138         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.098    -0.432    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134    -0.298    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.323    tone_reg_n_0_[4]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  tone_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_7
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[12]
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[12]_i_1_n_7
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y139         FDRE                                         r  tone_reg[12]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.322    tone_reg_n_0_[8]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  tone_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_7
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  tone_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.319    tone_reg_n_0_[6]
    SLICE_X3Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  tone_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    tone_reg[4]_i_1_n_5
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X3Y137         FDRE                                         r  tone_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.105    -0.367    tone_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tone_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tone_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  tone_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.318    tone_reg_n_0_[10]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  tone_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    tone_reg[8]_i_1_n_5
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X3Y138         FDRE                                         r  tone_reg[10]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105    -0.366    tone_reg[10]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    





