2024.2:
 * Version 6.3 (Rev. 21)
 * General: Fixed Linter Issues
 * General: Fixed the issue in error status register
 * Revision change in one or more subcores

2024.1.2:
 * Version 6.3 (Rev. 20)
 * No changes

2024.1.1:
 * Version 6.3 (Rev. 20)
 * Revision change in one or more subcores

2024.1:
 * Version 6.3 (Rev. 19)
 * General: IP packaging adjustments to address warnings from IP Packager integrity check
 * Revision change in one or more subcores

2023.2.2:
 * Version 6.3 (Rev. 18)
 * No changes

2023.2.1:
 * Version 6.3 (Rev. 18)
 * Revision change in one or more subcores

2023.2:
 * Version 6.3 (Rev. 17)
 * General: Rebrand to AMD copyright information
 * Revision change in one or more subcores

2023.1.2:
 * Version 6.3 (Rev. 16)
 * No changes

2023.1.1:
 * Version 6.3 (Rev. 16)
 * No changes

2023.1:
 * Version 6.3 (Rev. 16)
 * General: Updated example design to support versalnet devices
 * Revision change in one or more subcores

2022.2.2:
 * Version 6.3 (Rev. 15)
 * No changes

2022.2.1:
 * Version 6.3 (Rev. 15)
 * No changes

2022.2:
 * Version 6.3 (Rev. 15)
 * Revision change in one or more subcores

2022.1.2:
 * Version 6.3 (Rev. 14)
 * No changes

2022.1.1:
 * Version 6.3 (Rev. 14)
 * No changes

2022.1:
 * Version 6.3 (Rev. 14)
 * General: XDC command updated for Spartan7
 * Revision change in one or more subcores

2021.2.2:
 * Version 6.3 (Rev. 13)
 * No changes

2021.2.1:
 * Version 6.3 (Rev. 13)
 * No changes

2021.2:
 * Version 6.3 (Rev. 13)
 * General: Updated IPI GUI to allow for selection of asynchronous mode when asynchronous clocks have same frequencies.
 * Revision change in one or more subcores

2021.1.1:
 * Version 6.3 (Rev. 12)
 * No changes

2021.1:
 * Version 6.3 (Rev. 12)
 * Revision change in one or more subcores

2020.3:
 * Version 6.3 (Rev. 11)
 * Revision change in one or more subcores

2020.2.2:
 * Version 6.3 (Rev. 10)
 * No changes

2020.2.1:
 * Version 6.3 (Rev. 10)
 * No changes

2020.2:
 * Version 6.3 (Rev. 10)
 * General: No functional change.
 * Revision change in one or more subcores

2020.1.1:
 * Version 6.3 (Rev. 9)
 * No changes

2020.1:
 * Version 6.3 (Rev. 9)
 * General: Implemented new XDC waiver mechanism to mask user visibility of acceptable warnings
 * General: Removed redundant comments from the rtl files
 * Revision change in one or more subcores

2019.2.2:
 * Version 6.3 (Rev. 8)
 * No changes

2019.2.1:
 * Version 6.3 (Rev. 8)
 * No changes

2019.2:
 * Version 6.3 (Rev. 8)
 * Revision change in one or more subcores

2019.1.3:
 * Version 6.3 (Rev. 7)
 * No changes

2019.1.2:
 * Version 6.3 (Rev. 7)
 * No changes

2019.1.1:
 * Version 6.3 (Rev. 7)
 * No changes

2019.1:
 * Version 6.3 (Rev. 7)
 * General: Implemented new XDC waiver mechanism to mask user visibility of acceptable warnings
 * General: Added Versal support
 * Revision change in one or more subcores

2018.3.1:
 * Version 6.3 (Rev. 6)
 * No changes

2018.3:
 * Version 6.3 (Rev. 6)
 * General: Change done to enable device support. No functional change.
 * Revision change in one or more subcores

2018.2:
 * Version 6.3 (Rev. 5)
 * Revision change in one or more subcores

2018.1:
 * Version 6.3 (Rev. 4)
 * General: Example design updated.
 * Revision change in one or more subcores

2017.4:
 * Version 6.3 (Rev. 3)
 * Revision change in one or more subcores

2017.3:
 * Version 6.3 (Rev. 2)
 * Feature Enhancement: Vertical Flip feature added for Write Path
 * Other: AXI4Lite clock domain separated from others clock domains
 * Other: Example design updated to use xpm memory
 * Revision change in one or more subcores

2017.2:
 * Version 6.3 (Rev. 1)
 * General: XDC update. No functional changes
 * Revision change in one or more subcores

2017.1:
 * Version 6.3
 * General: Enhanced support for IP Integrator
 * General: Updated some of the hidden parameter names. The names have been made more meaningful.
 * General: Updated example design subcore version. No Functional changes
 * Revision change in one or more subcores

2016.4:
 * Version 6.2 (Rev. 10)
 * Revision change in one or more subcores

2016.3:
 * Version 6.2 (Rev. 9)
 * General: Source HDL files are concatenated into a single file to speed up synthesis and simulation. No changes required by the user
 * General: Name and location of verilog include file changed
 * Revision change in one or more subcores

2016.2:
 * Version 6.2 (Rev. 8)
 * Enhanced support for IP Integrator, no functional changes
 * Revision change in one or more subcores

2016.1:
 * Version 6.2 (Rev. 7)
 * Updated example design subcore version.No functional changes
 * Adopted inference based memory in place of memory generator for IP. No Impact on customer designs.
 * Revision change in one or more subcores

2015.4.2:
 * Version 6.2 (Rev. 6)
 * No changes

2015.4.1:
 * Version 6.2 (Rev. 6)
 * No changes

2015.4:
 * Version 6.2 (Rev. 6)
 * Revision change in one or more subcores

2015.3:
 * Version 6.2 (Rev. 5)
 * Helper core version update (fifo_generator_v13_0)
 * IP core XDC updated as per helper core fifo XDC update
 * Example Design Updated to fix CDC warning and async FIFO clocking recommendation
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances
 * Revision change in one or more subcores

2015.2.1:
 * Version 6.2 (Rev. 4)
 * No changes

2015.2:
 * Version 6.2 (Rev. 4)
 * Change done to enable device support. No functional change.

2015.1:
 * Version 6.2 (Rev. 3)
 * Support for upto 64 bit address
 * Supported devices and production status are now determined automatically, to simplify support for future devices

2014.4.1:
 * Version 6.2 (Rev. 2)
 * No changes

2014.4:
 * Version 6.2 (Rev. 2)
 * No changes

2014.3:
 * Version 6.2 (Rev. 2)
 * Scatter gather helper files packaged as part of IP.
 * Updated the RTL to use new sub-cores in place of proc_common.
 * No functional changes.

2014.2:
 * Version 6.2 (Rev. 1)
 * Example design XDC update for timing DRC

2014.1:
 * Version 6.2
 * Virtex UltraScale Pre-Production support
 * Enabled frame counter and delay counter function by default (by setting C_ENABLE_DEBUG_INFO_6, C_ENABLE_DEBUG_INFO_7, C_ENABLE_DEBUG_INFO_14 and C_ENABLE_DEBUG_INFO_15 to 1)
 * Helper core version update (fifo_generator_v12_0)
 * Repackaged to improve internal automation, no functional changes
 * Example design update to use blk_mem_gen_v8_2, axi_bram_ctrl_v4_0, axi_traffic_gen_v2_0
 * Internal device family name change, no functional changes

2013.4:
 * Version 6.1 (Rev. 1)
 * Kintex UltraScale Pre-Production support
 * Helper core (fifo generator) instantiation update to fix VCS simulator issue, no functional changes
 * Updated core constraints to accommodate helper core (fifo_generator_v11_0) hierarchy updates
 * Downgraded frequency related critical warning to warning in IP Integrator
 * Improved GUI speed and responsiveness, no functional changes
 * Example design and example design constraints update to address inter-clock violations
 * Example design now uses clk_wiz_v5_1 to generate clocks
 * Example design update to use blk_mem_gen_v8_1

2013.3:
 * Version 6.1
 * Changed Frame delay default value to 1 in Stride_FrameDly register for genlock slave.
 * Changed Repeat Enable default value to 0 in DMACR register.
 * Provided current frame as output on frm_ptr_out in genlock slave mode.
 * Added new register S2MM_DMA_IRQ_MASK at 0x3C to mask interrupt due to frame or line errors for S2MM channel.
 * Added example design and demonstration testbench
 * Reduced warnings in synthesis and simulation
 * Enhanced support for IP Integrator
 * Added support for Cadence IES and Synopsys VCS simulators
 * Updated synchronizers for clock domain crossing to reduce Mean Time Between Failures (MTBF) from metastability

2013.2:
 * Version 6.0 (Rev. 1)
 * Fixed issue recorded in AR55183 (Netlist sim errors for defense grade and low-power grade devices).
 * Constraints processing order changed.
 * Minor fixes related to IPI block diagram, inter-clock false paths etc.

2013.1:
 * Version 6.0
 * Native Vivado release
 * There have been no functional or interface changes to this IP.  The version number has changed to support unique versioning in Vivado starting with 2013.1.

(c) Copyright 2011 - 2024 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
