********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Oct  2 2024
DATE   : 2024-10-02.14:57:36
COMMAND: -synth -top test -I../../../../ -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/test/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FCLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:185:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:299:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:277:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:318:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:336:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358:1: Compile module "work@I_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:433:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:401:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:417:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:448:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:464:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:511:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:527:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:575:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591:1: Compile module "work@MIPI_RX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627:1: Compile module "work@MIPI_TX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790:1: Compile module "work@O_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:850:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:902:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1027:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:297:1: Compile module "work@fifo226".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:60:1: Compile module "work@fltr_compute_f1".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:90:1: Compile module "work@fltr_compute_f2".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:129:1: Compile module "work@fltr_compute_f3".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:160:1: Compile module "work@fltr_compute_h1".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:192:1: Compile module "work@fltr_compute_h2".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:230:1: Compile module "work@fltr_compute_h3".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:265:1: Compile module "work@fltr_compute_h4".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:1:1: Compile module "work@test".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[WRN:CP0310] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:1:66: Port "vidin_out_f2" definition missing its direction (input, output, inout),
there are 5 more instances of this message.
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/rtl/test.v:1:1: Top level module "work@test".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 9.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
