Error: Command 'define_design_lib' is disabled. (CMD-080)
Information: script '/filespace/d/deepas/.synopsys_dc.setup'
        stopped at line 120 due to error. (CMD-081)
Extended error info:

    while executing
"define_design_lib WORK -path {./work}"
    (file "/filespace/d/deepas/.synopsys_dc.setup" line 120)
 -- End Extended Error Info
Error: Command 'define_design_lib' is disabled. (CMD-080)
Information: script '/filespace/d/deepas/ece755/project/ms4_redClockPeriod/apr_scripts_4/.synopsys_dc.setup'
        stopped at line 120 due to error. (CMD-081)
Extended error info:

    while executing
"define_design_lib WORK -path {./work}"
    (file "/filespace/d/deepas/ece755/project/ms4_redClockPeriod/apr_scripts_4/.synopsys_dc.setup" line 120)
 -- End Extended Error Info
###########################################################################
## Initial setup
###########################################################################
set top    top 
top
set module top 
top
set newlib top
top
## Create a container Milkyway library
create_mw_lib -technology /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_10lm7X2ZRDL.tf -bus_naming_style {[%d]} -mw_reference_library /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp ${newlib}
Start to load technology file /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_10lm7X2ZRDL.tf.
Warning: Layer 'AP' is missing the attribute 'minArea'. (line 838) (TFCHK-012)
Warning: Cut layer 'VIA1' has a non-cross primary default ContactCode 'VIA12'. (line 1345) (TFCHK-092)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2088) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2096) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2104) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2112) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2120) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2128) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 2136) (TFCHK-012)
Warning: Layer 'M1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'M8' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.305 or 0.365. (TFCHK-049)
Warning: Layer 'M10' has a pitch 0.8 that does not match the recommended wire-to-via pitch 2.6. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M5' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M6' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M7' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M8' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M9' has a pitch 0.8 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'M10' has a pitch 0.8 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'AP' has a pitch 5 that does not match the doubled pitch 1.6 or tripled pitch 2.4. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/HVH_0d5_0/tsmcn45_10lm7X2ZRDL.tf has been loaded successfully.
## Provide the backend collaterals - metal stack for RC extraction
set_tlu_plus_files -max_tluplus /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p10m+alrdl_typical_top2.tluplus -tech2itf_map /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/star.map_10M
1
## Open the Milkyway library
open_mw_lib ${newlib}
{top}
###########################################################################
## Read design collaterals
###########################################################################
## Read the synthesized netlist
import_designs -format verilog -top ${top} -cel ${top} ${module}.vg
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db'
Warning: Unit conflict found: Milkyway technology file resistance unit is Ohm; main library resistance unit is kOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db'

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'top.CEL' now...
Total number of cell instances: 17482
Total number of nets: 22144
Total number of ports: 378 (include 0 PG ports)
Total number of hierarchical cell instances: 1

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
## Read the design constraints
read_sdc ${module}.sdc
Loading db file '/cae/apps/data/synopsys-2021/icc/S-2021.06/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2021/icc/S-2021.06/libraries/syn/standard.sldb'
Information: linking reference library : /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp. (PSYN-878)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  top                         top.CEL
  tcbn45gsbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: Constraint 'set_wire_load_model' is not supported by icc_shell. (SDC-3)


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_wire_load_model' constraint. (SDC-4)
 Info: hierarchy_separator was changed to /
1
set_clock_uncertainty -setup 0.15 [get_clocks clk]
1
set_clock_uncertainty -hold 0.20 [get_clocks clk]
1
write_sdc deepa_modified.sdc
1
###########################################################################
## Logical connection of PWR and GND pins
###########################################################################
derive_pg_connection -power_net VDD -power_pin VDD     -ground_net VSS -ground_pin VSS -create_port top
Information: top power port VDD created
Information: top ground port VSS created
Information: Total 2 ports created
Information: connected 17483 power ports and 17483 ground ports
1
derive_pg_connection -ground_net VSS -ground_pin VSS -create_port top
Information: Total 0 ports created
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net  VDD -power_pin  VDD -create_port top
Information: Total 0 ports created
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net  VDD -power_pin  VDD -tie
reconnected total 0 tie highs and 0 tie lows
1
file mkdir ./reports
file mkdir ./outputs
###########################################################################
## Floorplan
###########################################################################
## Create a floorplan
## 60% utilization to start with for example
create_floorplan     -core_utilization 0.6     -flip_first_row     -start_first_row     -left_io2core 10     -bottom_io2core 10     -right_io2core 10     -top_io2core 10     -row_core_ratio 1
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (8740,8740), dimensions (1260, 1260)
Number of terminals created: 378.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
top               378
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.602
        Number Of Rows = 194
        Core Width = 245.28
        Core Height = 244.44
        Aspect Ratio = 0.997
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
## Create power mesh
## create_rectilinear_rings  -nets  {VDD VSS}  -width {4 4} -space {1 1} -layers {M9 M10}
create_rectangular_rings      -nets {VSS}      -left_offset 0.5      -left_segment_layer M9      -left_segment_width 1.0      -extend_ll      -extend_lh      -right_offset 0.5      -right_segment_layer M9      -right_segment_width 1.0      -extend_rl      -extend_rh      -bottom_offset 0.5      -bottom_segment_layer M10      -bottom_segment_width 1.0      -extend_bl      -extend_bh      -top_offset 0.5      -top_segment_layer M10      -top_segment_width 1.0      -extend_tl      -extend_th
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [3 x 3] Fat Wire Table for M10
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
Using [3 x 3] Fat Wire Table for VIA9
17482 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      312M Data =        0M
1
create_rectangular_rings      -nets {VDD}      -left_offset 1.8      -left_segment_layer M9      -left_segment_width 1.0      -extend_ll      -extend_lh      -right_offset 1.8      -right_segment_layer M9      -right_segment_width 1.0      -extend_rl      -extend_rh      -bottom_offset 1.8      -bottom_segment_layer M10      -bottom_segment_width 1.0      -extend_bl      -extend_bh      -top_offset 1.8      -top_segment_layer M10      -top_segment_width 1.0      -extend_tl      -extend_th

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      312M Data =        0M
1
###########################################################################
## Placement
###########################################################################
## Create rough placement and legalize
create_fp_placement
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  14 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 17482 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 22143
Num     zero wt nets = 0
A net with highest fanout (114) is in_ready
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : top
Version    : S-2021.06
Date       : Mon May  2 16:41:50 2022
*********************************************

Total wirelength: 303478.29
Number of 100x100 tracks cell density regions: 289
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 63.21% (at 173 172 187 186)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:41:51 2022
****************************************
Std cell utilization: 60.25%  (204771/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.25%  (204771/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        204771   sites, (non-fixed:204771 fixed:0)
                      17482    cells, (non-fixed:17482  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       40 
Avg. std cell width:  1.28 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:41:51 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 17482 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:41:52 2022
****************************************

avg cell displacement:    0.362 um ( 0.29 row height)
max cell displacement:    1.287 um ( 1.02 row height)
std deviation:            0.185 um ( 0.15 row height)
number of cell moved:     17482 cells (out of 17482 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
## Placement optimization
place_opt
Information: linking reference library : /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp. (PSYN-878)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  top                         top.CEL
  tcbn45gsbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Setting attribute 'fix_multiple_port_nets' on design 'top'. (UIO-59)

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/techfiles/tluplus/cln45gs_1p10m+alrdl_typical_top2.tluplus

--------- Sanity Check on TLUPlus Files -------------
Info: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files.
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0048 0.0048 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer AP : 1.1e-05 1.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Horizontal Res : 0.003 0.003 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Vertical Res : 0.0035 0.0035 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 671

 Processing Buffer Trees ... 

    [68]  10% ...
    [136]  20% ...
    [204]  30% ...
    [272]  40% ...
    [340]  50% ...
    [408]  60% ...
    [476]  70% ...
    [544]  80% ...
    [612]  90% ...
    [671] 100% Done ...


Information: Automatic high-fanout synthesis deletes 1021 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 889 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M10
    Derived Maximum Upper Layer   : AP
  ------------------------------------------
  Total 2 nets to be assigned.
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.





  Design  WNS: 0.12  TNS: 0.60  Number of Violating Paths: 12

  Nets with DRC Violations: 1
  Total moveable cell area: 36497.0
  Total fixed cell area: 0.0
  Total physical cell area: 36497.0
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   36497.0      0.12       0.6       1.0                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   36497.0      0.12       0.6       1.0                          
  
Fixing max_transition rule(DRC-101)

    0:00:16   36497.0      0.12       0.6       1.0                          
    0:00:16   36501.6      0.12       0.6       0.1                          
  
Fixing max_transition rule(DRC-101)

    0:00:16   36501.6      0.12       0.6       0.1                          
    0:00:16   36502.6      0.12       0.6       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   36502.6      0.12       0.6       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          
    0:00:16   36567.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36567.5
  Total fixed cell area: 0.0
  Total physical cell area: 36567.5
  Core area: (10000 10000 255280 254440)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:18 2022
****************************************
Std cell utilization: 60.99%  (207299/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.99%  (207299/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        207299   sites, (non-fixed:207299 fixed:0)
                      17379    cells, (non-fixed:17379  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       77 
Avg. std cell width:  1.53 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:18 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 17379 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:19 2022
****************************************

avg cell displacement:    0.336 um ( 0.27 row height)
max cell displacement:    1.735 um ( 1.38 row height)
std deviation:            0.182 um ( 0.14 row height)
number of cell moved:     17379 cells (out of 17379 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 15
  Total moveable cell area: 36567.5
  Total fixed cell area: 0.0
  Total physical cell area: 36567.5
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   36567.5      0.00       0.0      11.2                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   36567.5      0.00       0.0      11.2                          
  
Fixing max_transition rule(DRC-101)

    0:00:28   36567.5      0.00       0.0      11.2                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          
    0:00:28   36584.7      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:21 2022
****************************************
Std cell utilization: 61.02%  (207396/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 61.02%  (207396/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        207396   sites, (non-fixed:207396 fixed:0)
                      17379    cells, (non-fixed:17379  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.54 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:21 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 32 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:21 2022
****************************************

avg cell displacement:    0.237 um ( 0.19 row height)
max cell displacement:    1.260 um ( 1.00 row height)
std deviation:            0.163 um ( 0.13 row height)
number of cell moved:        54 cells (out of 17379 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36584.7
  Total fixed cell area: 0.0
  Total physical cell area: 36584.7
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   36584.7      0.00       0.0       0.0                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   36584.7      0.00       0.0       0.0                          
  
Fixing max_transition rule(DRC-101)

    0:00:30   36584.7      0.00       0.0       0.0                          
    0:00:30   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          
    0:00:31   36585.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:24 2022
****************************************
Std cell utilization: 61.02%  (207401/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 61.02%  (207401/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        207401   sites, (non-fixed:207401 fixed:0)
                      17379    cells, (non-fixed:17379  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.54 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:24 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 3 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:24 2022
****************************************

avg cell displacement:    0.211 um ( 0.17 row height)
max cell displacement:    1.260 um ( 1.00 row height)
std deviation:            0.275 um ( 0.22 row height)
number of cell moved:         4 cells (out of 17379 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36585.5
  Total fixed cell area: 0.0
  Total physical cell area: 36585.5
  Core area: (10000 10000 255280 254440)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
place_opt -effort low -area_recovery -power

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0048 0.0048 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer AP : 1.1e-05 1.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Horizontal Res : 0.003 0.003 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Vertical Res : 0.0035 0.0035 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 591

 Processing Buffer Trees ... 

    [60]  10% ...
    [120]  20% ...
    [180]  30% ...
    [240]  40% ...
    [300]  50% ...
    [360]  60% ...
    [420]  70% ...
    [480]  80% ...
    [540]  90% ...
    [591] 100% Done ...


Information: Automatic high-fanout synthesis deletes 761 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 774 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M10
    Derived Maximum Upper Layer   : AP
  ------------------------------------------
  Total 2 nets to be assigned.
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.





  Design  WNS: 0.06  TNS: 0.15  Number of Violating Paths: 6

  Nets with DRC Violations: 7
  Total moveable cell area: 36586.8
  Total fixed cell area: 0.0
  Total physical cell area: 36586.8
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   36586.8      0.06       0.1       3.4                           557611.6875


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   36586.8      0.06       0.1       3.4                           557611.6875
  
Fixing max_transition rule(DRC-101)

    0:00:15   36586.8      0.06       0.1       3.4                           557611.6875
    0:00:15   36586.8      0.06       0.1       3.4                           557611.6875
  
Fixing max_transition rule(DRC-101)

    0:00:15   36586.8      0.06       0.1       3.4                           557611.6875
    0:00:15   36598.1      0.06       0.1       0.0                           557765.4375
    0:00:15   36597.0      0.06       0.1       0.0                           557751.9375


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   36597.0      0.06       0.1       0.0                           557751.9375
    0:00:16   36656.3      0.00       0.0       0.0                           558635.1875


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   36656.3      0.00       0.0       0.0                           558635.1875
    0:00:16   36656.3      0.00       0.0       0.0                           558635.1875
    0:00:17   35941.7      0.00       0.0       0.0                           545960.3125
    0:00:17   35941.7      0.00       0.0       0.0                           545960.3125
    0:00:17   35941.7      0.00       0.0       0.0                           545960.3125


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35941.7
  Total fixed cell area: 0.0
  Total physical cell area: 35941.7
  Core area: (10000 10000 255280 254440)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:57 2022
****************************************
Std cell utilization: 59.95%  (203751/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 59.95%  (203751/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        203751   sites, (non-fixed:203751 fixed:0)
                      16550    cells, (non-fixed:16550  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.49 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:57 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 16550 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:42:57 2022
****************************************

avg cell displacement:    0.376 um ( 0.30 row height)
max cell displacement:    1.328 um ( 1.05 row height)
std deviation:            0.190 um ( 0.15 row height)
number of cell moved:     16549 cells (out of 16550 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 19
  Total moveable cell area: 35941.7
  Total fixed cell area: 0.0
  Total physical cell area: 35941.7
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29   35941.7      0.00       0.0      12.3                           545960.3125


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29   35941.7      0.00       0.0      12.3                           545960.3125
  
Fixing max_transition rule(DRC-101)

    0:00:29   35941.7      0.00       0.0      12.3                           545960.3125
    0:00:29   35947.3      0.00       0.0      11.5                           546069.0625
  
Fixing max_transition rule(DRC-101)

    0:00:29   35947.3      0.00       0.0      11.5                           546069.0625
    0:00:29   35971.3      0.00       0.0       0.0                           546426.5625
    0:00:29   35895.5      0.00       0.0       0.0                           544404.0000
    0:00:29   35807.6      0.00       0.0       0.0                           541565.8750
    0:00:30   35683.1      0.00       0.0       0.0                           537779.8750
    0:00:30   35575.5      0.00       0.0       0.0                           534572.2500
    0:00:30   35528.0      0.00       0.0       0.0                           532995.8125
    0:00:30   35522.0      0.00       0.0       0.0                           532871.5625


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:01 2022
****************************************
Std cell utilization: 59.25%  (201372/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 59.25%  (201372/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        201372   sites, (non-fixed:201372 fixed:0)
                      16579    cells, (non-fixed:16579  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       59 
Avg. std cell width:  1.37 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:01 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 75 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:02 2022
****************************************

avg cell displacement:    0.404 um ( 0.32 row height)
max cell displacement:    0.948 um ( 0.75 row height)
std deviation:            0.242 um ( 0.19 row height)
number of cell moved:        50 cells (out of 16579 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 35522.0
  Total fixed cell area: 0.0
  Total physical cell area: 35522.0
  Core area: (10000 10000 255280 254440)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Design  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 35522.0
  Total fixed cell area: 0.0
  Total physical cell area: 35522.0
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33   35522.0      0.01       0.0       0.1                           532871.5625
    0:00:33   35523.3      0.00       0.0       0.1                           532890.6875


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33   35523.3      0.00       0.0       0.1                           532890.6875
  
Fixing max_transition rule(DRC-101)

    0:00:33   35523.3      0.00       0.0       0.1                           532890.6875
    0:00:33   35524.1      0.00       0.0       0.0                           532918.4375


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33   35524.1      0.00       0.0       0.0                           532918.4375
    0:00:33   35524.1      0.00       0.0       0.0                           532918.4375
    0:00:39   35496.1      0.00       0.0       0.0                           475816.5000
    0:00:39   35496.1      0.00       0.0       0.0                           475816.5000
    0:00:39   35496.1      0.00       0.0       0.0                           475816.5000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39   35496.1      0.00       0.0       0.0                           475816.5000
    0:00:40   35496.1      0.00       0.0       0.0                           475816.5000
    0:00:40   35493.4      0.00       0.0       0.0                           475785.7500
    0:00:40   35493.4      0.00       0.0       0.0                           475785.7500
    0:00:40   35493.4      0.00       0.0       0.0                           475785.7500
    0:00:40   35493.4      0.00       0.0       0.0                           475785.7500
    0:00:40   35493.4      0.00       0.0       0.0                           475785.7500
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:40   35487.8      0.00       0.0       0.0                           475613.9062


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:12 2022
****************************************
Std cell utilization: 59.19%  (201178/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 59.19%  (201178/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        201178   sites, (non-fixed:201178 fixed:0)
                      16552    cells, (non-fixed:16552  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       68 
Avg. std cell width:  1.31 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:12 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 23 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:12 2022
****************************************

avg cell displacement:    0.286 um ( 0.23 row height)
max cell displacement:    0.777 um ( 0.62 row height)
std deviation:            0.221 um ( 0.18 row height)
number of cell moved:        15 cells (out of 16552 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35487.8
  Total fixed cell area: 0.0
  Total physical cell area: 35487.8
  Core area: (10000 10000 255280 254440)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35487.8
  Total fixed cell area: 0.0
  Total physical cell area: 35487.8
  Core area: (10000 10000 255280 254440)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062
  
Fixing max_transition rule(DRC-101)

    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062
  
Fixing max_transition rule(DRC-101)

    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:43   35487.8      0.00       0.0       0.0                           475613.9062
    0:00:43   35488.9      0.00       0.0       0.0                           475658.0625


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   35488.9      0.00       0.0       0.0                           475658.0625
    0:00:43   35488.9      0.00       0.0       0.0                           475658.0625
    0:00:44   35487.8      0.00       0.0       0.0                           475187.1250
    0:00:44   35487.8      0.00       0.0       0.0                           475187.1250
    0:00:44   35487.8      0.00       0.0       0.0                           475187.1250


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:15 2022
****************************************
Std cell utilization: 59.19%  (201178/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 59.19%  (201178/(339888-0))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        201178   sites, (non-fixed:201178 fixed:0)
                      16551    cells, (non-fixed:16551  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       68 
Avg. std cell width:  1.31 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:15 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:15 2022
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 35487.8
  Total fixed cell area: 0.0
  Total physical cell area: 35487.8
  Core area: (10000 10000 255280 254440)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 932 power ports and 932 ground ports
1
## Dump reports after placement
report_placement_utilization > ./reports/place.utilization.rpt
report_qor_snapshot          > ./reports/place.qor_snapshot.rpt
report_qor                   > ./reports/place.qor.rpt
report_area                  > ./reports/place.area.rpt
report_power                 > ./reports/place.power.rpt
report_timing -delay max -max_paths 20 > ./reports/place.timing.setup.rpt
report_timing -delay min -max_paths 20 > ./reports/place.timing.hold.rpt
write_verilog ./outputs/${module}.place.vg
Generating description for top level cell.
Processing module top
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
###########################################################################
## Clock Tree Synthesis
###########################################################################
## First clock tree synthesis
clock_opt -only_cts -no_clock_route

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0046 0.0046 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00031 0.00031 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.3e-05 5.3e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00031 0.00031 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.3e-05 5.3e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer AP : 1e-05 1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Vertical Res : 0.0033 0.0033 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)
LR: Layer M3: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M4: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M5: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M6: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M7: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M8: Average tracks per gcell 9.0, utilization 0.00
LR: Layer M9: Average tracks per gcell 1.6, utilization 0.03
LR: Layer M10: Average tracks per gcell 1.6, utilization 0.04
LR: Layer AP: Average tracks per gcell 0.2, utilization 0.75
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKBD0BWP because drive of 0.209001 is less than 0.467494.
    Pruning BUFFD0BWP because drive of 0.216504 is less than 0.467494.
    Pruning DEL1P5D1BWP because of a gain of 57.07.
    Pruning DEL2D1BWP because of a gain of 59.32.
    Pruning DEL500D1BWP because of a gain of 63.85.
    Pruning DEL1D1BWP because of a gain of 63.06.
    Pruning DEL175D1BWP because of a gain of 28.08.
    Pruning DEL225D1BWP because of a gain of 41.27.
    Pruning DEL250D1BWP because of a gain of 43.98.
    Pruning BUFFD1BWP because drive of 0.369751 is less than 0.467494.
    Pruning DEL075D1BWP because drive of 0.372327 is less than 0.467494.
    Pruning CKBD1BWP because drive of 0.375698 is less than 0.467494.
    Pruning DEL150D1BWP because of a gain of 29.29.
    Pruning DEL100D1BWP because drive of 0.388208 is less than 0.467494.
    Pruning DEL200D1BWP because of a gain of 35.87.
    Pruning DEL125D1BWP because drive of 0.395723 is less than 0.467494.
    Pruning DEL050D1BWP because drive of 0.396995 is less than 0.467494.
    Pruning DEL025D1BWP because drive of 0.426667 is less than 0.467494.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning CKBD16BWP because it is (w/ power-considered) inferior to DCCKBD16BWP.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Final pruned buffer set (8 buffers):
        CKBD2BWP
        CKBD3BWP
        DCCKBD4BWP
        CKBD6BWP
        BUFFD6BWP
        DCCKBD8BWP
        BUFFD12BWP
        BUFFD16BWP

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKND0BWP because drive of 0.186811 is less than 0.467494.
    Pruning INVD0BWP because drive of 0.195739 is less than 0.467494.
    Pruning CKND1BWP because drive of 0.329578 is less than 0.467494.
    Pruning INVD1BWP because drive of 0.368469 is less than 0.467494.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to CKND6BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWP because it is (w/ power-considered) inferior to CKND16BWP.
    Final pruned buffer set (8 buffers):
        CKND2BWP
        CKND3BWP
        DCCKND4BWP
        CKND6BWP
        DCCKND8BWP
        DCCKND12BWP
        CKND16BWP
        INVD16BWP
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]     GUI = worst[0.500 0.500]     SDC = worst[0.100 0.100]
CTS:   leaf max trans   = worst[0.100 0.100]     GUI = worst[0.500 0.500]     SDC = worst[0.100 0.100]
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 938
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUFFD16BWP
CTS:   DCCKBD16BWP
CTS:   CKBD16BWP
CTS:   INVD16BWP
CTS:   CKND16BWP
CTS:   DCCKND16BWP
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVD16BWP
CTS:   DCCKND16BWP
CTS:   CKND16BWP
CTS:   BUFFD16BWP
CTS:   DCCKBD16BWP
CTS:   CKBD16BWP
CTS:   INVD12BWP
CTS:   DCCKND12BWP
CTS:   CKND12BWP
CTS:   BUFFD12BWP
CTS:   DCCKBD12BWP
CTS:   CKBD12BWP
CTS:   INVD1BWP
CTS:   DCCKND4BWP
CTS:   CKND2BWP
CTS:   CKND1BWP
CTS:   INVD2BWP
CTS:   CKND4BWP
CTS:   CKND6BWP
CTS:   INVD3BWP
CTS:   CKND3BWP
CTS:   INVD6BWP
CTS:   CKND0BWP
CTS:   INVD0BWP
CTS:   INVD4BWP
CTS:   INVD8BWP
CTS:   DCCKND8BWP
CTS:   CKND8BWP
CTS:   BUFFD6BWP
CTS:   DCCKBD4BWP
CTS:   CKBD6BWP
CTS:   BUFFD4BWP
CTS:   DCCKBD8BWP
CTS:   BUFFD8BWP
CTS:   CKBD4BWP
CTS:   BUFFD2BWP
CTS:   DEL025D1BWP
CTS:   CKBD8BWP
CTS:   CKBD2BWP
CTS:   BUFFD3BWP
CTS:   CKBD3BWP
CTS:   CKBD0BWP
CTS:   BUFFD0BWP
CTS:   CKBD1BWP
CTS:   BUFFD1BWP
CTS:   DEL050D1BWP
CTS:   DEL075D1BWP
CTS:   DEL100D1BWP
CTS:   DEL125D1BWP
CTS:   DEL150D1BWP
CTS:   DEL175D1BWP
CTS:   DEL200D1BWP
CTS:   DEL225D1BWP
CTS:   DEL250D1BWP
CTS:   DEL500D1BWP
CTS:   DEL1D1BWP
CTS:   DEL1P5D1BWP
CTS:   DEL2D1BWP
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.017041

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.1,0.1]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       8 buffers used (total size = 33.1632)
CTS:       9 clock nets total capacitance = worst[1.129 1.129]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       8 buffers used (total size = 33.1632)
CTS:       9 clock nets total capacitance = worst[1.129 1.129]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on tux-142
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.1,0.1]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKBD0BWP because drive of 0.209001 is less than 0.467494.
    Pruning BUFFD0BWP because drive of 0.216504 is less than 0.467494.
    Pruning DEL1P5D1BWP because of a gain of 57.07.
    Pruning DEL2D1BWP because of a gain of 59.32.
    Pruning DEL500D1BWP because of a gain of 63.85.
    Pruning DEL1D1BWP because of a gain of 63.06.
    Pruning DEL175D1BWP because of a gain of 28.08.
    Pruning DEL225D1BWP because of a gain of 41.27.
    Pruning DEL250D1BWP because of a gain of 43.98.
    Pruning BUFFD1BWP because drive of 0.369751 is less than 0.467494.
    Pruning DEL075D1BWP because drive of 0.372327 is less than 0.467494.
    Pruning CKBD1BWP because drive of 0.375698 is less than 0.467494.
    Pruning DEL150D1BWP because of a gain of 29.29.
    Pruning DEL100D1BWP because drive of 0.388208 is less than 0.467494.
    Pruning DEL200D1BWP because of a gain of 35.87.
    Pruning DEL125D1BWP because drive of 0.395723 is less than 0.467494.
    Pruning DEL050D1BWP because drive of 0.396995 is less than 0.467494.
    Pruning DEL025D1BWP because drive of 0.426667 is less than 0.467494.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning CKBD16BWP because it is (w/ power-considered) inferior to DCCKBD16BWP.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Final pruned buffer set (8 buffers):
        CKBD2BWP
        CKBD3BWP
        DCCKBD4BWP
        CKBD6BWP
        BUFFD6BWP
        DCCKBD8BWP
        BUFFD12BWP
        BUFFD16BWP

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKND0BWP because drive of 0.186811 is less than 0.467494.
    Pruning INVD0BWP because drive of 0.195739 is less than 0.467494.
    Pruning CKND1BWP because drive of 0.329578 is less than 0.467494.
    Pruning INVD1BWP because drive of 0.368469 is less than 0.467494.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to CKND6BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWP because it is (w/ power-considered) inferior to CKND16BWP.
    Final pruned buffer set (8 buffers):
        CKND2BWP
        CKND3BWP
        DCCKND4BWP
        CKND6BWP
        DCCKND8BWP
        DCCKND12BWP
        CKND16BWP
        INVD16BWP
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on tux-142
CTS: ==================================================
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0046 0.0046 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0041 0.0041 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00031 0.00031 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.3e-05 5.3e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00031 0.00031 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.3e-05 5.3e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer AP : 1e-05 1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Vertical Res : 0.0033 0.0033 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKBD0BWP because drive of 0.209001 is less than 0.467494.
    Pruning BUFFD0BWP because drive of 0.216504 is less than 0.467494.
    Pruning DEL1P5D1BWP because of a gain of 57.07.
    Pruning DEL2D1BWP because of a gain of 59.32.
    Pruning DEL500D1BWP because of a gain of 63.85.
    Pruning DEL1D1BWP because of a gain of 63.06.
    Pruning DEL175D1BWP because of a gain of 28.08.
    Pruning DEL225D1BWP because of a gain of 41.27.
    Pruning DEL250D1BWP because of a gain of 43.98.
    Pruning BUFFD1BWP because drive of 0.369751 is less than 0.467494.
    Pruning DEL075D1BWP because drive of 0.372327 is less than 0.467494.
    Pruning CKBD1BWP because drive of 0.375698 is less than 0.467494.
    Pruning DEL150D1BWP because of a gain of 29.29.
    Pruning DEL100D1BWP because drive of 0.388208 is less than 0.467494.
    Pruning DEL200D1BWP because of a gain of 35.87.
    Pruning DEL125D1BWP because drive of 0.395723 is less than 0.467494.
    Pruning DEL050D1BWP because drive of 0.396995 is less than 0.467494.
    Pruning DEL025D1BWP because drive of 0.426667 is less than 0.467494.
    Pruning BUFFD2BWP because it is inferior (w/ power-considered) to CKBD2BWP.
    Pruning BUFFD3BWP because it is inferior (w/ power-considered) to CKBD3BWP.
    Pruning CKBD4BWP because it is (w/ power-considered) inferior to DCCKBD4BWP.
    Pruning BUFFD4BWP because it is inferior (w/ power-considered) to DCCKBD4BWP.
    Pruning CKBD8BWP because it is (w/ power-considered) inferior to DCCKBD8BWP.
    Pruning BUFFD8BWP because it is inferior (w/ power-considered) to DCCKBD8BWP.
    Pruning CKBD12BWP because it is (w/ power-considered) inferior to DCCKBD12BWP.
    Pruning DCCKBD12BWP because it is (w/ power-considered) inferior to BUFFD12BWP.
    Pruning CKBD16BWP because it is (w/ power-considered) inferior to DCCKBD16BWP.
    Pruning DCCKBD16BWP because it is (w/ power-considered) inferior to BUFFD16BWP.
    Final pruned buffer set (8 buffers):
        CKBD2BWP
        CKBD3BWP
        DCCKBD4BWP
        CKBD6BWP
        BUFFD6BWP
        DCCKBD8BWP
        BUFFD12BWP
        BUFFD16BWP

Pruning library cells (r/f, pwr)
    Min drive = 0.467494.
    Pruning CKND0BWP because drive of 0.186811 is less than 0.467494.
    Pruning INVD0BWP because drive of 0.195739 is less than 0.467494.
    Pruning CKND1BWP because drive of 0.329578 is less than 0.467494.
    Pruning INVD1BWP because drive of 0.368469 is less than 0.467494.
    Pruning INVD2BWP because it is (w/ power-considered) inferior to CKND2BWP.
    Pruning INVD3BWP because it is inferior (w/ power-considered) to CKND3BWP.
    Pruning INVD4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning CKND4BWP because it is inferior (w/ power-considered) to DCCKND4BWP.
    Pruning INVD6BWP because it is inferior (w/ power-considered) to CKND6BWP.
    Pruning CKND8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD8BWP because it is inferior (w/ power-considered) to DCCKND8BWP.
    Pruning INVD12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning CKND12BWP because it is inferior (w/ power-considered) to DCCKND12BWP.
    Pruning DCCKND16BWP because it is (w/ power-considered) inferior to CKND16BWP.
    Final pruned buffer set (8 buffers):
        CKND2BWP
        CKND3BWP
        DCCKND4BWP
        CKND6BWP
        DCCKND8BWP
        DCCKND12BWP
        CKND16BWP
        INVD16BWP
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUFFD0BWP, 
CTO-  :     BUFFD12BWP, 
CTO-  :     BUFFD16BWP, 
CTO-  :     BUFFD1BWP, 
CTO-  :     BUFFD2BWP, 
CTO-  :     BUFFD3BWP, 
CTO-  :     BUFFD4BWP, 
CTO-  :     BUFFD6BWP, 
CTO-  :     BUFFD8BWP, 
CTO-  :     CKBD0BWP, 
CTO-  :     CKBD12BWP, 
CTO-  :     CKBD16BWP, 
CTO-  :     CKBD1BWP, 
CTO-  :     CKBD2BWP, 
CTO-  :     CKBD3BWP, 
CTO-  :     CKBD4BWP, 
CTO-  :     CKBD6BWP, 
CTO-  :     CKBD8BWP, 
CTO-  :     CKND0BWP, 
CTO-  :     CKND12BWP, 
CTO-  :     CKND16BWP, 
CTO-  :     CKND1BWP, 
CTO-  :     CKND2BWP, 
CTO-  :     CKND3BWP, 
CTO-  :     CKND4BWP, 
CTO-  :     CKND6BWP, 
CTO-  :     CKND8BWP, 
CTO-  :     DCCKBD12BWP, 
CTO-  :     DCCKBD16BWP, 
CTO-  :     DCCKBD4BWP, 
CTO-  :     DCCKBD8BWP, 
CTO-  :     DCCKND12BWP, 
CTO-  :     DCCKND16BWP, 
CTO-  :     DCCKND4BWP, 
CTO-  :     DCCKND8BWP, 
CTO-  :     DEL025D1BWP, 
CTO-  :     DEL050D1BWP, 
CTO-  :     DEL075D1BWP, 
CTO-  :     DEL100D1BWP, 
CTO-  :     DEL125D1BWP, 
CTO-  :     DEL150D1BWP, 
CTO-  :     DEL175D1BWP, 
CTO-  :     DEL1D1BWP, 
CTO-  :     DEL1P5D1BWP, 
CTO-  :     DEL200D1BWP, 
CTO-  :     DEL225D1BWP, 
CTO-  :     DEL250D1BWP, 
CTO-  :     DEL2D1BWP, 
CTO-  :     DEL500D1BWP, 
CTO-  :     INVD0BWP, 
CTO-  :     INVD12BWP, 
CTO-  :     INVD16BWP, 
CTO-  :     INVD1BWP, 
CTO-  :     INVD2BWP, 
CTO-  :     INVD3BWP, 
CTO-  :     INVD4BWP, 
CTO-  :     INVD6BWP, 
CTO-  :     INVD8BWP, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'CKBD1BWP'.
Using primary inverters equivalent to 'INVD1BWP'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.034083
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver CKBD0BWP.
    Pruning weak driver BUFFD0BWP.
    Pruning slow or multistage gate DEL1P5D1BWP.
    Pruning slow or multistage gate DEL2D1BWP.
    Pruning slow or multistage gate DEL500D1BWP.
    Pruning slow or multistage gate DEL1D1BWP.
    Pruning slow or multistage gate DEL175D1BWP.
    Pruning slow or multistage gate DEL225D1BWP.
    Pruning slow or multistage gate DEL250D1BWP.
    Pruning weak driver BUFFD1BWP.
    Pruning weak driver DEL075D1BWP.
    Pruning weak driver CKBD1BWP.
    Pruning slow or multistage gate DEL150D1BWP.
    Pruning weak driver DEL100D1BWP.
    Pruning slow or multistage gate DEL200D1BWP.
    Pruning weak driver DEL125D1BWP.
    Pruning weak driver DEL050D1BWP.
    Pruning weak driver DEL025D1BWP.
    Final pruned buffer set (18 buffers):
        CKBD2BWP
        BUFFD2BWP
        CKBD3BWP
        BUFFD3BWP
        CKBD4BWP
        DCCKBD4BWP
        BUFFD4BWP
        CKBD6BWP
        BUFFD6BWP
        CKBD8BWP
        DCCKBD8BWP
        BUFFD8BWP
        CKBD12BWP
        DCCKBD12BWP
        BUFFD12BWP
        CKBD16BWP
        DCCKBD16BWP
        BUFFD16BWP

    Pruning weak driver CKND0BWP.
    Pruning weak driver INVD0BWP.
    Pruning weak driver CKND1BWP.
    Pruning weak driver INVD1BWP.
    Final pruned inverter set (18 inverters):
        INVD2BWP
        CKND2BWP
        CKND3BWP
        INVD3BWP
        DCCKND4BWP
        INVD4BWP
        CKND4BWP
        CKND6BWP
        INVD6BWP
        DCCKND8BWP
        CKND8BWP
        INVD8BWP
        DCCKND12BWP
        INVD12BWP
        CKND12BWP
        DCCKND16BWP
        CKND16BWP
        INVD16BWP


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock clk: 0.100 ns
Using the following target skews for global optimization:
  Corner 'max': 0.013 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns


Starting optimization for clock clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.028 0.000 0.028)
    Estimated Insertion Delay (r/f/b) = (0.104  -inf 0.104)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.029  -inf 0.029)
  Wire capacitance =  0.5 pf
  Total capacitance = 1.2 pf
  Max transition = 0.077 ns
  Cells = 9 (area=33.163200)
  Inverters = 8 (area=33.163200)
  Inverter Types
  ==============
    DCCKND12BWP: 1
    INVD16BWP: 4
    CKND16BWP: 3

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.087, 0.116), End (0.087, 0.116) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Coarse optimization for clock 'clk'
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
11%   22%   33%   44%   55%   66%   77%   88%   100%   
 No back-to-back buffer chains found
 Start (0.092, 0.108), End (0.092, 0.108) 

Detailed optimization for clock 'clk'
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.080, 0.096), End (0.080, 0.096) 

 iteration 1: (0.015419, 0.095283) [0]
 Total 1 cells sized on clock clk (LP) (corner 0)
 Start (0.080, 0.096), End (0.080, 0.095) 

11%   22%   33%   44%   55%   66%   77%   88%   100%   
 Start (0.080, 0.095), End (0.080, 0.095) 

 Start (0.080, 0.095), End (0.080, 0.095) 

 Start (0.080, 0.095), End (0.080, 0.095) 

 Start (0.080, 0.095), End (0.080, 0.095) 

 Start (0.080, 0.095), End (0.080, 0.095) 

 Start (0.080, 0.095), End (0.080, 0.095) 

Start area recovery: (0.079863, 0.095283)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Switch to low metal layer for clock 'clk':

 Total 5 out of 9 nets switched to low metal layer for clock 'clk' with largest cap change 0.05 percent
Switch metal layer for area recovery: (0.079863, 0.095283)
 Start (0.080, 0.095), End (0.080, 0.095) 

Buffer removal for area recovery: (0.079863, 0.095283)
Area recovery optimization for clock 'clk':
11%   22%   33%   44%   55%   66%   77%   88%   100%   
Sizing for area recovery: (0.079863, 0.095283)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.079863, 0.095283)
Buffer pair removal for area recovery: (0.079863, 0.095283)
End area recovery: (0.079863, 0.095283)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.095  -inf 0.095)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.028  -inf 0.028)
  Wire capacitance =  0.5 pf
  Total capacitance = 1.1 pf
  Max transition = 0.086 ns
  Cells = 9 (area=35.103600)
  Inverters = 8 (area=35.103600)
  Inverter Types
  ==============
    INVD8BWP: 1
    INVD16BWP: 2
    DCCKND12BWP: 1
    DCCKND8BWP: 2
    INVD12BWP: 1
    DCCKND16BWP: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      4   0    0 r (  70    0) 
 clk (port)                                      0   0    0 r (  70    0) 
 clk (net)                              1  28                 
 INVD16BWP_G1B2I1/I (INVD16BWP)                 14   7    7 r ( 141  111) 
 INVD16BWP_G1B2I1/ZN (INVD16BWP)                31  17   25 f ( 140  111) 
 clk_G1B1I1 (net)                       7  96                 
 INVD16BWP_G1B1I6/I (DCCKND16BWP)               44  14   39 f ( 154  240) 
 INVD16BWP_G1B1I6/ZN (DCCKND16BWP)              70  44   83 r ( 153  240) 
 clk_G1B2I6 (net)                      186 191                
 out1_node0_reg[18]/CP (EDFQD1BWP)              75  12   95 r ( 246  253) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      4   0    0 r (  70    0) 
 clk (port)                                      0   0    0 r (  70    0) 
 clk (net)                              1  28                 
 INVD16BWP_G1B2I1/I (INVD16BWP)                 14   7    7 r ( 141  111) 
 INVD16BWP_G1B2I1/ZN (INVD16BWP)                31  17   25 f ( 140  111) 
 clk_G1B1I1 (net)                       7  96                 
 DCCKND12BWP_G1B1I7/I (INVD8BWP)                38   8   33 f ( 177   49) 
 DCCKND12BWP_G1B1I7/ZN (INVD8BWP)               75  44   76 r ( 178   49) 
 clk_G1B2I7 (net)                      86 101                 
 A1/x2_n0_aggr_reg[14]/CP (EDFQD1BWP)           76   2   79 r ( 171   52) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      4   0    0 r (  70    0) 
 clk (port)                                      0   0    0 r (  70    0) 
 clk (net)                              1  28                 
 INVD16BWP_G1B2I1/I (INVD16BWP)                 18   7    7 r ( 141  111) 
 INVD16BWP_G1B2I1/ZN (INVD16BWP)                 0   0    7 f ( 140  111) 
 clk_G1B1I1 (net)                       7  96                 
 INVD16BWP_G1B1I6/I (DCCKND16BWP)               26  11   18 f ( 154  240) 
 INVD16BWP_G1B1I6/ZN (DCCKND16BWP)               0   0   18 r ( 153  240) 
 clk_G1B2I6 (net)                      186 191                
 out1_node0_reg[18]/CP (EDFQD1BWP)              23   9   28 r ( 246  253) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      4   0    0 r (  70    0) 
 clk (port)                                      0   0    0 r (  70    0) 
 clk (net)                              1  28                 
 INVD16BWP_G1B2I1/I (INVD16BWP)                 18   7    7 r ( 141  111) 
 INVD16BWP_G1B2I1/ZN (INVD16BWP)                 0   0    7 f ( 140  111) 
 clk_G1B1I1 (net)                       7  96                 
 INVD16BWP_G1B1I1/I (DCCKND12BWP)                9   4   11 f ( 158  106) 
 INVD16BWP_G1B1I1/ZN (DCCKND12BWP)               0   0   11 r ( 157  106) 
 clk_G1B2I1 (net)                      174 179                
 A1/x0_n3_aggr_reg[5]/CP (EDFQD1BWP)             5   2   13 r ( 155   99) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:31 2022
****************************************
Std cell utilization: 59.25%  (201377/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 59.22%  (201178/(339888-199))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        201377   sites, (non-fixed:201178 fixed:199)
                      16559    cells, (non-fixed:16551  fixed:8)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      199      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       68 
Avg. std cell width:  1.31 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:31 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 12 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:32 2022
****************************************

avg cell displacement:    0.671 um ( 0.53 row height)
max cell displacement:    1.328 um ( 1.05 row height)
std deviation:            0.502 um ( 0.40 row height)
number of cell moved:        27 cells (out of 16551 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 2 out of 9 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 8 power ports and 8 ground ports
1
## Remove the ideal clock network to consider real delays and fix hold timing
remove_ideal_network [all_fanout -flat -clock_tree]
1
set_fix_hold [all_clocks]
1
clock_opt -no_clock_route -only_psyn -power
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0048 0.0048 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer AP : 1.1e-05 1.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Horizontal Res : 0.003 0.003 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Vertical Res : 0.0035 0.0035 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35487.8
  Total fixed cell area: 35.1
  Total physical cell area: 35522.9
  Core area: (10000 10000 255280 254440)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35487.8
  Total fixed cell area: 35.1
  Total physical cell area: 35522.9
  Core area: (10000 10000 255280 254440)



  Design (Hold)  WNS: 0.1068  TNS: 27.6480  Number of Violating Paths: 782

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05   35522.9      0.00       0.0       0.1                           476098.0312    -27.65  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (min_path)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05   35522.9      0.00       0.0       0.1                           476098.0312    -27.65  
  
Fixing max_transition rule(DRC-101)

    0:00:05   35522.9      0.00       0.0       0.1                           476098.0312    -27.65  
    0:00:05   35524.7      0.00       0.0       0.0                           476168.2812    -27.71  
    0:00:06   35930.7      0.00       0.0       0.0 A1/x2_n1_aggr_reg[9]/D    480402.5000     -6.54  
    0:00:06   36098.8      0.00       0.0       0.0                           482674.0625      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   36098.8      0.00       0.0       0.0                           482674.0625      0.00  
    0:00:06   36098.8      0.00       0.0       0.0                           482674.0625      0.00  
    0:00:08   35981.9      0.00       0.0       0.0                           479661.2188     -2.87  
    0:00:08   35981.9      0.00       0.0       0.0                           479661.2188     -2.87  
    0:00:08   35981.9      0.00       0.0       0.0                           479661.2188     -2.87  
    0:00:09   36074.3      0.00       0.0       0.0                           480516.4375     -0.31  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
43%...57%...71%...86%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:56 2022
****************************************
Std cell utilization: 60.17%  (204503/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.14%  (204304/(339888-199))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        204503   sites, (non-fixed:204304 fixed:199)
                      16978    cells, (non-fixed:16970  fixed:8)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      199      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       68 
Avg. std cell width:  1.26 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:56 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 16530 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:43:57 2022
****************************************

avg cell displacement:    0.327 um ( 0.26 row height)
max cell displacement:    1.763 um ( 1.40 row height)
std deviation:            0.182 um ( 0.14 row height)
number of cell moved:     16041 cells (out of 16970 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 33
  Total moveable cell area: 36039.2
  Total fixed cell area: 35.1
  Total physical cell area: 36074.3
  Core area: (10000 10000 255280 254440)



  Design (Hold)  WNS: 0.0500  TNS: 0.5749  Number of Violating Paths: 70

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25   36074.3      0.00       0.0      54.5                           480516.4375     -0.57  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (min_path)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25   36074.3      0.00       0.0      54.5                           480516.4375     -0.57  
  
Fixing max_transition rule(DRC-101)

    0:00:25   36074.3      0.00       0.0      54.5                           480516.4375     -0.57  
    0:00:25   36087.2      0.00       0.0       0.0                           481074.5625     -1.31  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:25   36132.0      0.00       0.0       0.0                           481818.4688     -0.00  
    0:00:26   36134.1      0.00       0.0       0.0                           481830.0312      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:44:00 2022
****************************************
Std cell utilization: 60.27%  (204842/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.24%  (204643/(339888-199))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        204842   sites, (non-fixed:204643 fixed:199)
                      17044    cells, (non-fixed:17036  fixed:8)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      199      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  1.25 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:44:00 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---
Legalizing 139 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:44:00 2022
****************************************

avg cell displacement:    0.273 um ( 0.22 row height)
max cell displacement:    1.291 um ( 1.02 row height)
std deviation:            0.226 um ( 0.18 row height)
number of cell moved:       172 cells (out of 17036 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36099.0
  Total fixed cell area: 35.1
  Total physical cell area: 36134.1
  Core area: (10000 10000 255280 254440)



  Design (Hold)  WNS: 0.0019  TNS: 0.0023  Number of Violating Paths: 2
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
clock_opt completed Successfully
1
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 485 power ports and 485 ground ports
1
## Clock net routing
route_zrt_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  128  Alloctr  129  Proc 2324 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,265.28,264.44)
Number of routing layers = 11
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer M10, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  134  Proc 2324 
Net statistics:
Total number of nets     = 21695
Number of nets to route  = 9
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
Number of nets with max-layer-mode hard = 9
7 nets are partially connected,
 of which 0 are detail routed and 7 are global routed.
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  140  Alloctr  141  Proc 2324 
Average gCell capacity  3.41     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  9.01     on layer (4)    M4
Average gCell capacity  8.99     on layer (5)    M5
Average gCell capacity  9.01     on layer (6)    M6
Average gCell capacity  8.99     on layer (7)    M7
Average gCell capacity  9.01     on layer (8)    M8
Average gCell capacity  1.51     on layer (9)    M9
Average gCell capacity  1.51     on layer (10)   M10
Average gCell capacity  0.24     on layer (11)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.02  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.02  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.02  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 1.58  on layer (10)   M10
Average number of tracks per gCell 0.25  on layer (11)   AP
Number of gCells = 485100
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  142  Proc 2324 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  142  Proc 2324 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  142  Proc 2324 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  142  Proc 2324 
Initial. Routing result:
Initial. Both Dirs: Overflow =    28 Max = 1 GRCs =    28 (0.03%)
Initial. H routing: Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4427.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2.38
Initial. Layer M3 wire length = 1950.16
Initial. Layer M4 wire length = 1836.10
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 258.30
Initial. Layer M8 wire length = 380.38
Initial. Layer M9 wire length = 0.00
Initial. Layer M10 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 3043
Initial. Via VIA12_HV count = 983
Initial. Via VIA23 count = 982
Initial. Via VIA34 count = 1036
Initial. Via VIA45 count = 10
Initial. Via VIA56 count = 10
Initial. Via VIA67 count = 10
Initial. Via VIA78 count = 12
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. Via VIA1011 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  142  Proc 2324 
phase1. Routing result:
phase1. Both Dirs: Overflow =    28 Max = 1 GRCs =    28 (0.03%)
phase1. H routing: Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4427.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2.38
phase1. Layer M3 wire length = 1950.16
phase1. Layer M4 wire length = 1836.10
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 258.30
phase1. Layer M8 wire length = 380.38
phase1. Layer M9 wire length = 0.00
phase1. Layer M10 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 3043
phase1. Via VIA12_HV count = 983
phase1. Via VIA23 count = 982
phase1. Via VIA34 count = 1036
phase1. Via VIA45 count = 10
phase1. Via VIA56 count = 10
phase1. Via VIA67 count = 10
phase1. Via VIA78 count = 12
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. Via VIA1011 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  141  Alloctr  142  Proc 2324 
phase2. Routing result:
phase2. Both Dirs: Overflow =    28 Max = 1 GRCs =    28 (0.03%)
phase2. H routing: Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.06%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4427.32
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2.38
phase2. Layer M3 wire length = 1950.16
phase2. Layer M4 wire length = 1836.10
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 258.30
phase2. Layer M8 wire length = 380.38
phase2. Layer M9 wire length = 0.00
phase2. Layer M10 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 3043
phase2. Via VIA12_HV count = 983
phase2. Via VIA23 count = 982
phase2. Via VIA34 count = 1036
phase2. Via VIA45 count = 10
phase2. Via VIA56 count = 10
phase2. Via VIA67 count = 10
phase2. Via VIA78 count = 12
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. Via VIA1011 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  142  Proc 2324 

Congestion utilization per direction:
Average vertical track utilization   =  0.13 %
Peak    vertical track utilization   = 13.16 %
Average horizontal track utilization =  0.18 %
Peak    horizontal track utilization = 13.79 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  139  Alloctr  140  Proc 2324 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[GR: Done] Total (MB): Used  139  Alloctr  140  Proc 2324 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  128  Alloctr  129  Proc 2324 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  128  Alloctr  129  Proc 2324 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 433 of 3031


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  129  Alloctr  130  Proc 2324 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  129  Alloctr  130  Proc 2324 

Number of wires with overlap after iteration 1 = 96 of 1952


Wire length and via report:
---------------------------
Number of M1 wires: 0            CONT1: 0
Number of M2 wires: 24           VIA12_HV: 954
Number of M3 wires: 1105                 VIA23: 956
Number of M4 wires: 806                  VIA34: 1090
Number of M5 wires: 0            VIA45: 10
Number of M6 wires: 0            VIA56: 10
Number of M7 wires: 10           VIA67: 10
Number of M8 wires: 7            VIA78: 12
Number of M9 wires: 0            VIA89: 0
Number of M10 wires: 0           VIA910: 0
Number of AP wires: 0            VIA1011: 0
Total number of wires: 1952              vias: 3042

Total M1 wire length: 0.0
Total M2 wire length: 4.7
Total M3 wire length: 2015.9
Total M4 wire length: 1826.6
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 260.7
Total M8 wire length: 380.4
Total M9 wire length: 0.0
Total M10 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 4488.2

Longest M1 wire length: 0.0
Longest M2 wire length: 0.6
Longest M3 wire length: 38.5
Longest M4 wire length: 44.2
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 76.0
Longest M8 wire length: 110.9
Longest M9 wire length: 0.0
Longest M10 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used  125  Alloctr  127  Proc 2324 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  134  Alloctr  135  Proc 2324 
Total number of nets = 21695, of which 0 are not extracted
Total number of open nets = 21684, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/441 Partitions, Violations =  0
Routed  2/441 Partitions, Violations =  1
Routed  4/441 Partitions, Violations =  0
Routed  6/441 Partitions, Violations =  0
Routed  8/441 Partitions, Violations =  0
Routed  10/441 Partitions, Violations = 0
Routed  12/441 Partitions, Violations = 0
Routed  14/441 Partitions, Violations = 0
Routed  16/441 Partitions, Violations = 2
Routed  19/441 Partitions, Violations = 2
Routed  20/441 Partitions, Violations = 2
Routed  22/441 Partitions, Violations = 0
Routed  24/441 Partitions, Violations = 1
Routed  26/441 Partitions, Violations = 1
Routed  28/441 Partitions, Violations = 1
Routed  30/441 Partitions, Violations = 1
Routed  34/441 Partitions, Violations = 1
Routed  35/441 Partitions, Violations = 1
Routed  36/441 Partitions, Violations = 1
Routed  38/441 Partitions, Violations = 0
Routed  40/441 Partitions, Violations = 0
Routed  42/441 Partitions, Violations = 0
Routed  44/441 Partitions, Violations = 0
Routed  46/441 Partitions, Violations = 0
Routed  48/441 Partitions, Violations = 0
Routed  50/441 Partitions, Violations = 0
Routed  52/441 Partitions, Violations = 0
Routed  54/441 Partitions, Violations = 0
Routed  56/441 Partitions, Violations = 0
Routed  58/441 Partitions, Violations = 0
Routed  60/441 Partitions, Violations = 0
Routed  63/441 Partitions, Violations = 0
Routed  64/441 Partitions, Violations = 0
Routed  66/441 Partitions, Violations = 0
Routed  68/441 Partitions, Violations = 0
Routed  70/441 Partitions, Violations = 0
Routed  72/441 Partitions, Violations = 0
Routed  74/441 Partitions, Violations = 0
Routed  76/441 Partitions, Violations = 0
Routed  78/441 Partitions, Violations = 0
Routed  80/441 Partitions, Violations = 0
Routed  82/441 Partitions, Violations = 0
Routed  84/441 Partitions, Violations = 0
Routed  86/441 Partitions, Violations = 0
Routed  88/441 Partitions, Violations = 0
Routed  90/441 Partitions, Violations = 0
Routed  92/441 Partitions, Violations = 0
Routed  94/441 Partitions, Violations = 0
Routed  96/441 Partitions, Violations = 0
Routed  98/441 Partitions, Violations = 0
Routed  100/441 Partitions, Violations =        0
Routed  102/441 Partitions, Violations =        0
Routed  104/441 Partitions, Violations =        0
Routed  106/441 Partitions, Violations =        0
Routed  108/441 Partitions, Violations =        0
Routed  110/441 Partitions, Violations =        0
Routed  112/441 Partitions, Violations =        0
Routed  114/441 Partitions, Violations =        0
Routed  116/441 Partitions, Violations =        0
Routed  118/441 Partitions, Violations =        0
Routed  121/441 Partitions, Violations =        0
Routed  122/441 Partitions, Violations =        0
Routed  124/441 Partitions, Violations =        0
Routed  126/441 Partitions, Violations =        0
Routed  128/441 Partitions, Violations =        0
Routed  130/441 Partitions, Violations =        0
Routed  132/441 Partitions, Violations =        0
Routed  137/441 Partitions, Violations =        0
Routed  138/441 Partitions, Violations =        0
Routed  139/441 Partitions, Violations =        0
Routed  140/441 Partitions, Violations =        7
Routed  142/441 Partitions, Violations =        7
Routed  144/441 Partitions, Violations =        7
Routed  146/441 Partitions, Violations =        7
Routed  148/441 Partitions, Violations =        7
Routed  154/441 Partitions, Violations =        7
Routed  155/441 Partitions, Violations =        7
Routed  156/441 Partitions, Violations =        7
Routed  157/441 Partitions, Violations =        0
Routed  158/441 Partitions, Violations =        0
Routed  160/441 Partitions, Violations =        0
Routed  162/441 Partitions, Violations =        2
Routed  172/441 Partitions, Violations =        2
Routed  173/441 Partitions, Violations =        2
Routed  174/441 Partitions, Violations =        2
Routed  175/441 Partitions, Violations =        2
Routed  176/441 Partitions, Violations =        2
Routed  177/441 Partitions, Violations =        2
Routed  178/441 Partitions, Violations =        2
Routed  179/441 Partitions, Violations =        1
Routed  180/441 Partitions, Violations =        0
Routed  191/441 Partitions, Violations =        0
Routed  192/441 Partitions, Violations =        0
Routed  193/441 Partitions, Violations =        0
Routed  194/441 Partitions, Violations =        0
Routed  195/441 Partitions, Violations =        0
Routed  196/441 Partitions, Violations =        0
Routed  197/441 Partitions, Violations =        0
Routed  198/441 Partitions, Violations =        0
Routed  199/441 Partitions, Violations =        0
Routed  200/441 Partitions, Violations =        0
Routed  211/441 Partitions, Violations =        0
Routed  212/441 Partitions, Violations =        0
Routed  213/441 Partitions, Violations =        0
Routed  214/441 Partitions, Violations =        0
Routed  215/441 Partitions, Violations =        0
Routed  217/441 Partitions, Violations =        0
Routed  218/441 Partitions, Violations =        0
Routed  219/441 Partitions, Violations =        0
Routed  220/441 Partitions, Violations =        0
Routed  221/441 Partitions, Violations =        0
Routed  222/441 Partitions, Violations =        0
Routed  232/441 Partitions, Violations =        0
Routed  233/441 Partitions, Violations =        0
Routed  234/441 Partitions, Violations =        0
Routed  235/441 Partitions, Violations =        0
Routed  237/441 Partitions, Violations =        0
Routed  238/441 Partitions, Violations =        0
Routed  239/441 Partitions, Violations =        0
Routed  240/441 Partitions, Violations =        0
Routed  241/441 Partitions, Violations =        0
Routed  242/441 Partitions, Violations =        1
Routed  252/441 Partitions, Violations =        1
Routed  253/441 Partitions, Violations =        1
Routed  254/441 Partitions, Violations =        1
Routed  255/441 Partitions, Violations =        1
Routed  256/441 Partitions, Violations =        1
Routed  257/441 Partitions, Violations =        1
Routed  258/441 Partitions, Violations =        1
Routed  259/441 Partitions, Violations =        1
Routed  260/441 Partitions, Violations =        1
Routed  262/441 Partitions, Violations =        0
Routed  271/441 Partitions, Violations =        0
Routed  272/441 Partitions, Violations =        0
Routed  273/441 Partitions, Violations =        0
Routed  274/441 Partitions, Violations =        0
Routed  275/441 Partitions, Violations =        0
Routed  276/441 Partitions, Violations =        0
Routed  277/441 Partitions, Violations =        0
Routed  278/441 Partitions, Violations =        0
Routed  280/441 Partitions, Violations =        0
Routed  282/441 Partitions, Violations =        0
Routed  284/441 Partitions, Violations =        0
Routed  289/441 Partitions, Violations =        0
Routed  290/441 Partitions, Violations =        0
Routed  291/441 Partitions, Violations =        0
Routed  292/441 Partitions, Violations =        0
Routed  294/441 Partitions, Violations =        0
Routed  296/441 Partitions, Violations =        0
Routed  298/441 Partitions, Violations =        0
Routed  300/441 Partitions, Violations =        0
Routed  302/441 Partitions, Violations =        0
Routed  306/441 Partitions, Violations =        0
Routed  307/441 Partitions, Violations =        0
Routed  308/441 Partitions, Violations =        0
Routed  310/441 Partitions, Violations =        0
Routed  312/441 Partitions, Violations =        0
Routed  314/441 Partitions, Violations =        0
Routed  316/441 Partitions, Violations =        0
Routed  318/441 Partitions, Violations =        0
Routed  320/441 Partitions, Violations =        0
Routed  322/441 Partitions, Violations =        0
Routed  324/441 Partitions, Violations =        0
Routed  326/441 Partitions, Violations =        0
Routed  328/441 Partitions, Violations =        0
Routed  330/441 Partitions, Violations =        0
Routed  332/441 Partitions, Violations =        0
Routed  334/441 Partitions, Violations =        0
Routed  336/441 Partitions, Violations =        0
Routed  338/441 Partitions, Violations =        0
Routed  340/441 Partitions, Violations =        0
Routed  342/441 Partitions, Violations =        0
Routed  344/441 Partitions, Violations =        0
Routed  346/441 Partitions, Violations =        0
Routed  348/441 Partitions, Violations =        0
Routed  350/441 Partitions, Violations =        0
Routed  352/441 Partitions, Violations =        0
Routed  354/441 Partitions, Violations =        0
Routed  356/441 Partitions, Violations =        0
Routed  358/441 Partitions, Violations =        0
Routed  360/441 Partitions, Violations =        0
Routed  362/441 Partitions, Violations =        0
Routed  364/441 Partitions, Violations =        0
Routed  366/441 Partitions, Violations =        0
Routed  368/441 Partitions, Violations =        0
Routed  370/441 Partitions, Violations =        0
Routed  372/441 Partitions, Violations =        0
Routed  374/441 Partitions, Violations =        0
Routed  376/441 Partitions, Violations =        0
Routed  378/441 Partitions, Violations =        0
Routed  381/441 Partitions, Violations =        0
Routed  382/441 Partitions, Violations =        0
Routed  384/441 Partitions, Violations =        0
Routed  386/441 Partitions, Violations =        0
Routed  388/441 Partitions, Violations =        0
Routed  390/441 Partitions, Violations =        0
Routed  392/441 Partitions, Violations =        0
Routed  394/441 Partitions, Violations =        0
Routed  396/441 Partitions, Violations =        0
Routed  398/441 Partitions, Violations =        0
Routed  400/441 Partitions, Violations =        0
Routed  402/441 Partitions, Violations =        1
Routed  404/441 Partitions, Violations =        1
Routed  406/441 Partitions, Violations =        1
Routed  408/441 Partitions, Violations =        1
Routed  410/441 Partitions, Violations =        0
Routed  412/441 Partitions, Violations =        1
Routed  414/441 Partitions, Violations =        1
Routed  416/441 Partitions, Violations =        1
Routed  418/441 Partitions, Violations =        0
Routed  420/441 Partitions, Violations =        0
Routed  422/441 Partitions, Violations =        0
Routed  424/441 Partitions, Violations =        0
Routed  426/441 Partitions, Violations =        0
Routed  428/441 Partitions, Violations =        0
Routed  430/441 Partitions, Violations =        0
Routed  432/441 Partitions, Violations =        0
Routed  434/441 Partitions, Violations =        0
Routed  436/441 Partitions, Violations =        0
Routed  438/441 Partitions, Violations =        0
Routed  440/441 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  142  Alloctr  143  Proc 2324 

End DR iteration 0 with 441 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  0
Checked 30/36 Partitions, Violations =  0
Checked 32/36 Partitions, Violations =  0
Checked 33/36 Partitions, Violations =  0
Checked 34/36 Partitions, Violations =  0
Checked 35/36 Partitions, Violations =  0
Checked 36/36 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:03 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used   16  Alloctr   16  Proc    0 
[DRC CHECK] Total (MB): Used  142  Alloctr  143  Proc 2324 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  126  Alloctr  127  Proc 2324 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  127  Proc 2324 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4835 micron
Total Number of Contacts =             3014
Total Number of Wires =                1922
Total Number of PtConns =              1296
Total Number of Routed Wires =       1922
Total Routed Wire Length =           4473 micron
Total Number of Routed Contacts =       3014
        Layer             M1 :          2 micron
        Layer             M2 :        278 micron
        Layer             M3 :       2076 micron
        Layer             M4 :       1829 micron
        Layer             M5 :          3 micron
        Layer             M6 :          3 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         10
        Via            VIA45 :         10
        Via            VIA34 :       1063
        Via            VIA23 :        955
        Via            VIA12 :        923
        Via         VIA12_HV :         23
        Via        VIA12_2x1 :          5
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.27% (8 / 3014 vias)
 
    Layer VIA1       =  0.84% (8      / 954     vias)
        Weight 1     =  0.84% (8       vias)
        Un-optimized = 99.16% (946     vias)
    Layer VIA2       =  0.00% (0      / 955     vias)
        Un-optimized = 100.00% (955     vias)
    Layer VIA3       =  0.00% (0      / 1063    vias)
        Un-optimized = 100.00% (1063    vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.27% (8 / 3014 vias)
 
    Layer VIA1       =  0.84% (8      / 954     vias)
    Layer VIA2       =  0.00% (0      / 955     vias)
    Layer VIA3       =  0.00% (0      / 1063    vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.27% (8 / 3014 vias)
 
    Layer VIA1       =  0.84% (8      / 954     vias)
        Weight 1     =  0.84% (8       vias)
        Un-optimized = 99.16% (946     vias)
    Layer VIA2       =  0.00% (0      / 955     vias)
        Un-optimized = 100.00% (955     vias)
    Layer VIA3       =  0.00% (0      / 1063    vias)
        Un-optimized = 100.00% (1063    vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
## Dump reports after CTS
report_placement_utilization > ./reports/cts.utilization.rpt
report_qor_snapshot          > ./reports/cts.qor_snapshot.rpt
report_qor                   > ./reports/cts.qor.rpt
report_area                  > ./reports/cts.area.rpt
report_power                 > ./reports/cts.power.rpt
report_timing -delay max -max_paths 20 > ./reports/cts.timing.setup.rpt
report_timing -delay min -max_paths 20 > ./reports/cts.timing.hold.rpt
write_verilog ./outputs/${module}.cts.vg
Generating description for top level cell.
Processing module top
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
###########################################################################
## Route
###########################################################################
## Perform routing with optimization
route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0048 0.0048 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M5 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M6 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M7 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.0002 0.0002 (RCEX-011)
Information: Library Derived Res for layer M8 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer M10 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer M10 : 5.6e-05 5.6e-05 (RCEX-011)
Information: Library Derived Cap for layer AP : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer AP : 1.1e-05 1.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Horizontal Res : 0.003 0.003 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Vertical Res : 0.0035 0.0035 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0047 0.0047 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon May  2 16:44:21 2022

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  129  Alloctr  130  Proc 2362 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,265.28,264.44)
Number of routing layers = 11
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer M10, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  137  Alloctr  138  Proc 2362 
Net statistics:
Total number of nets     = 21695
Number of nets to route  = 21684
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
Number of nets with max-layer-mode hard = 9
11 nets are fully connected,
 of which 11 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  144  Alloctr  145  Proc 2362 
Average gCell capacity  3.41     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  9.01     on layer (4)    M4
Average gCell capacity  8.99     on layer (5)    M5
Average gCell capacity  9.01     on layer (6)    M6
Average gCell capacity  8.99     on layer (7)    M7
Average gCell capacity  9.01     on layer (8)    M8
Average gCell capacity  1.51     on layer (9)    M9
Average gCell capacity  1.51     on layer (10)   M10
Average gCell capacity  0.24     on layer (11)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.02  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.02  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.02  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 1.58  on layer (10)   M10
Average number of tracks per gCell 0.25  on layer (11)   AP
Number of gCells = 485100
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  145  Alloctr  146  Proc 2362 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used  145  Alloctr  146  Proc 2362 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  145  Alloctr  146  Proc 2362 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  155  Proc 2362 
Initial. Routing result:
Initial. Both Dirs: Overflow =   179 Max = 4 GRCs =   302 (0.34%)
Initial. H routing: Overflow =    65 Max = 2 (GRCs =  3) GRCs =   103 (0.23%)
Initial. V routing: Overflow =   114 Max = 4 (GRCs =  1) GRCs =   199 (0.45%)
Initial. M1         Overflow =    42 Max = 1 (GRCs = 36) GRCs =    48 (0.11%)
Initial. M2         Overflow =   114 Max = 4 (GRCs =  1) GRCs =   199 (0.45%)
Initial. M3         Overflow =    23 Max = 2 (GRCs =  3) GRCs =    55 (0.12%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.9 1.89 0.00 0.04 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08
M2       21.7 17.7 16.0 15.5 12.3 7.74 4.37 2.58 1.44 0.00 0.40 0.06 0.01 0.00
M3       22.0 16.7 19.0 17.5 12.2 7.20 3.29 1.28 0.48 0.00 0.14 0.02 0.01 0.00
M4       38.3 23.3 18.7 12.4 4.78 1.52 0.47 0.27 0.03 0.00 0.00 0.00 0.00 0.00
M5       85.1 12.2 2.09 0.54 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.1 0.69 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    77.0 7.17 5.45 4.47 2.84 1.60 0.79 0.40 0.19 0.00 0.05 0.01 0.00 0.01


Initial. Total Wire Length = 250725.81
Initial. Layer M1 wire length = 1170.49
Initial. Layer M2 wire length = 79881.99
Initial. Layer M3 wire length = 92361.85
Initial. Layer M4 wire length = 66915.48
Initial. Layer M5 wire length = 9808.17
Initial. Layer M6 wire length = 587.83
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer M10 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 109694
Initial. Via VIA12_HV count = 57389
Initial. Via VIA23 count = 47093
Initial. Via VIA34 count = 4817
Initial. Via VIA45 count = 383
Initial. Via VIA56 count = 12
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. Via VIA1011 count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  155  Proc 2362 
phase1. Routing result:
phase1. Both Dirs: Overflow =    48 Max = 4 GRCs =    79 (0.09%)
phase1. H routing: Overflow =    23 Max = 1 (GRCs = 17) GRCs =    29 (0.07%)
phase1. V routing: Overflow =    25 Max = 4 (GRCs =  1) GRCs =    50 (0.11%)
phase1. M1         Overflow =    23 Max = 1 (GRCs = 17) GRCs =    29 (0.07%)
phase1. M2         Overflow =    25 Max = 4 (GRCs =  1) GRCs =    50 (0.11%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.0 1.90 0.00 0.04 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04
M2       21.8 17.8 16.2 15.5 12.3 7.64 4.27 2.53 1.63 0.00 0.12 0.01 0.00 0.00
M3       22.0 16.8 19.0 17.5 12.2 7.18 3.33 1.30 0.49 0.00 0.03 0.00 0.00 0.00
M4       38.1 22.9 18.6 12.7 5.03 1.67 0.47 0.32 0.05 0.00 0.01 0.00 0.00 0.00
M5       84.3 12.8 2.24 0.64 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.89 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.22 5.47 4.52 2.87 1.60 0.78 0.40 0.21 0.00 0.02 0.00 0.00 0.00


phase1. Total Wire Length = 250775.68
phase1. Layer M1 wire length = 1156.07
phase1. Layer M2 wire length = 78511.23
phase1. Layer M3 wire length = 91745.93
phase1. Layer M4 wire length = 68210.07
phase1. Layer M5 wire length = 10454.60
phase1. Layer M6 wire length = 697.76
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer M10 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 110143
phase1. Via VIA12_HV count = 57376
phase1. Via VIA23 count = 47219
phase1. Via VIA34 count = 5102
phase1. Via VIA45 count = 432
phase1. Via VIA56 count = 14
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. Via VIA1011 count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  155  Proc 2362 
phase2. Routing result:
phase2. Both Dirs: Overflow =    18 Max = 1 GRCs =    23 (0.03%)
phase2. H routing: Overflow =    18 Max = 1 (GRCs = 14) GRCs =    23 (0.05%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    18 Max = 1 (GRCs = 14) GRCs =    23 (0.05%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.0 1.88 0.00 0.04 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.03
M2       21.9 19.1 18.8 18.1 12.5 6.53 2.34 0.41 0.04 0.00 0.00 0.00 0.00 0.00
M3       22.0 16.8 18.9 17.5 12.2 7.21 3.34 1.34 0.51 0.00 0.04 0.00 0.00 0.00
M4       38.1 22.9 18.6 12.7 5.03 1.67 0.47 0.32 0.05 0.00 0.01 0.00 0.00 0.00
M5       84.3 12.8 2.24 0.64 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.89 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    77.0 7.31 5.69 4.75 2.89 1.49 0.59 0.20 0.06 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 250775.58
phase2. Layer M1 wire length = 1152.91
phase2. Layer M2 wire length = 78508.71
phase2. Layer M3 wire length = 91748.87
phase2. Layer M4 wire length = 68212.74
phase2. Layer M5 wire length = 10454.60
phase2. Layer M6 wire length = 697.76
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer M10 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 110150
phase2. Via VIA12_HV count = 57376
phase2. Via VIA23 count = 47224
phase2. Via VIA34 count = 5104
phase2. Via VIA45 count = 432
phase2. Via VIA56 count = 14
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. Via VIA1011 count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  154  Alloctr  155  Proc 2362 
phase3. Routing result:
phase3. Both Dirs: Overflow =    18 Max = 1 GRCs =    23 (0.03%)
phase3. H routing: Overflow =    18 Max = 1 (GRCs = 14) GRCs =    23 (0.05%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =    18 Max = 1 (GRCs = 14) GRCs =    23 (0.05%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.0 1.88 0.00 0.04 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.03
M2       21.9 19.1 18.8 18.1 12.5 6.53 2.34 0.41 0.04 0.00 0.00 0.00 0.00 0.00
M3       22.0 16.8 18.9 17.5 12.2 7.21 3.34 1.34 0.51 0.00 0.04 0.00 0.00 0.00
M4       38.1 22.9 18.6 12.7 5.03 1.67 0.47 0.32 0.05 0.00 0.01 0.00 0.00 0.00
M5       84.3 12.8 2.24 0.64 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.89 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    77.0 7.30 5.68 4.74 2.89 1.49 0.59 0.20 0.06 0.00 0.00 0.00 0.00 0.00


phase3. Total Wire Length = 250775.58
phase3. Layer M1 wire length = 1152.91
phase3. Layer M2 wire length = 78508.71
phase3. Layer M3 wire length = 91748.87
phase3. Layer M4 wire length = 68212.74
phase3. Layer M5 wire length = 10454.60
phase3. Layer M6 wire length = 697.76
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer M10 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 110150
phase3. Via VIA12_HV count = 57376
phase3. Via VIA23 count = 47224
phase3. Via VIA34 count = 5104
phase3. Via VIA45 count = 432
phase3. Via VIA56 count = 14
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. Via VIA1011 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  155  Proc 2362 

Congestion utilization per direction:
Average vertical track utilization   =  9.22 %
Peak    vertical track utilization   = 40.54 %
Average horizontal track utilization =  7.72 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 2362 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   22  Alloctr   22  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 2362 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  142  Proc 2362 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used  148  Alloctr  149  Proc 2362 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 32087 of 133612


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    8  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  147  Alloctr  150  Proc 2362 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    8  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  147  Alloctr  150  Proc 2362 

Number of wires with overlap after iteration 1 = 14054 of 95798


Wire length and via report:
---------------------------
Number of M1 wires: 5608                 CONT1: 0
Number of M2 wires: 51724                VIA12_HV: 59675
Number of M3 wires: 34860                VIA23: 57616
Number of M4 wires: 3343                 VIA34: 5848
Number of M5 wires: 256                  VIA45: 490
Number of M6 wires: 7            VIA56: 14
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of M10 wires: 0           VIA910: 0
Number of AP wires: 0            VIA1011: 0
Total number of wires: 95798             vias: 123643

Total M1 wire length: 2426.2
Total M2 wire length: 75681.8
Total M3 wire length: 93402.9
Total M4 wire length: 69330.6
Total M5 wire length: 10528.6
Total M6 wire length: 695.9
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total M10 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 252066.1

Longest M1 wire length: 27.4
Longest M2 wire length: 171.1
Longest M3 wire length: 118.3
Longest M4 wire length: 202.3
Longest M5 wire length: 220.5
Longest M6 wire length: 125.9
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest M10 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used  143  Alloctr  145  Proc 2362 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  152  Alloctr  153  Proc 2362 
Total number of nets = 21695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/441 Partitions, Violations =  0
Routed  2/441 Partitions, Violations =  0
Routed  4/441 Partitions, Violations =  2
Routed  6/441 Partitions, Violations =  2
Routed  8/441 Partitions, Violations =  2
Routed  10/441 Partitions, Violations = 2
Routed  12/441 Partitions, Violations = 2
Routed  14/441 Partitions, Violations = 2
Routed  16/441 Partitions, Violations = 4
Routed  18/441 Partitions, Violations = 4
Routed  20/441 Partitions, Violations = 3
Routed  22/441 Partitions, Violations = 6
Routed  24/441 Partitions, Violations = 6
Routed  26/441 Partitions, Violations = 5
Routed  28/441 Partitions, Violations = 6
Routed  30/441 Partitions, Violations = 6
Routed  32/441 Partitions, Violations = 6
Routed  34/441 Partitions, Violations = 7
Routed  36/441 Partitions, Violations = 12
Routed  38/441 Partitions, Violations = 12
Routed  40/441 Partitions, Violations = 15
Routed  42/441 Partitions, Violations = 20
Routed  44/441 Partitions, Violations = 21
Routed  46/441 Partitions, Violations = 23
Routed  48/441 Partitions, Violations = 24
Routed  50/441 Partitions, Violations = 24
Routed  52/441 Partitions, Violations = 16
Routed  54/441 Partitions, Violations = 21
Routed  56/441 Partitions, Violations = 22
Routed  58/441 Partitions, Violations = 23
Routed  60/441 Partitions, Violations = 24
Routed  62/441 Partitions, Violations = 23
Routed  64/441 Partitions, Violations = 32
Routed  66/441 Partitions, Violations = 36
Routed  68/441 Partitions, Violations = 35
Routed  70/441 Partitions, Violations = 38
Routed  72/441 Partitions, Violations = 37
Routed  74/441 Partitions, Violations = 41
Routed  76/441 Partitions, Violations = 26
Routed  78/441 Partitions, Violations = 38
Routed  80/441 Partitions, Violations = 38
Routed  82/441 Partitions, Violations = 34
Routed  84/441 Partitions, Violations = 33
Routed  86/441 Partitions, Violations = 30
Routed  88/441 Partitions, Violations = 33
Routed  90/441 Partitions, Violations = 37
Routed  92/441 Partitions, Violations = 37
Routed  94/441 Partitions, Violations = 38
Routed  96/441 Partitions, Violations = 40
Routed  98/441 Partitions, Violations = 45
Routed  100/441 Partitions, Violations =        41
Routed  102/441 Partitions, Violations =        38
Routed  104/441 Partitions, Violations =        29
Routed  106/441 Partitions, Violations =        29
Routed  108/441 Partitions, Violations =        31
Routed  110/441 Partitions, Violations =        30
Routed  112/441 Partitions, Violations =        30
Routed  114/441 Partitions, Violations =        28
Routed  116/441 Partitions, Violations =        28
Routed  118/441 Partitions, Violations =        30
Routed  120/441 Partitions, Violations =        44
Routed  122/441 Partitions, Violations =        44
Routed  124/441 Partitions, Violations =        43
Routed  126/441 Partitions, Violations =        53
Routed  128/441 Partitions, Violations =        54
Routed  130/441 Partitions, Violations =        60
Routed  132/441 Partitions, Violations =        63
Routed  134/441 Partitions, Violations =        52
Routed  136/441 Partitions, Violations =        64
Routed  138/441 Partitions, Violations =        65
Routed  140/441 Partitions, Violations =        63
Routed  142/441 Partitions, Violations =        62
Routed  144/441 Partitions, Violations =        68
Routed  146/441 Partitions, Violations =        68
Routed  148/441 Partitions, Violations =        73
Routed  150/441 Partitions, Violations =        71
Routed  152/441 Partitions, Violations =        68
Routed  154/441 Partitions, Violations =        67
Routed  156/441 Partitions, Violations =        68
Routed  158/441 Partitions, Violations =        68
Routed  160/441 Partitions, Violations =        61
Routed  162/441 Partitions, Violations =        53
Routed  164/441 Partitions, Violations =        52
Routed  166/441 Partitions, Violations =        49
Routed  168/441 Partitions, Violations =        63
Routed  170/441 Partitions, Violations =        64
Routed  172/441 Partitions, Violations =        64
Routed  174/441 Partitions, Violations =        63
Routed  176/441 Partitions, Violations =        68
Routed  178/441 Partitions, Violations =        71
Routed  180/441 Partitions, Violations =        78
Routed  182/441 Partitions, Violations =        79
Routed  184/441 Partitions, Violations =        77
Routed  186/441 Partitions, Violations =        69
Routed  188/441 Partitions, Violations =        68
Routed  190/441 Partitions, Violations =        71
Routed  192/441 Partitions, Violations =        72
Routed  194/441 Partitions, Violations =        75
Routed  196/441 Partitions, Violations =        75
Routed  198/441 Partitions, Violations =        71
Routed  200/441 Partitions, Violations =        67
Routed  202/441 Partitions, Violations =        68
Routed  204/441 Partitions, Violations =        83
Routed  206/441 Partitions, Violations =        106
Routed  208/441 Partitions, Violations =        100
Routed  210/441 Partitions, Violations =        101
Routed  212/441 Partitions, Violations =        102
Routed  214/441 Partitions, Violations =        112
Routed  216/441 Partitions, Violations =        119
Routed  218/441 Partitions, Violations =        134
Routed  220/441 Partitions, Violations =        143
Routed  222/441 Partitions, Violations =        145
Routed  224/441 Partitions, Violations =        132
Routed  226/441 Partitions, Violations =        131
Routed  228/441 Partitions, Violations =        134
Routed  230/441 Partitions, Violations =        136
Routed  232/441 Partitions, Violations =        134
Routed  234/441 Partitions, Violations =        129
Routed  236/441 Partitions, Violations =        121
Routed  238/441 Partitions, Violations =        120
Routed  240/441 Partitions, Violations =        122
Routed  242/441 Partitions, Violations =        116
Routed  244/441 Partitions, Violations =        121
Routed  246/441 Partitions, Violations =        114
Routed  248/441 Partitions, Violations =        110
Routed  250/441 Partitions, Violations =        107
Routed  252/441 Partitions, Violations =        107
Routed  254/441 Partitions, Violations =        121
Routed  256/441 Partitions, Violations =        113
Routed  258/441 Partitions, Violations =        118
Routed  260/441 Partitions, Violations =        121
Routed  262/441 Partitions, Violations =        129
Routed  264/441 Partitions, Violations =        123
Routed  266/441 Partitions, Violations =        111
Routed  268/441 Partitions, Violations =        120
Routed  270/441 Partitions, Violations =        120
Routed  272/441 Partitions, Violations =        99
Routed  274/441 Partitions, Violations =        97
Routed  276/441 Partitions, Violations =        87
Routed  278/441 Partitions, Violations =        80
Routed  280/441 Partitions, Violations =        77
Routed  282/441 Partitions, Violations =        70
Routed  284/441 Partitions, Violations =        72
Routed  286/441 Partitions, Violations =        88
Routed  288/441 Partitions, Violations =        88
Routed  290/441 Partitions, Violations =        85
Routed  292/441 Partitions, Violations =        86
Routed  294/441 Partitions, Violations =        83
Routed  296/441 Partitions, Violations =        89
Routed  298/441 Partitions, Violations =        89
Routed  300/441 Partitions, Violations =        91
Routed  302/441 Partitions, Violations =        68
Routed  304/441 Partitions, Violations =        70
Routed  306/441 Partitions, Violations =        70
Routed  308/441 Partitions, Violations =        86
Routed  310/441 Partitions, Violations =        102
Routed  312/441 Partitions, Violations =        112
Routed  314/441 Partitions, Violations =        117
Routed  316/441 Partitions, Violations =        112
Routed  318/441 Partitions, Violations =        108
Routed  320/441 Partitions, Violations =        105
Routed  322/441 Partitions, Violations =        105
Routed  324/441 Partitions, Violations =        87
Routed  326/441 Partitions, Violations =        72
Routed  328/441 Partitions, Violations =        65
Routed  330/441 Partitions, Violations =        82
Routed  332/441 Partitions, Violations =        83
Routed  334/441 Partitions, Violations =        84
Routed  336/441 Partitions, Violations =        84
Routed  338/441 Partitions, Violations =        82
Routed  340/441 Partitions, Violations =        89
Routed  342/441 Partitions, Violations =        94
Routed  344/441 Partitions, Violations =        83
Routed  346/441 Partitions, Violations =        89
Routed  348/441 Partitions, Violations =        95
Routed  350/441 Partitions, Violations =        99
Routed  352/441 Partitions, Violations =        97
Routed  354/441 Partitions, Violations =        94
Routed  356/441 Partitions, Violations =        90
Routed  358/441 Partitions, Violations =        85
Routed  360/441 Partitions, Violations =        84
Routed  362/441 Partitions, Violations =        91
Routed  364/441 Partitions, Violations =        90
Routed  366/441 Partitions, Violations =        93
Routed  368/441 Partitions, Violations =        95
Routed  370/441 Partitions, Violations =        93
Routed  372/441 Partitions, Violations =        90
Routed  374/441 Partitions, Violations =        76
Routed  376/441 Partitions, Violations =        76
Routed  378/441 Partitions, Violations =        77
Routed  380/441 Partitions, Violations =        75
Routed  382/441 Partitions, Violations =        76
Routed  384/441 Partitions, Violations =        74
Routed  386/441 Partitions, Violations =        75
Routed  388/441 Partitions, Violations =        72
Routed  390/441 Partitions, Violations =        84
Routed  392/441 Partitions, Violations =        88
Routed  394/441 Partitions, Violations =        88
Routed  396/441 Partitions, Violations =        89
Routed  398/441 Partitions, Violations =        79
Routed  400/441 Partitions, Violations =        76
Routed  402/441 Partitions, Violations =        85
Routed  404/441 Partitions, Violations =        84
Routed  406/441 Partitions, Violations =        84
Routed  408/441 Partitions, Violations =        94
Routed  410/441 Partitions, Violations =        86
Routed  412/441 Partitions, Violations =        87
Routed  414/441 Partitions, Violations =        85
Routed  416/441 Partitions, Violations =        71
Routed  418/441 Partitions, Violations =        68
Routed  420/441 Partitions, Violations =        67
Routed  422/441 Partitions, Violations =        67
Routed  424/441 Partitions, Violations =        67
Routed  426/441 Partitions, Violations =        67
Routed  428/441 Partitions, Violations =        68
Routed  430/441 Partitions, Violations =        68
Routed  432/441 Partitions, Violations =        67
Routed  434/441 Partitions, Violations =        67
Routed  436/441 Partitions, Violations =        68
Routed  438/441 Partitions, Violations =        67
Routed  440/441 Partitions, Violations =        67

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      67
        Diff net spacing : 1
        Diff net via-cut spacing : 7
        Less than minimum area : 28
        Less than minimum edge length : 1
        Internal-only types : 30

[Iter 0] Elapsed real time: 0:00:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  162  Alloctr  163  Proc 2362 

End DR iteration 0 with 441 parts

Start DR iteration 1: non-uniform partition
Routed  1/54 Partitions, Violations =   62
Routed  2/54 Partitions, Violations =   60
Routed  3/54 Partitions, Violations =   58
Routed  4/54 Partitions, Violations =   56
Routed  5/54 Partitions, Violations =   54
Routed  6/54 Partitions, Violations =   52
Routed  7/54 Partitions, Violations =   50
Routed  8/54 Partitions, Violations =   48
Routed  9/54 Partitions, Violations =   46
Routed  10/54 Partitions, Violations =  45
Routed  11/54 Partitions, Violations =  43
Routed  12/54 Partitions, Violations =  42
Routed  13/54 Partitions, Violations =  42
Routed  14/54 Partitions, Violations =  41
Routed  15/54 Partitions, Violations =  40
Routed  16/54 Partitions, Violations =  39
Routed  17/54 Partitions, Violations =  38
Routed  18/54 Partitions, Violations =  37
Routed  19/54 Partitions, Violations =  36
Routed  20/54 Partitions, Violations =  35
Routed  21/54 Partitions, Violations =  34
Routed  22/54 Partitions, Violations =  33
Routed  23/54 Partitions, Violations =  32
Routed  24/54 Partitions, Violations =  31
Routed  25/54 Partitions, Violations =  30
Routed  26/54 Partitions, Violations =  29
Routed  27/54 Partitions, Violations =  28
Routed  28/54 Partitions, Violations =  28
Routed  29/54 Partitions, Violations =  28
Routed  30/54 Partitions, Violations =  27
Routed  31/54 Partitions, Violations =  26
Routed  32/54 Partitions, Violations =  25
Routed  33/54 Partitions, Violations =  24
Routed  34/54 Partitions, Violations =  23
Routed  35/54 Partitions, Violations =  22
Routed  36/54 Partitions, Violations =  21
Routed  37/54 Partitions, Violations =  20
Routed  38/54 Partitions, Violations =  19
Routed  39/54 Partitions, Violations =  19
Routed  40/54 Partitions, Violations =  18
Routed  41/54 Partitions, Violations =  17
Routed  42/54 Partitions, Violations =  16
Routed  43/54 Partitions, Violations =  15
Routed  44/54 Partitions, Violations =  14
Routed  45/54 Partitions, Violations =  13
Routed  46/54 Partitions, Violations =  12
Routed  47/54 Partitions, Violations =  11
Routed  48/54 Partitions, Violations =  10
Routed  49/54 Partitions, Violations =  9
Routed  50/54 Partitions, Violations =  9
Routed  51/54 Partitions, Violations =  8
Routed  52/54 Partitions, Violations =  7
Routed  53/54 Partitions, Violations =  6
Routed  54/54 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net via-cut spacing : 5

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  162  Alloctr  163  Proc 2362 

End DR iteration 1 with 54 parts

Start DR iteration 2: non-uniform partition
Routed  1/5 Partitions, Violations =    4
Routed  2/5 Partitions, Violations =    3
Routed  3/5 Partitions, Violations =    2
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:22 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  162  Alloctr  163  Proc 2362 

End DR iteration 2 with 5 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 25/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  0
Checked 30/36 Partitions, Violations =  0
Checked 31/36 Partitions, Violations =  0
Checked 32/36 Partitions, Violations =  0
Checked 33/36 Partitions, Violations =  0
Checked 34/36 Partitions, Violations =  0
Checked 35/36 Partitions, Violations =  0
Checked 36/36 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:26 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc   17 
[DRC CHECK] Total (MB): Used  162  Alloctr  163  Proc 2379 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:26 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DR] Stage (MB): Used    2  Alloctr    2  Proc   17 
[DR] Total (MB): Used  146  Alloctr  147  Proc 2379 
[DR: Done] Elapsed real time: 0:00:26 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc   17 
[DR: Done] Total (MB): Used  146  Alloctr  147  Proc 2379 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    262993 micron
Total Number of Contacts =             125644
Total Number of Wires =                102408
Total Number of PtConns =              24290
Total Number of Routed Wires =       102408
Total Routed Wire Length =           256532 micron
Total Number of Routed Contacts =       125644
        Layer             M1 :       2403 micron
        Layer             M2 :      79259 micron
        Layer             M3 :      95889 micron
        Layer             M4 :      73679 micron
        Layer             M5 :      10437 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        488
        Via            VIA34 :       7831
        Via            VIA23 :      57520
        Via            VIA12 :      52737
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6849
        Via    VIA12_HV(rot) :        161
        Via        VIA12_2x1 :          6
        Via   VIA12(rot)_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (10 / 125644 vias)
 
    Layer VIA1       =  0.02% (10     / 59759   vias)
        Weight 1     =  0.02% (10      vias)
        Un-optimized = 99.98% (59749   vias)
    Layer VIA2       =  0.00% (0      / 57520   vias)
        Un-optimized = 100.00% (57520   vias)
    Layer VIA3       =  0.00% (0      / 7831    vias)
        Un-optimized = 100.00% (7831    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (10 / 125644 vias)
 
    Layer VIA1       =  0.02% (10     / 59759   vias)
    Layer VIA2       =  0.00% (0      / 57520   vias)
    Layer VIA3       =  0.00% (0      / 7831    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (10 / 125644 vias)
 
    Layer VIA1       =  0.02% (10     / 59759   vias)
        Weight 1     =  0.02% (10      vias)
        Un-optimized = 99.98% (59749   vias)
    Layer VIA2       =  0.00% (0      / 57520   vias)
        Un-optimized = 100.00% (57520   vias)
    Layer VIA3       =  0.00% (0      / 7831    vias)
        Un-optimized = 100.00% (7831    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon May  2 16:44:57 2022
1
## Optimized routing step
route_opt -skip_initial_route -effort low -power
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : low
ROPT:    Power mode                            : leakage
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Mon May  2 16:44:57 2022

Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:45:08 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          1.58
  Critical Path Slack:           0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.04
  No. of Hold Violations:        6.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17044
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 890
  Inv Cell Count:                 976
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     16106
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31687.790068
  Noncombinational Area:  4446.338601
  Buf/Inv Area:           1848.142847
  Total Buffer Area:          1209.05
  Total Inverter Area:         639.10
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      110154.15
  Net YLength        :      148082.72
  -----------------------------------
  Cell Area:             36134.128669
  Design Area:           36134.128669
  Net Length        :       258236.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         21693
  Nets With Violations:            52
  Max Trans Violations:            52
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               19.83
  -----------------------------------------
  Overall Compile Time:               20.20
  Overall Compile Wall Clock Time:    20.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.01  TNS: 0.04  Number of Violating Paths: 6

  --------------------------------------------------------------------


ROPT:    Running Incremental Optimization Stage             Mon May  2 16:45:08 2022

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 52
  Total moveable cell area: 36099.0
  Total fixed cell area: 35.1
  Total physical cell area: 36134.1
  Core area: (10000 10000 255280 254440)



  Design (Hold)  WNS: 0.0116  TNS: 0.0410  Number of Violating Paths: 6

  Beginning On-Route Optimization 
  --------------------------------

Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Leakage Power Optimization
  -------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01   36134.0      0.00       0.0      24.8                           481813.6250     -0.04  
    0:00:01   36132.9      0.00       0.0      24.8                           481769.4688     -0.04  
    0:00:01   36132.7      0.00       0.0      24.8                           481764.0000     -0.04  
    0:00:01   36132.5      0.00       0.0      24.8                           481758.9062     -0.04  
    0:00:01   36132.4      0.00       0.0      24.8                           481753.7812     -0.04  
    0:00:01   36132.2      0.00       0.0      24.8                           481748.6875     -0.04  
    0:00:01   36132.0      0.00       0.0      24.8                           481743.5625     -0.04  
    0:00:01   36131.8      0.00       0.0      24.8                           481738.4062     -0.04  
    0:00:01   36131.7      0.00       0.0      24.8                           481733.2812     -0.04  
    0:00:01   36131.5      0.00       0.0      24.8                           481728.1250     -0.04  
    0:00:01   36131.3      0.00       0.0      24.8                           481723.0000     -0.04  
    0:00:01   36131.1      0.00       0.0      24.8                           481717.8750     -0.04  
    0:00:01   36131.0      0.00       0.0      24.8                           481712.7188     -0.04  
    0:00:01   36130.8      0.00       0.0      24.8                           481707.5938     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481702.4688     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481691.9688     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481681.9688     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481671.9688     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481662.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481652.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481642.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481632.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481622.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481612.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481602.0000     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481592.0312     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481582.0312     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481572.0312     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481562.0312     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481552.0312     -0.04  
    0:00:01   36130.6      0.00       0.0      24.8                           481544.6562     -0.04  
    0:00:01   36130.2      0.00       0.0      24.8                           481532.9688     -0.04  
    0:00:01   36129.9      0.00       0.0      24.8                           481521.2812     -0.04  
    0:00:01   36129.5      0.00       0.0      24.8                           481509.5938     -0.04  
    0:00:01   36129.2      0.00       0.0      24.8                           481497.9062     -0.04  
    0:00:01   36128.8      0.00       0.0      24.8                           481486.2188     -0.04  
    0:00:01   36128.5      0.00       0.0      24.8                           481474.5312     -0.04  
    0:00:01   36128.5      0.00       0.0      24.8                           481464.6250     -0.04  
    0:00:01   36128.3      0.00       0.0      24.8                           481457.2500     -0.04  
    0:00:01   36128.3      0.00       0.0      24.8                           481447.3438     -0.04  
    0:00:01   36128.1      0.00       0.0      24.8                           481439.9688     -0.04  
    0:00:01   36127.4      0.00       0.0      24.8                           481428.0938     -0.04  
    0:00:01   36127.1      0.00       0.0      24.8                           481419.0938     -0.04  
    0:00:01   36126.7      0.00       0.0      24.8                           481410.0938     -0.04  
    0:00:01   36126.4      0.00       0.0      24.8                           481401.1250     -0.04  
    0:00:01   36126.4      0.00       0.0      24.8                           481397.3438     -0.04  
    0:00:01   36126.4      0.00       0.0      24.8                           481393.5625     -0.04  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01   36127.1      0.00       0.0      24.8 RF0/R0/relu_ready_reg/D   481400.0000     -0.00  
    0:00:01   36127.8      0.00       0.0      24.8 RF0/R0/out3_reg[9]/D      481406.4062     -0.00  
    0:00:01   36129.0      0.00       0.0      26.8 out0_node0_reg[20]/E      481405.7500      0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01   36131.0      0.00       0.0      24.7 out1_node0[17]            481481.3125      0.00  
    0:00:01   36131.5      0.00       0.0      22.6 n6427                     481499.0000      0.00  
    0:00:01   36131.5      0.00       0.0      20.6 n1175                     481505.1875      0.00  
    0:00:02   36133.2      0.00       0.0      18.9 A1/N133                   481558.4688      0.00  
    0:00:02   36133.2      0.00       0.0      18.9 A1/N133                   481558.4688      0.00  
    0:00:02   36133.2      0.00       0.0      17.2 N863                      481562.2500      0.00  
    0:00:02   36135.7      0.00       0.0      15.9 n6610                     481621.6250      0.00  
    0:00:02   36136.6      0.00       0.0      14.5 A1/add_41/carry[12]       481649.3750      0.00  
    0:00:02   36136.6      0.00       0.0      13.3 n1184                     481655.5625      0.00  
    0:00:02   36137.5      0.00       0.0      12.3 N523                      481683.3125      0.00  
    0:00:02   36138.2      0.00       0.0      11.4 out1_node0[8]             481705.5625      0.00  
    0:00:02   36139.1      0.00       0.0      10.5 MF0/M2/N315               481733.3125      0.00  
    0:00:02   36139.1      0.00       0.0       9.7 n6222                     481736.8750      0.00  
    0:00:02   36139.1      0.00       0.0       9.0 n4375                     481748.7812      0.00  
    0:00:02   36139.9      0.00       0.0       8.4 N841                      481776.5312      0.00  
    0:00:02   36140.8      0.00       0.0       7.8 MF0/M2/N316               481804.2812      0.00  
    0:00:02   36140.8      0.00       0.0       7.2 N72                       481812.0938      0.00  
    0:00:02   36141.7      0.00       0.0       6.7 N521                      481847.6562      0.00  
    0:00:02   36141.7      0.00       0.0       6.2 n6242                     481851.2500      0.00  
    0:00:02   36142.6      0.00       0.0       5.7 MF0/M1/N311               481889.0000      0.00  
    0:00:02   36142.6      0.00       0.0       5.2 n6405                     481892.5938      0.00  
    0:00:02   36142.6      0.00       0.0       4.8 n6690                     481898.7812      0.00  
    0:00:02   36143.3      0.00       0.0       4.4 out1_node0[2]             481921.0000      0.00  
    0:00:02   36143.5      0.00       0.0       4.1 out0_node0[17]            481929.9062      0.00  
    0:00:02   36143.5      0.00       0.0       3.8 n6292                     481933.5000      0.00  
    0:00:02   36144.2      0.00       0.0       3.5 out1_node0[7]             481955.7500      0.00  
    0:00:02   36144.2      0.00       0.0       3.3 n6408                     481959.3438      0.00  
    0:00:02   36144.5      0.00       0.0       3.0 n5938                     481969.4062      0.00  
    0:00:02   36144.5      0.00       0.0       2.8 n5883                     481970.7500      0.00  
    0:00:02   36148.2      0.00       0.0       2.6 n6608                     482063.2500      0.00  
    0:00:02   36148.2      0.00       0.0       2.6 n6608                     482063.2500      0.00  
    0:00:02   36148.2      0.00       0.0       2.3 n6254                     482066.8438      0.00  
    0:00:02   36148.2      0.00       0.0       2.1 n6078                     482068.1875      0.00  
    0:00:02   36148.2      0.00       0.0       1.9 n7023                     482069.5000      0.00  
    0:00:02   36148.2      0.00       0.0       1.7 n6178                     482073.0938      0.00  
    0:00:02   36148.4      0.00       0.0       1.5 n6355                     482078.2188      0.00  
    0:00:02   36148.6      0.00       0.0       1.4 n5911                     482085.1562      0.00  
    0:00:02   36148.6      0.00       0.0       1.2 n6256                     482088.7500      0.00  
    0:00:02   36148.6      0.00       0.0       1.1 n6421                     482092.3438      0.00  
    0:00:02   36148.6      0.00       0.0       1.0 MF0/M0/mult_32_2/ab[5][4] 482096.4062      0.00  
    0:00:02   36148.6      0.00       0.0       0.9 n3272                     482106.1250      0.00  
    0:00:02   36148.6      0.00       0.0       0.7 out1_node3[1]             482109.7188      0.00  
    0:00:02   36148.8      0.00       0.0       0.7 n6353                     482114.8750      0.00  
    0:00:02   36148.8      0.00       0.0       0.6 n5961                     482116.1875      0.00  
    0:00:02   36149.5      0.00       0.0       0.5 A1/add_29/carry[12]       482125.2812      0.00  
    0:00:02   36150.2      0.00       0.0       0.4 out1_node0[5]             482147.5312      0.00  
    0:00:02   36150.2      0.00       0.0       0.3 n2031                     482152.3438      0.00  
    0:00:02   36150.2      0.00       0.0       0.2 out0_node0[10]            482155.9375      0.00  
    0:00:03   36150.2      0.00       0.0       0.1 n6158                     482157.2500      0.00  
    0:00:03   36151.9      0.00       0.0       0.1 A1/N134                   482210.5312      0.00  
    0:00:03   36151.9      0.00       0.0       0.1 A1/N134                   482210.5312      0.00  
    0:00:03   36151.9      0.00       0.0       0.1 n6332                     482214.1250      0.00  
    0:00:03   36152.1      0.00       0.0       0.0 n6316                     482219.2500      0.00  
    0:00:03   36152.1      0.00       0.0       0.0 out1_node2[15]            482222.8438      0.00  
    0:00:03   36152.5      0.00       0.0       0.0 n5978                     482232.9375      0.00  
    0:00:03   36152.7      0.00       0.0       0.0 n6317                     482238.0625      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:45:11 2022
****************************************
Std cell utilization: 60.30%  (204947/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.28%  (204748/(339888-199))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        204947   sites, (non-fixed:204748 fixed:199)
                      17053    cells, (non-fixed:17045  fixed:8)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      199      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       72 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:45:11 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---

Total 50 (out of 17045) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:45:11 2022
****************************************

avg cell displacement:    0.154 um ( 0.12 row height)
max cell displacement:    0.262 um ( 0.21 row height)
std deviation:            0.074 um ( 0.06 row height)
number of cell moved:         9 cells (out of 17045 cells)

Total 0 cells has large displacement (e.g. > 3.780 um or 3 row height)

Legalizing 44 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:45:11 2022
****************************************

avg cell displacement:    2.205 um ( 1.75 row height)
max cell displacement:    3.984 um ( 3.16 row height)
std deviation:            1.358 um ( 1.08 row height)
number of cell moved:        22 cells (out of 17045 cells)

Largest displacement cells:
  Cell: add_2_root_add_0_root_add_165_3/U1_12 (FA1D0BWP)
    Input location: (235.120 100.720)
    Legal location: (231.340 99.460)
    Displacement: 3.984 um, e.g. 3.16 row height.
  Cell: U3241 (XOR2D0BWP)
    Input location: (215.380 76.780)
    Legal location: (214.680 73.000)
    Displacement: 3.844 um, e.g. 3.05 row height.

Total 2 cells has large displacement (e.g. > 3.780 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Split 8 nets of total 8 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Mon May  2 16:45:15 2022
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon May  2 16:45:15 2022

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used  131  Alloctr  131  Proc    0 
[ECO: Extraction] Total (MB): Used  138  Alloctr  139  Proc 2379 
Num of eco nets = 21704
Num of open eco nets = 129
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used  133  Alloctr  133  Proc    0 
[ECO: Init] Total (MB): Used  140  Alloctr  141  Proc 2379 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  144  Alloctr  145  Proc 2379 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,265.28,264.44)
Number of routing layers = 11
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer M10, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  152  Alloctr  153  Proc 2379 
Net statistics:
Total number of nets     = 21704
Number of nets to route  = 129
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
Number of nets with max-layer-mode hard = 9
127 nets are partially connected,
 of which 127 are detail routed and 0 are global routed.
21575 nets are fully connected,
 of which 21575 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  159  Alloctr  160  Proc 2379 
Average gCell capacity  3.41     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  8.98     on layer (3)    M3
Average gCell capacity  9.01     on layer (4)    M4
Average gCell capacity  8.99     on layer (5)    M5
Average gCell capacity  9.01     on layer (6)    M6
Average gCell capacity  8.99     on layer (7)    M7
Average gCell capacity  9.01     on layer (8)    M8
Average gCell capacity  1.51     on layer (9)    M9
Average gCell capacity  1.51     on layer (10)   M10
Average gCell capacity  0.24     on layer (11)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.02  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.02  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.02  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 1.58  on layer (10)   M10
Average number of tracks per gCell 0.25  on layer (11)   AP
Number of gCells = 485100
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  160  Alloctr  161  Proc 2379 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used  161  Alloctr  162  Proc 2379 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  161  Alloctr  162  Proc 2379 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  161  Alloctr  162  Proc 2379 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.21 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.8 21.0 21.0 18.6 11.0 4.14 1.02 0.15 0.01 0.00 0.00 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.24 1.28 0.39 0.00 0.06 0.00 0.00 0.00
M4       36.8 22.3 18.3 13.2 5.73 2.26 0.72 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.88 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.45 5.91 4.89 2.79 1.29 0.48 0.17 0.05 0.00 0.01 0.00 0.00 0.00


Initial. Total Wire Length = 291.98
Initial. Layer M1 wire length = 4.99
Initial. Layer M2 wire length = 165.49
Initial. Layer M3 wire length = 120.48
Initial. Layer M4 wire length = 1.02
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer M10 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 201
Initial. Via VIA12_HV count = 103
Initial. Via VIA23 count = 93
Initial. Via VIA34 count = 5
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. Via VIA1011 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  161  Alloctr  162  Proc 2379 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.21 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.8 21.0 21.0 18.6 11.0 4.14 1.02 0.15 0.01 0.00 0.00 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.24 1.28 0.39 0.00 0.06 0.00 0.00 0.00
M4       36.8 22.3 18.3 13.2 5.73 2.26 0.72 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.88 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.45 5.91 4.89 2.79 1.29 0.48 0.17 0.05 0.00 0.01 0.00 0.00 0.00


phase1. Total Wire Length = 291.98
phase1. Layer M1 wire length = 4.99
phase1. Layer M2 wire length = 165.49
phase1. Layer M3 wire length = 120.48
phase1. Layer M4 wire length = 1.02
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer M10 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 201
phase1. Via VIA12_HV count = 103
phase1. Via VIA23 count = 93
phase1. Via VIA34 count = 5
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. Via VIA1011 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  161  Alloctr  162  Proc 2379 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.21 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       22.8 21.0 21.0 18.6 11.0 4.14 1.02 0.15 0.01 0.00 0.00 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.24 1.28 0.39 0.00 0.06 0.00 0.00 0.00
M4       36.8 22.3 18.3 13.2 5.73 2.26 0.72 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.9 0.88 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.45 5.91 4.89 2.79 1.29 0.48 0.17 0.05 0.00 0.01 0.00 0.00 0.00


phase2. Total Wire Length = 291.98
phase2. Layer M1 wire length = 4.99
phase2. Layer M2 wire length = 165.49
phase2. Layer M3 wire length = 120.48
phase2. Layer M4 wire length = 1.02
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer M10 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 201
phase2. Via VIA12_HV count = 103
phase2. Via VIA23 count = 93
phase2. Via VIA34 count = 5
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. Via VIA1011 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  161  Alloctr  162  Proc 2379 

Congestion utilization per direction:
Average vertical track utilization   =  8.91 %
Peak    vertical track utilization   = 40.54 %
Average horizontal track utilization =  7.61 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -4  Proc    0 
[GR: Done] Total (MB): Used  158  Alloctr  159  Proc 2379 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   14  Alloctr   14  Proc    0 
[GR: Done] Total (MB): Used  158  Alloctr  159  Proc 2379 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used  147  Alloctr  148  Proc 2379 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used  140  Alloctr  140  Proc    0 
[ECO: GR] Total (MB): Used  147  Alloctr  148  Proc 2379 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  146  Alloctr  147  Proc 2379 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 164 of 487


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  147  Alloctr  148  Proc 2386 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  147  Alloctr  148  Proc 2386 

Number of wires with overlap after iteration 1 = 92 of 363


Wire length and via report:
---------------------------
Number of M1 wires: 64           CONT1: 0
Number of M2 wires: 168                  VIA12_HV: 174
Number of M3 wires: 112                  VIA23: 180
Number of M4 wires: 17           VIA34: 27
Number of M5 wires: 2            VIA45: 4
Number of M6 wires: 0            VIA56: 0
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of M10 wires: 0           VIA910: 0
Number of AP wires: 0            VIA1011: 0
Total number of wires: 363               vias: 385

Total M1 wire length: 14.9
Total M2 wire length: 132.0
Total M3 wire length: 142.2
Total M4 wire length: 48.3
Total M5 wire length: 1.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total M10 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 338.9

Longest M1 wire length: 2.1
Longest M2 wire length: 7.4
Longest M3 wire length: 25.8
Longest M4 wire length: 31.2
Longest M5 wire length: 0.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest M10 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used  143  Alloctr  144  Proc 2386 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used  136  Alloctr  136  Proc    7 
[ECO: CDR] Total (MB): Used  143  Alloctr  144  Proc 2386 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/36 Partitions, Violations =   9
Checked 2/36 Partitions, Violations =   32
Checked 3/36 Partitions, Violations =   121
Checked 4/36 Partitions, Violations =   139
Checked 5/36 Partitions, Violations =   141
Checked 6/36 Partitions, Violations =   141
Checked 7/36 Partitions, Violations =   193
Checked 8/36 Partitions, Violations =   193
Checked 9/36 Partitions, Violations =   221
Checked 10/36 Partitions, Violations =  298
Checked 11/36 Partitions, Violations =  387
Checked 12/36 Partitions, Violations =  387
Checked 13/36 Partitions, Violations =  440
Checked 14/36 Partitions, Violations =  531
Checked 15/36 Partitions, Violations =  531
Checked 16/36 Partitions, Violations =  612
Checked 17/36 Partitions, Violations =  633
Checked 18/36 Partitions, Violations =  633
Checked 19/36 Partitions, Violations =  634
Checked 20/36 Partitions, Violations =  638
Checked 21/36 Partitions, Violations =  641
Checked 22/36 Partitions, Violations =  680
Checked 23/36 Partitions, Violations =  689
Checked 24/36 Partitions, Violations =  689
Checked 25/36 Partitions, Violations =  689
Checked 26/36 Partitions, Violations =  693
Checked 27/36 Partitions, Violations =  782
Checked 28/36 Partitions, Violations =  811
Checked 29/36 Partitions, Violations =  814
Checked 30/36 Partitions, Violations =  814
Checked 31/36 Partitions, Violations =  814
Checked 32/36 Partitions, Violations =  814
Checked 33/36 Partitions, Violations =  814
Checked 34/36 Partitions, Violations =  814
Checked 35/36 Partitions, Violations =  814
Checked 36/36 Partitions, Violations =  814

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      814

[DRC CHECK] Elapsed real time: 0:00:05 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  160  Alloctr  161  Proc 2386 

Total Wire Length =                    263094 micron
Total Number of Contacts =             125791
Total Number of Wires =                102059
Total Number of PtConns =              24762
Total Number of Routed Wires =       102059
Total Routed Wire Length =           256605 micron
Total Number of Routed Contacts =       125791
        Layer             M1 :       2416 micron
        Layer             M2 :      79315 micron
        Layer             M3 :      95916 micron
        Layer             M4 :      73680 micron
        Layer             M5 :      10439 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        492
        Via            VIA34 :       7849
        Via            VIA23 :      57594
        Via            VIA12 :      52739
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6900
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :          6
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (9 / 125791 vias)
 
    Layer VIA1       =  0.02% (9      / 59810   vias)
        Weight 1     =  0.02% (9       vias)
        Un-optimized = 99.98% (59801   vias)
    Layer VIA2       =  0.00% (0      / 57594   vias)
        Un-optimized = 100.00% (57594   vias)
    Layer VIA3       =  0.00% (0      / 7849    vias)
        Un-optimized = 100.00% (7849    vias)
    Layer VIA4       =  0.00% (0      / 492     vias)
        Un-optimized = 100.00% (492     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (9 / 125791 vias)
 
    Layer VIA1       =  0.02% (9      / 59810   vias)
    Layer VIA2       =  0.00% (0      / 57594   vias)
    Layer VIA3       =  0.00% (0      / 7849    vias)
    Layer VIA4       =  0.00% (0      / 492     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (9 / 125791 vias)
 
    Layer VIA1       =  0.02% (9      / 59810   vias)
        Weight 1     =  0.02% (9       vias)
        Un-optimized = 99.98% (59801   vias)
    Layer VIA2       =  0.00% (0      / 57594   vias)
        Un-optimized = 100.00% (57594   vias)
    Layer VIA3       =  0.00% (0      / 7849    vias)
        Un-optimized = 100.00% (7849    vias)
    Layer VIA4       =  0.00% (0      / 492     vias)
        Un-optimized = 100.00% (492     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Total number of nets = 21704, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/60 Partitions, Violations =   763
Routed  2/60 Partitions, Violations =   691
Routed  3/60 Partitions, Violations =   658
Routed  4/60 Partitions, Violations =   601
Routed  5/60 Partitions, Violations =   555
Routed  6/60 Partitions, Violations =   513
Routed  7/60 Partitions, Violations =   456
Routed  8/60 Partitions, Violations =   444
Routed  9/60 Partitions, Violations =   410
Routed  10/60 Partitions, Violations =  382
Routed  11/60 Partitions, Violations =  355
Routed  12/60 Partitions, Violations =  334
Routed  13/60 Partitions, Violations =  271
Routed  14/60 Partitions, Violations =  251
Routed  15/60 Partitions, Violations =  242
Routed  16/60 Partitions, Violations =  227
Routed  17/60 Partitions, Violations =  213
Routed  18/60 Partitions, Violations =  204
Routed  19/60 Partitions, Violations =  196
Routed  20/60 Partitions, Violations =  189
Routed  21/60 Partitions, Violations =  183
Routed  22/60 Partitions, Violations =  177
Routed  23/60 Partitions, Violations =  171
Routed  24/60 Partitions, Violations =  159
Routed  25/60 Partitions, Violations =  143
Routed  26/60 Partitions, Violations =  136
Routed  27/60 Partitions, Violations =  132
Routed  28/60 Partitions, Violations =  126
Routed  29/60 Partitions, Violations =  104
Routed  30/60 Partitions, Violations =  100
Routed  31/60 Partitions, Violations =  96
Routed  32/60 Partitions, Violations =  92
Routed  33/60 Partitions, Violations =  88
Routed  34/60 Partitions, Violations =  84
Routed  35/60 Partitions, Violations =  80
Routed  36/60 Partitions, Violations =  76
Routed  37/60 Partitions, Violations =  73
Routed  38/60 Partitions, Violations =  65
Routed  39/60 Partitions, Violations =  57
Routed  40/60 Partitions, Violations =  48
Routed  41/60 Partitions, Violations =  45
Routed  42/60 Partitions, Violations =  38
Routed  43/60 Partitions, Violations =  35
Routed  44/60 Partitions, Violations =  33
Routed  45/60 Partitions, Violations =  31
Routed  46/60 Partitions, Violations =  29
Routed  47/60 Partitions, Violations =  28
Routed  48/60 Partitions, Violations =  27
Routed  49/60 Partitions, Violations =  26
Routed  50/60 Partitions, Violations =  20
Routed  51/60 Partitions, Violations =  17
Routed  52/60 Partitions, Violations =  16
Routed  53/60 Partitions, Violations =  15
Routed  54/60 Partitions, Violations =  14
Routed  55/60 Partitions, Violations =  13
Routed  56/60 Partitions, Violations =  12
Routed  57/60 Partitions, Violations =  11
Routed  58/60 Partitions, Violations =  10
Routed  59/60 Partitions, Violations =  7
Routed  60/60 Partitions, Violations =  6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Less than minimum area : 3
        Internal-only types : 3

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  160  Alloctr  161  Proc 2386 

End DR iteration 0 with 60 parts

Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    4
Routed  2/5 Partitions, Violations =    3
Routed  3/5 Partitions, Violations =    2
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  160  Alloctr  161  Proc 2386 

End DR iteration 1 with 5 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    263097 micron
Total Number of Contacts =             125727
Total Number of Wires =                102090
Total Number of PtConns =              24814
Total Number of Routed Wires =       102090
Total Routed Wire Length =           256596 micron
Total Number of Routed Contacts =       125727
        Layer             M1 :       2401 micron
        Layer             M2 :      79323 micron
        Layer             M3 :      95926 micron
        Layer             M4 :      73684 micron
        Layer             M5 :      10435 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        488
        Via            VIA34 :       7843
        Via            VIA23 :      57580
        Via            VIA12 :      52726
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6868
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  152  Alloctr  153  Proc 2386 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  153  Alloctr  154  Proc 2386 
[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR] Total (MB): Used  144  Alloctr  145  Proc 2386 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  144  Alloctr  145  Proc 2386 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = n6791
Net 2 = n6610
Net 3 = n6621
Net 4 = n6624
Net 5 = n6628
Net 6 = n6641
Net 7 = n6650
Net 8 = n6410
Net 9 = n6426
Net 10 = n6427
Net 11 = n6608
Net 12 = n6353
Net 13 = n6355
Net 14 = n5738
Net 15 = n5745
Net 16 = n5805
Net 17 = n5736
Net 18 = n5737
Net 19 = n6834
Net 20 = n6853
Net 21 = A1\/N194
Net 22 = A1\/N134
Net 23 = A1\/N118
Net 24 = A1\/N133
Net 25 = A1\/N388
Net 26 = A1\/add_1_root_add_37_2\/carry[3]
Net 27 = A1\/N177
Net 28 = A1\/add_1_root_add_38_2\/carry[3]
Net 29 = A1\/add_1_root_add_37_2\/carry[4]
Net 30 = A1\/add_1_root_add_38_2\/carry[2]
Net 31 = A1\/N23
Net 32 = y1_n1_relu[3]
Net 33 = A1\/N105
Net 34 = A1\/add_35\/carry[4]
Net 35 = A1\/add_35\/carry[2]
Net 36 = y1_n1_relu[2]
Net 37 = A1\/N104
Net 38 = A1\/add_35\/carry[3]
Net 39 = y2_n1_relu[11]
Net 40 = A1\/add_41\/carry[11]
Net 41 = A1\/N215
Net 42 = A1\/add_41_2\/carry[11]
Net 43 = A1\/N229
Net 44 = MF0\/M3\/mult_32_2\/A1[2]
Net 45 = MF0\/M2\/add_2_root_add_0_root_add_34_3\/carry[5]
Net 46 = MF0\/M2\/N187
Net 47 = MF0\/M0\/N150
Net 48 = MF0\/M1\/N299
Net 49 = MF0\/M1\/N311
Net 50 = MF0\/M2\/N315
Net 51 = MF0\/M2\/N304
Net 52 = MF0\/M2\/add_2_root_add_0_root_add_34_3\/carry[6]
Net 53 = N902
Net 54 = add_0_root_add_0_root_add_169_3\/carry[5]
Net 55 = N721
Net 56 = N34
Net 57 = mult_173_2\/SUMB[1][2]
Net 58 = N443
Net 59 = MF0\/M2\/mult_33_2\/A1[0]
Net 60 = MF0\/M2\/mult_33_4\/A1[0]
Net 61 = MF0\/M2\/add_1_root_add_0_root_add_33_3\/carry[2]
Net 62 = MF0\/M2\/N200
Net 63 = MF0\/M1\/add_2_root_add_0_root_add_34_3\/carry[2]
Net 64 = MF0\/M2\/add_1_root_add_0_root_add_33_3\/carry[3]
Net 65 = MF0\/M2\/N316
Net 66 = MF0\/M2\/add_2_root_add_0_root_add_34_3\/carry[7]
Net 67 = N396
Net 68 = N501
Net 69 = add_2_root_add_0_root_add_165_3\/carry[11]
Net 70 = N441
Net 71 = N502
Net 72 = add_2_root_add_0_root_add_165_3\/carry[12]
Net 73 = N503
Net 74 = add_2_root_add_0_root_add_165_3\/carry[13]
Net 75 = add_2_root_add_0_root_add_165_3\/carry[14]
Net 76 = N261
Net 77 = add_1_root_add_0_root_add_161_3\/carry[16]
Net 78 = add_1_root_add_0_root_add_161_3\/carry[17]
Net 79 = N1080
Net 80 = N508
Net 81 = N894
Net 82 = MF0\/M2\/N313
Net 83 = add_0_root_add_0_root_add_169_3\/carry[4]
Net 84 = N521
Net 85 = N663
Net 86 = N522
Net 87 = N767
Net 88 = N523
Net 89 = add_0_root_add_0_root_add_161_3\/carry[18]
Net 90 = N199
Net 91 = N914
Net 92 = N283
Net 93 = N841
Net 94 = n5691
Net 95 = n6891
Net 96 = y3_n2_relu[9]
Net 97 = n6926
Net 98 = y1_n2_relu[2]
Net 99 = y1_n3_relu[3]
Net 100 = n6957
.... and 123 other nets
Total number of changed nets = 223 (out of 21704)

[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  144  Alloctr  145  Proc 2386 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: DR] Stage (MB): Used  137  Alloctr  137  Proc    7 
[ECO: DR] Total (MB): Used  144  Alloctr  145  Proc 2386 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    263097 micron
Total Number of Contacts =             125727
Total Number of Wires =                102090
Total Number of PtConns =              24814
Total Number of Routed Wires =       102090
Total Routed Wire Length =           256596 micron
Total Number of Routed Contacts =       125727
        Layer             M1 :       2401 micron
        Layer             M2 :      79323 micron
        Layer             M3 :      95926 micron
        Layer             M4 :      73684 micron
        Layer             M5 :      10435 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        488
        Via            VIA34 :       7843
        Via            VIA23 :      57580
        Via            VIA12 :      52726
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6868
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21704
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    263097 micron
Total Number of Contacts =             125727
Total Number of Wires =                102090
Total Number of PtConns =              24814
Total Number of Routed Wires =       102090
Total Routed Wire Length =           256596 micron
Total Number of Routed Contacts =       125727
        Layer             M1 :       2401 micron
        Layer             M2 :      79323 micron
        Layer             M3 :      95926 micron
        Layer             M4 :      73684 micron
        Layer             M5 :      10435 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        488
        Via            VIA34 :       7843
        Via            VIA23 :      57580
        Via            VIA12 :      52726
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6868
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 223 nets
[ECO: End] Elapsed real time: 0:00:11 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: End] Stage (MB): Used    0  Alloctr    1  Proc    7 
[ECO: End] Total (MB): Used    8  Alloctr    9  Proc 2386 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon May  2 16:45:27 2022

  Loading design 'top'
Information: The library cell 'TIELBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP' in the library 'tcbn45gsbwptc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:45:36 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.61
  Critical Path Slack:           0.04
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17053
  Buf/Inv Cell Count:            1875
  Buf Cell Count:                 899
  Inv Cell Count:                 976
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     16115
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31706.312068
  Noncombinational Area:  4446.338601
  Buf/Inv Area:           1862.078448
  Total Buffer Area:          1221.92
  Total Inverter Area:         640.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      110189.31
  Net YLength        :      148145.45
  -----------------------------------
  Cell Area:             36152.650669
  Design Area:           36152.650669
  Net Length        :       258334.77


  Design Rules
  -----------------------------------
  Total Number of Nets:         21702
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               21.82
  -----------------------------------------
  Overall Compile Time:               22.29
  Overall Compile Wall Clock Time:    22.49

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 9 power ports and 9 ground ports
1
## Incremental route to clean up DRCs
route_zrt_detail -incremental true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 25/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  0
Checked 30/36 Partitions, Violations =  0
Checked 31/36 Partitions, Violations =  0
Checked 32/36 Partitions, Violations =  0
Checked 33/36 Partitions, Violations =  0
Checked 34/36 Partitions, Violations =  0
Checked 35/36 Partitions, Violations =  0
Checked 36/36 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  158  Alloctr  159  Proc 2386 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used  142  Alloctr  141  Proc    0 
[Dr init] Total (MB): Used  150  Alloctr  151  Proc 2386 
Total number of nets = 21704, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 3

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used  134  Alloctr  133  Proc    0 
[DR] Total (MB): Used  142  Alloctr  143  Proc 2386 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used  134  Alloctr  133  Proc    0 
[DR: Done] Total (MB): Used  142  Alloctr  143  Proc 2386 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    263097 micron
Total Number of Contacts =             125727
Total Number of Wires =                102076
Total Number of PtConns =              24828
Total Number of Routed Wires =       102076
Total Routed Wire Length =           256595 micron
Total Number of Routed Contacts =       125727
        Layer             M1 :       2401 micron
        Layer             M2 :      79323 micron
        Layer             M3 :      95926 micron
        Layer             M4 :      73684 micron
        Layer             M5 :      10435 micron
        Layer             M6 :        684 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         24
        Via            VIA45 :        488
        Via            VIA34 :       7843
        Via            VIA23 :      57580
        Via            VIA12 :      52726
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6868
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125727 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7843    vias)
        Un-optimized = 100.00% (7843    vias)
    Layer VIA4       =  0.00% (0      / 488     vias)
        Un-optimized = 100.00% (488     vias)
    Layer VIA5       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21704
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
## Dump reports after routing
report_placement_utilization > ./reports/route.utilization.rpt
report_qor_snapshot          > ./reports/route.qor_snapshot.rpt
report_qor                   > ./reports/route.qor.rpt
report_area                  > ./reports/route.area.rpt
report_power                 > ./reports/route.power.rpt
report_timing -delay max -max_paths 20 > ./reports/route.timing.setup.rpt
report_timing -delay min -max_paths 20 > ./reports/route.timing.hold.rpt
write_verilog ./outputs/${module}.route.vg
Generating description for top level cell.
Processing module top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
###########################################################################
## Post-route procedures for DRC, LVS
###########################################################################
insert_stdcell_filler           -cell_with_metal  "GFILL10BWP GFILL4BWP GFILL3BWP GFILL2BWP GFILLBWP"         -connect_to_power {VDD}         -connect_to_ground {VSS}
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    17053 placeable cells
    0 cover cells
    394 IO cells/pins
    17447 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 194 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <GFILL10BWP> and connecting PG nets...
    0 filler cells with master <GFILL10BWP> were inserted
Filling cell with master <GFILL4BWP> and connecting PG nets...
    0 filler cells with master <GFILL4BWP> were inserted
Filling cell with master <GFILL3BWP> and connecting PG nets...
    0 filler cells with master <GFILL3BWP> were inserted
Filling cell with master <GFILL2BWP> and connecting PG nets...
    0 filler cells with master <GFILL2BWP> were inserted
Filling cell with master <GFILLBWP> and connecting PG nets...
    0 filler cells with master <GFILLBWP> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  150  Alloctr  151  Proc 2394 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End Removing Filler Cells] Total (MB): Used  151  Alloctr  152  Proc 2394 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
## Establish PWR/GND connections
derive_pg_connection -power_net VDD -power_pin VDD     -ground_net VSS -ground_pin VSS -create_port top
Information: Total 0 ports created
Information: connected 0 power ports and 0 ground ports
1
# preroute_standard_cells -connect horizontal 
preroute_standard_cells   -nets {VDD VSS}   -port_filter_mode off   -route_pins_on_layer M1   -cell_master_filter_mode off   -cell_instance_filter_mode off   -voltage_area_filter_mode off
Using [6 x 6] Fat Wire Table for M1
Using [6 x 6] Fat Wire Table for M2
Using [6 x 6] Fat Wire Table for M3
Using [6 x 6] Fat Wire Table for M4
Using [6 x 6] Fat Wire Table for M5
Using [6 x 6] Fat Wire Table for M6
Using [6 x 6] Fat Wire Table for M7
Using [6 x 6] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
Using [3 x 3] Fat Wire Table for M10
Using [5 x 5] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for VIA7
Using [3 x 3] Fat Wire Table for VIA8
Using [3 x 3] Fat Wire Table for VIA9
Prerouting standard cells horizontally: 
 [10.35%]  
 [21.40%]  
 [31.81%]  
 [42.98%]  
 [53.57%]  
 [64.31%]  
 [74.88%]  
 [85.66%]  
 [96.25%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:01
        Peak Memory =      755M Data =        3M
1
## Incremental route to clean up DRCs
route_zrt_detail -incremental true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   61
Checked 2/36 Partitions, Violations =   61
Checked 3/36 Partitions, Violations =   61
Checked 4/36 Partitions, Violations =   61
Checked 5/36 Partitions, Violations =   61
Checked 6/36 Partitions, Violations =   73
Checked 7/36 Partitions, Violations =   224
Checked 8/36 Partitions, Violations =   224
Checked 9/36 Partitions, Violations =   224
Checked 10/36 Partitions, Violations =  224
Checked 11/36 Partitions, Violations =  224
Checked 12/36 Partitions, Violations =  228
Checked 13/36 Partitions, Violations =  373
Checked 14/36 Partitions, Violations =  373
Checked 15/36 Partitions, Violations =  373
Checked 16/36 Partitions, Violations =  373
Checked 17/36 Partitions, Violations =  373
Checked 18/36 Partitions, Violations =  413
Checked 19/36 Partitions, Violations =  479
Checked 20/36 Partitions, Violations =  479
Checked 21/36 Partitions, Violations =  479
Checked 22/36 Partitions, Violations =  479
Checked 23/36 Partitions, Violations =  479
Checked 24/36 Partitions, Violations =  527
Checked 25/36 Partitions, Violations =  547
Checked 26/36 Partitions, Violations =  547
Checked 27/36 Partitions, Violations =  547
Checked 28/36 Partitions, Violations =  547
Checked 29/36 Partitions, Violations =  547
Checked 30/36 Partitions, Violations =  591
Checked 31/36 Partitions, Violations =  593
Checked 32/36 Partitions, Violations =  593
Checked 33/36 Partitions, Violations =  593
Checked 34/36 Partitions, Violations =  593
Checked 35/36 Partitions, Violations =  593
Checked 36/36 Partitions, Violations =  595
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  160  Alloctr  161  Proc 2386 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used  142  Alloctr  141  Proc    0 
[Dr init] Total (MB): Used  152  Alloctr  153  Proc 2386 
Total number of nets = 21704, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 3

Start DR iteration 3: non-uniform partition
Routed  1/39 Partitions, Violations =   542
Routed  2/39 Partitions, Violations =   500
Routed  3/39 Partitions, Violations =   443
Routed  4/39 Partitions, Violations =   376
Routed  5/39 Partitions, Violations =   357
Routed  6/39 Partitions, Violations =   356
Routed  7/39 Partitions, Violations =   324
Routed  8/39 Partitions, Violations =   296
Routed  9/39 Partitions, Violations =   272
Routed  10/39 Partitions, Violations =  242
Routed  11/39 Partitions, Violations =  234
Routed  12/39 Partitions, Violations =  210
Routed  13/39 Partitions, Violations =  194
Routed  14/39 Partitions, Violations =  187
Routed  15/39 Partitions, Violations =  171
Routed  16/39 Partitions, Violations =  153
Routed  17/39 Partitions, Violations =  135
Routed  18/39 Partitions, Violations =  131
Routed  19/39 Partitions, Violations =  121
Routed  20/39 Partitions, Violations =  119
Routed  21/39 Partitions, Violations =  117
Routed  22/39 Partitions, Violations =  105
Routed  23/39 Partitions, Violations =  95
Routed  24/39 Partitions, Violations =  87
Routed  25/39 Partitions, Violations =  85
Routed  26/39 Partitions, Violations =  73
Routed  27/39 Partitions, Violations =  63
Routed  28/39 Partitions, Violations =  59
Routed  29/39 Partitions, Violations =  57
Routed  30/39 Partitions, Violations =  57
Routed  31/39 Partitions, Violations =  49
Routed  32/39 Partitions, Violations =  41
Routed  33/39 Partitions, Violations =  33
Routed  34/39 Partitions, Violations =  27
Routed  35/39 Partitions, Violations =  19
Routed  36/39 Partitions, Violations =  13
Routed  37/39 Partitions, Violations =  13
Routed  38/39 Partitions, Violations =  5
Routed  39/39 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1

[Iter 3] Elapsed real time: 0:00:08 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 3] Stage (MB): Used  150  Alloctr  150  Proc    0 
[Iter 3] Total (MB): Used  160  Alloctr  161  Proc 2386 

End DR iteration 3 with 39 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:08 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 4] Stage (MB): Used  150  Alloctr  150  Proc    0 
[Iter 4] Total (MB): Used  160  Alloctr  161  Proc 2386 

End DR iteration 4 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used  134  Alloctr  134  Proc    0 
[DR] Total (MB): Used  144  Alloctr  145  Proc 2386 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used  134  Alloctr  134  Proc    0 
[DR: Done] Total (MB): Used  144  Alloctr  145  Proc 2386 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    263101 micron
Total Number of Contacts =             125737
Total Number of Wires =                102155
Total Number of PtConns =              24830
Total Number of Routed Wires =       102155
Total Routed Wire Length =           256599 micron
Total Number of Routed Contacts =       125737
        Layer             M1 :       2401 micron
        Layer             M2 :      79227 micron
        Layer             M3 :      95929 micron
        Layer             M4 :      73689 micron
        Layer             M5 :      10437 micron
        Layer             M6 :        775 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         28
        Via            VIA45 :        490
        Via            VIA34 :       7847
        Via            VIA23 :      57580
        Via            VIA12 :      52725
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6869
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21704
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
set_clock_uncertainty 0.15 [get_clocks clk]
Information: linking reference library : /cae/apps/data/tsmclibs-2013/digital/Back_End/milkyway/tcbn45gsbwp_120a/frame_only_HVH_0d5_0/tcbn45gsbwp. (PSYN-878)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PCLAMP2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDDWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDIDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDISDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO02CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO04CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU02SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU04SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUSDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW02DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW04DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDUWDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO01DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO02DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXO03DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE1DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE2DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PDXOE3DG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRB24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRCUT' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRD24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRDW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO08CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO12CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO16CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRO24CDG' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRT24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU08SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU12SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU16SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRU24SDGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW08DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW12DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW16DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PRUW24DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD2POC' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS1DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2ANA' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS2DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS3DGZ' cell in the 'tpfn45gsgv18tc' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {tcbn45gsbwptc.db, tpfn45gsgv18tc.db, tcbn45gsbwptc.db}. (MWDC-290)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  top                         top.CEL
  tcbn45gsbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
1
## Dump reports after routing
report_placement_utilization > ./reports/post_route.utilization.rpt
report_qor_snapshot          > ./reports/post_route.qor_snapshot.rpt
report_qor                   > ./reports/post_route.qor.rpt
report_area                  > ./reports/post_route.area.rpt
report_power                 > ./reports/post_route.power.rpt
report_timing -delay max -max_paths 20 > ./reports/post_route.timing.setup.rpt
report_timing -delay min -max_paths 20 > ./reports/post_route.timing.hold.rpt
verify_pg_nets   > ./reports/post_route.pg_nets.rpt
verify_lvs       > ./reports/post_route.lvs.rpt
verify_zrt_route > ./reports/post_route.drc.rpt
write_verilog ./outputs/${module}.post_route.vg
Generating description for top level cell.
Processing module top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_sdc     ./outputs/${module}.post_route.sdc
1
write_parasitics -output ./outputs/${module}.post_route.spef -compress
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/top.post_route.spef ...
1
1
icc_shell> focal_opt -drc_nets all
FOPT:  focal_opt setting for the design:
FOPT:  Effort                    : medium
FOPT:  DRC nets                : all 
 Routeopt: Using zrt router
Focal Opt:  Turning off zroute detail route -eco_route_use_soft_spacing_for_timing_optimization  option.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:47:01 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.61
  Critical Path Slack:           0.04
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17053
  Buf/Inv Cell Count:            1875
  Buf Cell Count:                 899
  Inv Cell Count:                 976
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     16115
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31706.312068
  Noncombinational Area:  4446.338601
  Buf/Inv Area:           1862.078448
  Total Buffer Area:          1221.92
  Total Inverter Area:         640.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      110190.46
  Net YLength        :      148147.31
  -----------------------------------
  Cell Area:             36152.650669
  Design Area:           36152.650669
  Net Length        :       258337.78


  Design Rules
  -----------------------------------
  Total Number of Nets:         21702
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               21.82
  -----------------------------------------
  Overall Compile Time:               22.29
  Overall Compile Wall Clock Time:    22.49

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Mon May  2 16:47:01 2022

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Information: The GXOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD4BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 36117.5
  Total fixed cell area: 35.1
  Total physical cell area: 36152.7
  Core area: (10000 10000 255280 254440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Focal optimization: DRC Fix
  ----------------------------
FOPT: Fixing Max Transition

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   36153.0      0.00       0.0       0.0 out0_node0[17]                 0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    203 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:47:02 2022
****************************************
Std cell utilization: 60.30%  (204949/(339888-0))
(Non-fixed + Fixed)
Std cell utilization: 60.28%  (204750/(339888-199))
(Non-fixed only)
Chip area:            339888   sites, bbox (10.00 10.00 255.28 254.44) um
Std cell area:        204949   sites, (non-fixed:204750 fixed:199)
                      17053    cells, (non-fixed:17045  fixed:8)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      199      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       72 
Avg. std cell width:  1.29 um 
Site array:           unit     (width: 0.14 um, height: 1.26 um, rows: 194)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:47:02 2022
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
M10        none          ---         ---       via additive      ---
AP         none          ---         ---       via additive      ---

Total 0 (out of 17045) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: S-2021.06
  Date   : Mon May  2 16:47:02 2022
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 11 routable metal layers
    This is considered as a 11-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 194 horizontal rows
    8 pre-routes for placement blockage/checking
    203 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1260), object's width and height(265280,264440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (140), object's width and height(265280,264440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Mon May  2 16:47:04 2022
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon May  2 16:47:04 2022

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Information: Multiple default contact VIA12_HV found for layer VIA1. (ZRT-021)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.305. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M10 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 2.600. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used  131  Alloctr  131  Proc    0 
[ECO: Extraction] Total (MB): Used  143  Alloctr  144  Proc 2386 
Num of eco nets = 21704
Num of open eco nets = 1
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used  133  Alloctr  133  Proc    0 
[ECO: Init] Total (MB): Used  144  Alloctr  145  Proc 2386 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  149  Alloctr  150  Proc 2386 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,265.28,264.44)
Number of routing layers = 11
layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M4, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M5, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M6, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M7, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer M8, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer M9, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer M10, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer AP, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  157  Alloctr  158  Proc 2386 
Net statistics:
Total number of nets     = 21704
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
Number of nets with max-layer-mode hard = 9
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
21703 nets are fully connected,
 of which 21703 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build All Nets] Total (MB): Used  163  Alloctr  164  Proc 2386 
Average gCell capacity  2.88     on layer (1)    M1
Average gCell capacity  8.94     on layer (2)    M2
Average gCell capacity  8.97     on layer (3)    M3
Average gCell capacity  8.94     on layer (4)    M4
Average gCell capacity  8.97     on layer (5)    M5
Average gCell capacity  8.94     on layer (6)    M6
Average gCell capacity  8.97     on layer (7)    M7
Average gCell capacity  8.89     on layer (8)    M8
Average gCell capacity  1.51     on layer (9)    M9
Average gCell capacity  1.51     on layer (10)   M10
Average gCell capacity  0.24     on layer (11)   AP
Average number of tracks per gCell 9.00  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 9.00  on layer (3)    M3
Average number of tracks per gCell 9.02  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.02  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.02  on layer (8)    M8
Average number of tracks per gCell 1.58  on layer (9)    M9
Average number of tracks per gCell 1.58  on layer (10)   M10
Average number of tracks per gCell 0.25  on layer (11)   AP
Number of gCells = 485100
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  164  Alloctr  165  Proc 2386 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used  164  Alloctr  165  Proc 2386 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  164  Alloctr  165  Proc 2386 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  164  Alloctr  165  Proc 2386 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.20 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       23.0 20.7 21.0 18.8 10.9 4.10 1.05 0.14 0.01 0.00 0.02 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.25 1.27 0.40 0.00 0.06 0.00 0.00 0.00
M4       36.7 22.3 18.2 13.3 5.73 2.28 0.75 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.7 0.98 0.18 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.43 5.90 4.92 2.79 1.29 0.49 0.17 0.05 0.00 0.01 0.00 0.00 0.00


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer M10 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12_HV count = 0
Initial. Via VIA23 count = 0
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. Via VIA1011 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  164  Alloctr  165  Proc 2386 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.20 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       23.0 20.7 21.0 18.8 10.9 4.10 1.05 0.14 0.01 0.00 0.02 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.25 1.27 0.40 0.00 0.06 0.00 0.00 0.00
M4       36.7 22.3 18.2 13.3 5.73 2.28 0.75 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.7 0.98 0.18 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.43 5.90 4.92 2.79 1.29 0.49 0.17 0.05 0.00 0.01 0.00 0.00 0.00


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer M10 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12_HV count = 0
phase1. Via VIA23 count = 0
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. Via VIA1011 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  164  Alloctr  165  Proc 2386 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M10        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 1.20 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       23.0 20.7 21.0 18.8 10.9 4.10 1.05 0.14 0.01 0.00 0.02 0.00 0.00 0.00
M3       22.0 17.2 19.0 17.8 12.0 6.86 3.25 1.27 0.40 0.00 0.06 0.00 0.00 0.00
M4       36.7 22.3 18.2 13.3 5.73 2.28 0.75 0.36 0.12 0.00 0.02 0.00 0.00 0.00
M5       84.2 12.8 2.24 0.63 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       98.7 0.98 0.18 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.5 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.3 0.67 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M10      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.9 7.43 5.90 4.92 2.79 1.29 0.49 0.17 0.05 0.00 0.01 0.00 0.00 0.00


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer M10 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12_HV count = 0
phase2. Via VIA23 count = 0
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. Via VIA1011 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  164  Alloctr  165  Proc 2386 

Congestion utilization per direction:
Average vertical track utilization   =  8.99 %
Peak    vertical track utilization   = 40.54 %
Average horizontal track utilization =  7.75 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -4  Proc    0 
[GR: Done] Total (MB): Used  162  Alloctr  163  Proc 2386 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   13  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  162  Alloctr  163  Proc 2386 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used  152  Alloctr  153  Proc 2386 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used  140  Alloctr  140  Proc    0 
[ECO: GR] Total (MB): Used  152  Alloctr  153  Proc 2386 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  150  Alloctr  151  Proc 2386 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 0 of 2


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc   30 
[Track Assign: Iteration 0] Total (MB): Used  150  Alloctr  151  Proc 2416 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc   30 
[Track Assign: Iteration 1] Total (MB): Used  150  Alloctr  151  Proc 2416 

Number of wires with overlap after iteration 1 = 0 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 0            CONT1: 0
Number of M2 wires: 1            VIA12_HV: 2
Number of M3 wires: 1            VIA23: 2
Number of M4 wires: 0            VIA34: 0
Number of M5 wires: 0            VIA45: 0
Number of M6 wires: 0            VIA56: 0
Number of M7 wires: 0            VIA67: 0
Number of M8 wires: 0            VIA78: 0
Number of M9 wires: 0            VIA89: 0
Number of M10 wires: 0           VIA910: 0
Number of AP wires: 0            VIA1011: 0
Total number of wires: 2                 vias: 4

Total M1 wire length: 0.0
Total M2 wire length: 0.1
Total M3 wire length: 0.3
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total M10 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 0.4

Longest M1 wire length: 0.0
Longest M2 wire length: 0.1
Longest M3 wire length: 0.3
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest M10 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   30 
[Track Assign: Done] Total (MB): Used  148  Alloctr  149  Proc 2416 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: CDR] Stage (MB): Used  136  Alloctr  136  Proc   30 
[ECO: CDR] Total (MB): Used  148  Alloctr  149  Proc 2416 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-eco_route_use_soft_spacing_for_timing_optimization     :        false               
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  4
Checked 17/36 Partitions, Violations =  4
Checked 18/36 Partitions, Violations =  4
Checked 19/36 Partitions, Violations =  4
Checked 20/36 Partitions, Violations =  4
Checked 21/36 Partitions, Violations =  4
Checked 22/36 Partitions, Violations =  4
Checked 23/36 Partitions, Violations =  4
Checked 24/36 Partitions, Violations =  4
Checked 25/36 Partitions, Violations =  4
Checked 26/36 Partitions, Violations =  4
Checked 27/36 Partitions, Violations =  4
Checked 28/36 Partitions, Violations =  5
Checked 29/36 Partitions, Violations =  5
Checked 30/36 Partitions, Violations =  5
Checked 31/36 Partitions, Violations =  5
Checked 32/36 Partitions, Violations =  5
Checked 33/36 Partitions, Violations =  5
Checked 34/36 Partitions, Violations =  5
Checked 35/36 Partitions, Violations =  5
Checked 36/36 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5

[DRC CHECK] Elapsed real time: 0:00:05 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  165  Alloctr  166  Proc 2416 

Total Wire Length =                    263101 micron
Total Number of Contacts =             125737
Total Number of Wires =                102155
Total Number of PtConns =              24829
Total Number of Routed Wires =       102155
Total Routed Wire Length =           256600 micron
Total Number of Routed Contacts =       125737
        Layer             M1 :       2401 micron
        Layer             M2 :      79227 micron
        Layer             M3 :      95929 micron
        Layer             M4 :      73689 micron
        Layer             M5 :      10437 micron
        Layer             M6 :        775 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         28
        Via            VIA45 :        490
        Via            VIA34 :       7847
        Via            VIA23 :      57580
        Via            VIA12 :      52725
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6869
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Total number of nets = 21704, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  165  Alloctr  166  Proc 2416 

End DR iteration 0 with 2 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = n5745
Net 2 = n5805
Net 3 = N914
Net 4 = n6432
Net 5 = n1977
Net 6 = n4116
Net 7 = n4754
Net 8 = mult_161_4\/ab[13][0]
Net 9 = mult_161_4\/A1[5]
Net 10 = n2727
Net 11 = n4066
Net 12 = n3554
Net 13 = n3509
Net 14 = n2765
Net 15 = n6282
Net 16 = n6334
Net 17 = n6336
Net 18 = RF0\/R2\/N53
Net 19 = RF0\/R2\/N23
Net 20 = RF0\/R0\/N41
Total number of changed nets = 20 (out of 21704)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  148  Alloctr  150  Proc 2416 
[ECO: DR] Elapsed real time: 0:00:08 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: DR] Stage (MB): Used  137  Alloctr  137  Proc   30 
[ECO: DR] Total (MB): Used  148  Alloctr  150  Proc 2416 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    263101 micron
Total Number of Contacts =             125737
Total Number of Wires =                102156
Total Number of PtConns =              24830
Total Number of Routed Wires =       102156
Total Routed Wire Length =           256600 micron
Total Number of Routed Contacts =       125737
        Layer             M1 :       2401 micron
        Layer             M2 :      79227 micron
        Layer             M3 :      95929 micron
        Layer             M4 :      73689 micron
        Layer             M5 :      10437 micron
        Layer             M6 :        775 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         28
        Via            VIA45 :        490
        Via            VIA34 :       7847
        Via            VIA23 :      57580
        Via            VIA12 :      52725
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6869
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 21704
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    263101 micron
Total Number of Contacts =             125737
Total Number of Wires =                102156
Total Number of PtConns =              24830
Total Number of Routed Wires =       102156
Total Routed Wire Length =           256600 micron
Total Number of Routed Contacts =       125737
        Layer             M1 :       2401 micron
        Layer             M2 :      79227 micron
        Layer             M3 :      95929 micron
        Layer             M4 :      73689 micron
        Layer             M5 :      10437 micron
        Layer             M6 :        775 micron
        Layer             M7 :        262 micron
        Layer             M8 :        381 micron
        Layer             M9 :          0 micron
        Layer            M10 :          0 micron
        Layer             AP :          0 micron
        Via            VIA78 :         12
        Via            VIA67 :         10
        Via            VIA56 :         28
        Via            VIA45 :        490
        Via            VIA34 :       7847
        Via            VIA23 :      57580
        Via            VIA12 :      52725
        Via       VIA12(rot) :          2
        Via         VIA12_HV :       6869
        Via    VIA12_HV(rot) :        160
        Via        VIA12_2x1 :         11
        Via   VIA12(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (14 / 125737 vias)
 
    Layer VIA1       =  0.02% (14     / 59770   vias)
        Weight 1     =  0.02% (14      vias)
        Un-optimized = 99.98% (59756   vias)
    Layer VIA2       =  0.00% (0      / 57580   vias)
        Un-optimized = 100.00% (57580   vias)
    Layer VIA3       =  0.00% (0      / 7847    vias)
        Un-optimized = 100.00% (7847    vias)
    Layer VIA4       =  0.00% (0      / 490     vias)
        Un-optimized = 100.00% (490     vias)
    Layer VIA5       =  0.00% (0      / 28      vias)
        Un-optimized = 100.00% (28      vias)
    Layer VIA6       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 20 nets
[ECO: End] Elapsed real time: 0:00:08 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: End] Stage (MB): Used    0  Alloctr    1  Proc   30 
[ECO: End] Total (MB): Used   12  Alloctr   13  Proc 2416 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon May  2 16:47:13 2022

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'ohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1.000 kohm and in the Milkyway design library it is 0.001 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Found HALF_NODE_SCALE_FACTOR 0.900000 in TLUPlus files. (TLUP-016)
Information: Using the HALF_NODE_SCALE_FACTOR in TLUPlus for process scale. (RCEX-086)
Information: The process parameters are scaled by 0.9 0.9. (RCEX-050)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Doing incremental extraction.  (RCEX-090)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:47:20 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.61
  Critical Path Slack:           0.04
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17053
  Buf/Inv Cell Count:            1875
  Buf Cell Count:                 899
  Inv Cell Count:                 976
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     16115
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31706.664868
  Noncombinational Area:  4446.338601
  Buf/Inv Area:           1862.431248
  Total Buffer Area:          1221.92
  Total Inverter Area:         640.51
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      110190.75
  Net YLength        :      148147.44
  -----------------------------------
  Cell Area:             36153.003469
  Design Area:           36153.003469
  Net Length        :       258338.19


  Design Rules
  -----------------------------------
  Total Number of Nets:         21702
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               22.07
  -----------------------------------------
  Overall Compile Time:               22.64
  Overall Compile Wall Clock Time:    22.87

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> ## Dump reports after routing
icc_shell> report_placement_utilization > ./reports/post_route.utilization.rpt
icc_shell> report_qor_snapshot          > ./reports/post_route.qor_snapshot.rpt
icc_shell> report_qor                   > ./reports/post_route.qor.rpt
icc_shell> report_area                  > ./reports/post_route.area.rpt
icc_shell> report_power                 > ./reports/post_route.power.rpt
icc_shell> 
icc_shell> report_timing -delay max -max_paths 20 > ./reports/post_route.timing.setup.rpt
icc_shell> report_timing -delay min -max_paths 20 > ./reports/post_route.timing.hold.rpt
icc_shell> 
icc_shell> verify_pg_nets   > ./reports/post_route.pg_nets.rpt
icc_shell> verify_lvs       > ./reports/post_route.lvs.rpt
icc_shell> verify_zrt_route > ./reports/post_route.drc.rpt
icc_shell> 
icc_shell> write_verilog ./outputs/${module}.post_route.vg
Generating description for top level cell.
Processing module top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
icc_shell> write_sdc     ./outputs/${module}.post_route.sdc
1
icc_shell> write_parasitics -output ./outputs/${module}.post_route.spef -compress
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/top.post_route.spef ...
1
icc_shell> 