//
// Written by ProtoCompiler 
// Thu Apr 13 10:34:22 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v "
// file 1 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v "
// file 2 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v "
// file 3 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v "
// file 4 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v "
// file 5 "\./bit16_adder.v "
// file 6 "\/home/course/csr530603/final_project/1.RTL_simulation/./bit16_adder.v "
// file 7 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/nlconst.dat "
// file 8 "\/home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/cclock_map.tcl "
// file 9 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim_m10i.v "
// file 10 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim.v "
// file 11 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/hypermods.v "
// file 12 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/umr_capim.v "
// file 13 "\/remote/sbg_mfg/unix/golden/syn201903/lib/synip/hcei/zceistubs.v "
// file 14 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_objects.v "
// file 15 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_pipes.svh "
// file 16 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_DEFINE.v "
// file 17 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards.v "
// file 18 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/customboards.v "
// file 19 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51.v "
// file 20 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51a.v "
// file 21 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330ff1760.v "
// file 22 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51t.v "
// file 23 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51ta.v "
// file 24 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330tff1738.v "
// file 25 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-52.v "
// file 26 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52a.v "
// file 27 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52b.v "
// file 28 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-54.v "
// file 29 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54a.v "
// file 30 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54b.v "
// file 31 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54c.v "
// file 32 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54d.v "
// file 33 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_hs_v6t_75t.v "
// file 34 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga_hs_v6t_75t.v "
// file 35 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx75tff784.v "
// file 36 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv_hs_v6t.v "
// file 37 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-61-sp.v "
// file 38 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-61-spa.v "
// file 39 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx760ff1760.v "
// file 40 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv-6x.v "
// file 41 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62-sp.v "
// file 42 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spa.v "
// file 43 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spb.v "
// file 44 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62.v "
// file 45 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62a.v "
// file 46 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62b.v "
// file 47 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-64.v "
// file 48 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64a.v "
// file 49 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64b.v "
// file 50 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64c.v "
// file 51 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64d.v "
// file 52 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12.v "
// file 53 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA70.v "
// file 54 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7v2000tflg1925.v "
// file 55 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE70.v "
// file 56 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24.v "
// file 57 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48.v "
// file 58 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S4.v "
// file 59 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S4.v "
// file 60 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx690tffg1926.v "
// file 61 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEDX7.v "
// file 62 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S6.v "
// file 63 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S6.v "
// file 64 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx980tffg1926.v "
// file 65 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA.v "
// file 66 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA.v "
// file 67 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_ZSA.v "
// file 68 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA2.v "
// file 69 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA2.v "
// file 70 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU.v "
// file 71 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGAXCKU040.v "
// file 72 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcku040-ffva1156.v "
// file 73 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEXCKU040.v "
// file 74 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26.v "
// file 75 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards_ht3.v "
// file 76 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80.v "
// file 77 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu440-flga2892.v "
// file 78 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80.v "
// file 79 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52.v "
// file 80 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104.v "
// file 81 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_haps_v6t_75t_clock_distribution_cfg1.v "
// file 82 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_61_sp_clock_distribution_cfg1.v "
// file 83 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_clock_distribution_cfg1.v "
// file 84 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_sp_clock_distribution_cfg1.v "
// file 85 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_64_clock_distribution_cfg1.v "
// file 86 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12_clk_cfg1.v "
// file 87 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24_clk_cfg1.v "
// file 88 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48_clk_cfg1.v "
// file 89 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU_clk_cfg.v "
// file 90 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26_clk.v "
// file 91 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52_clk.v "
// file 92 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104_clk.v "
// file 93 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D.v "
// file 94 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/GPIF_HT3.v "
// file 95 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_clk.v "
// file 96 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_modules.v "
// file 97 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80D.v "
// file 98 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80D.v "
// file 99 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80DS.v "
// file 100 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1.v "
// file 101 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/daughterboards_ht3.v "
// file 102 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1_clk.v "
// file 103 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_VU3P.v "
// file 104 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu3p-ffvc1517.v "
// file 105 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/sv/CDE80.v "
// file 106 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_AX3P.v "
// file 107 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_modules.v "
// file 108 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_hc2.v "
// file 109 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2.v "
// file 110 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_AX3P.v "
// file 111 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_1F.v "
// file 112 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_common.v "
// file 113 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_1F.v "
// file 114 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 115 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_4F.v "
// file 116 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_4F.v "
// file 117 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F.v "
// file 118 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_modules.v "
// file 119 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2b.v "
// file 120 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_A.v "
// file 121 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_B.v "
// file 122 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP1.v "
// file 123 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP2.v "
// file 124 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP3.v "
// file 125 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_DBDEV_HT3.v "
// file 126 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP.v "
// file 127 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_BC.v "
// file 128 "\/remote/sbg_mfg/unix/golden/syn201903/lib/altera/plandata/1sg280lh3fvg55e.v "
// file 129 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_BC.v "
// file 130 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP_clk.v "
// file 131 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1.v "
// file 132 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2.v "
// file 133 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4.v "
// file 134 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1_clk.v "
// file 135 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2_clk.v "
// file 136 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4_clk.v "
// file 137 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/board_utils.v "
// file 138 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/cables_ht3.v "
// file 139 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/mgb_cards.v "
// file 140 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/ECDB.v "
// file 141 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART2400_HT3.v "
// file 142 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart2400.v "
// file 143 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART4800_HT3.v "
// file 144 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart4800.v "
// file 145 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART9600_HT3.v "
// file 146 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart9600.v "
// file 147 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_him_async_fifo_2048x258_xcvu440_stub.v "
// file 148 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v "
// file 149 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v "
// file 150 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v "
// file 151 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/clocks/gsv_trigger_hypermods.v "
// file 152 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_objects.v "
// file 153 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_pipes.svh "
// file 154 "\/home/course/csr530603/final_project/1.RTL_simulation/UC_LED_DEMO/pre_partition/pp0/targetsystem.vb "
// file 155 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/board_utils.v "
// file 156 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards.v "
// file 157 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards_ht3.v "
// file 158 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/cables_ht3.v "
// file 159 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/mgb_cards.v "
// file 160 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/customboards.v "
// file 161 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/ECDB.v "
// file 162 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_4F.v "
// file 163 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_modules.v "
// file 164 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_hc2.v "
// file 165 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_mgb2.v "
// file 166 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/FPGA100_4F.v "
// file 167 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 168 "\/home/course/csr530603/final_project/1.RTL_simulation/UC_LED_DEMO/pre_partition/pp0/cutomdb_top_io_ht3.v "
// file 169 "\/home/course/csr530603/final_project/1.RTL_simulation/design.fdc "

`timescale 100 ps/100 ps
module top (
  clk,
  signature,
  finish
)  /* synthesis syn_partition = "board" bfg_tcl_commands = "board_haps_target HAPS-100 -readback 0 -dpi 0 -clockgen 0;board_system_create -haps -name haps100;board_system_create -add HAPS100_4F -name FB1;board_system_configure -clk_src FB1.PLL -name GCLK1 -frequency 22000;board_system_configure -clk_src FB1.PLL -name GCLK2 -frequency 20000;board_system_configure -clock FB1.uA.CLK1 GCLK1;board_system_configure -clock FB1.uB.CLK1 GCLK1;board_system_configure -clock FB1.uA.CLK2 GCLK2;board_system_configure -clock FB1.uB.CLK2 GCLK2;board_system_configure -top_io FB1.B5;board_system_configure -voltage FB1.B5 1.8;board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A1_B19 -connector {FB1.A1 FB1.B19};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A2_B20 -connector {FB1.A2 FB1.B20};board_system_configure -voltage FB1.A1 1.2;board_system_configure -voltage FB1.A2 1.2;board_system_configure -voltage FB1.B19 1.2;board_system_configure -voltage FB1.B20 1.2;report_board_system targetsystem.rpt" syn_noprune = 1 orig_inst_of = "haps100" syn_possibletop = 1 .haps_hstdm_train_on_reset = 0 syn_ismixedlang = 1 syn_compile_top = 1 */
;
input clk   /* synthesis WIRE = 1 */;
output [16:0] signature   /* synthesis WIRE = 1 */;
output finish   /* synthesis WIRE = 1 */;
wire [15:0] adder_in;
wire [16:0] adder_out;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire NN_4 ;
wire NN_5 ;
wire NN_6 ;
wire NN_7 ;
wire NN_8 ;
wire NN_9 ;
wire NN_10 ;
wire NN_11 ;
wire NN_12 ;
wire NN_13 ;
wire NN_14 ;
wire NN_15 ;
wire NN_16 ;
wire NN_17 ;
wire NN_18 ;
wire VCC ;
wire GND ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uA.vm
`endif
// @0:448
  FB1_uA inst_FB1_uA (
	.clk(clk),
	.finish_0(NN_18),
	.adder_in(adder_in[15:0]),
	.adder_out(adder_out[16:0]),
	.signature_16_0({NN_17, NN_16, NN_15, NN_14, NN_13, NN_12, NN_11, NN_10, NN_9, NN_8, NN_7, NN_6, NN_5, NN_4, NN_3, NN_2, NN_1})
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "A" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "A1" V2 = "A2" V3 = "A3" V4 = "A4" V5 = "A5" V6 = "A6" V7 = "A7" V8 = "A8" V9 = "A9" V10 = "A10" V11 = "A11" V12 = "A12" V13 = "A13" V14 = "A14" V15 = "A15" V16 = "A16" V17 = "A17" V18 = "A18" V19 = "A19" V20 = "A20" V21 = "A21" V22 = "A22" V23 = "A23" V24 = "A24" V25 = "A25" V26 = "A26" V27 = "A27" V28 = "A28" V29 = "A29" V30 = "A30" V31 = "A31" V32 = "A32" V33 = "A33" V34 = "A34" V35 = "A35" V36 = "A36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "A1" VR_IOBANK_88 = "A1" VR_IOBANK_60 = "A2" VR_IOBANK_61 = "A3" VR_IOBANK_62 = "A4" VR_IOBANK_63 = "A5" VR_IOBANK_19 = "A6" VR_IOBANK_20 = "A7" VR_IOBANK_21 = "A8" VR_IOBANK_22 = "A9" VR_IOBANK_23 = "A10" VR_IOBANK_34 = "A11" VR_IOBANK_66 = "A12" VR_IOBANK_64 = "A13" VR_IOBANK_24 = "A14" VR_IOBANK_25 = "A15" VR_IOBANK_26 = "A16" VR_IOBANK_27 = "A17" VR_IOBANK_28 = "A18" VR_IOBANK_35 = "A19" VR_IOBANK_36 = "A20" VR_IOBANK_37 = "A21" VR_IOBANK_38 = "A22" VR_IOBANK_74 = "A23" VR_IOBANK_75 = "A24" VR_IOBANK_76 = "A25" VR_IOBANK_77 = "A26" VR_IOBANK_78 = "A27" VR_IOBANK_59 = "A28" VR_IOBANK_73 = "A29" VR_IOBANK_93 = "A30" VR_IOBANK_98 = "A30" VR_IOBANK_72 = "A31" VR_IOBANK_33 = "A32" VR_IOBANK_32 = "A33" VR_IOBANK_31 = "A34" VR_IOBANK_30 = "A35" VR_IOBANK_29 = "A36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1400 syn_chip_id = 0 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uA_hapsinit.vm
FB1_uA_hapsinit_sim hapsinit_FB1_uA ();
`endif
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uB.vm
`endif
// @0:448
  FB1_uB inst_FB1_uB (
	.adder_in(adder_in[15:0]),
	.adder_out(adder_out[16:0]),
	.finish_0(NN_18),
	.finish_aptn_ft(finish),
	.signature_16_0({NN_17, NN_16, NN_15, NN_14, NN_13, NN_12, NN_11, NN_10, NN_9, NN_8, NN_7, NN_6, NN_5, NN_4, NN_3, NN_2, NN_1}),
	.signature_aptn_ft(signature[16:0])
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "B" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "B1" V2 = "B2" V3 = "B3" V4 = "B4" V5 = "B5" V6 = "B6" V7 = "B7" V8 = "B8" V9 = "B9" V10 = "B10" V11 = "B11" V12 = "B12" V13 = "B13" V14 = "B14" V15 = "B15" V16 = "B16" V17 = "B17" V18 = "B18" V19 = "B19" V20 = "B20" V21 = "B21" V22 = "B22" V23 = "B23" V24 = "B24" V25 = "B25" V26 = "B26" V27 = "B27" V28 = "B28" V29 = "B29" V30 = "B30" V31 = "B31" V32 = "B32" V33 = "B33" V34 = "B34" V35 = "B35" V36 = "B36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "B1" VR_IOBANK_88 = "B1" VR_IOBANK_60 = "B2" VR_IOBANK_61 = "B3" VR_IOBANK_62 = "B4" VR_IOBANK_63 = "B5" VR_IOBANK_19 = "B6" VR_IOBANK_20 = "B7" VR_IOBANK_21 = "B8" VR_IOBANK_22 = "B9" VR_IOBANK_23 = "B10" VR_IOBANK_34 = "B11" VR_IOBANK_66 = "B12" VR_IOBANK_64 = "B13" VR_IOBANK_24 = "B14" VR_IOBANK_25 = "B15" VR_IOBANK_26 = "B16" VR_IOBANK_27 = "B17" VR_IOBANK_28 = "B18" VR_IOBANK_35 = "B19" VR_IOBANK_36 = "B20" VR_IOBANK_37 = "B21" VR_IOBANK_38 = "B22" VR_IOBANK_74 = "B23" VR_IOBANK_75 = "B24" VR_IOBANK_76 = "B25" VR_IOBANK_77 = "B26" VR_IOBANK_78 = "B27" VR_IOBANK_59 = "B28" VR_IOBANK_73 = "B29" VR_IOBANK_93 = "B30" VR_IOBANK_98 = "B30" VR_IOBANK_72 = "B31" VR_IOBANK_33 = "B32" VR_IOBANK_32 = "B33" VR_IOBANK_31 = "B34" VR_IOBANK_30 = "B35" VR_IOBANK_29 = "B36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1400 syn_chip_id = 1 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uB_hapsinit.vm
FB1_uB_hapsinit_sim hapsinit_FB1_uB ();
`endif
endmodule /* top */

