/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef CAMERAPP_SFR_GDC_V1000_H
#define CAMERAPP_SFR_GDC_V1000_H

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define GDC_TRY_COUNT			(20000)
#define GDC_PATH_DRAIN_TOT_LINE (12)

#define GDC_WIDTH_ALIGN		2
#define GDC_HEIGHT_ALIGN	2
#define GDC_OFFSET_ALIGN	2
#define MAX_VIRTUAL_GRID_X	16384
#define MAX_VIRTUAL_GRID_Y	12288
#define COMP_BLOCK_WIDTH	32
#define COMP_BLOCK_HEIGHT	4

#define IP_VERSION_EVT0		0x10000000
#define IP_VERSION_EVT1		0x10010000

enum gdc_img_format {
	GDC_YUV_NONE = 0,		/* YUV422 8b 1p (YUYV) */
	GDC_YUV422_2P_UFIRST = 4,	/* NV16 */
	GDC_YUV422_2P_VFIRST,		/* NV61 */
	GDC_YUV420_2P_UFIRST = 7,	/* NV12 */
	GDC_YUV420_2P_VFIRST,		/* NV21 */
	GDC_YUV422_2P_UFIRST_P210 = 16,
	GDC_YUV422_2P_VFIRST_P210,
	GDC_YUV422_2P_UFIRST_PACKED10 = 20,
	GDC_YUV422_2P_VFIRST_PACKED10,
	GDC_YUV420_2P_UFIRST_P010 = 32,
	GDC_YUV420_2P_VFIRST_P010,
	GDC_YUV420_2P_UFIRST_PACKED10 = 36,
	GDC_YUV420_2P_VFIRST_PACKED10,
	GDC_MONO_Y8,
};

enum gdc_yuv_format {
	GDC_YUV422   = 0,
	GDC_YUV420,
};

enum gdc_interrupt_map1 {
	GDC_FRAME_START_INT = 0,
	GDC_FRAME_END_INT = 1,
	GDC_CMDQ_HOLD_INT = 2,
	GDC_SETTING_DONE_INT = 3,
	GDC_C_LOADER_END_INT = 4,
	GDC_COREX_END_INT_0 = 5,
	GDC_COREX_END_INT_1 = 6,
	GDC_ROW_COL_INT = 7,
	GDC_FREEZE_ON_ROW_COL_INT = 8,
	GDC_TRANS_STOP_DONE_INT = 9,
	GDC_CMDQ_ERROR_INT = 10,
	GDC_C_LOADER_ERROR_INT = 11,
	GDC_COREX_ERROR_INT = 12,
	GDC_CINFIFO_0_OVERFLOW_ERROR_INT = 13,
	GDC_CINFIFO_0_OVERLAP_ERROR_INT = 14,
	GDC_CINFIFO_0_PIXEL_CNT_ERROR_INT = 15,
	GDC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT = 16,
	GDC_CINFIFO_1_OVERFLOW_ERROR_INT = 17,
	GDC_CINFIFO_1_OVERLAP_ERROR_INT = 18,
	GDC_CINFIFO_1_PIXEL_CNT_ERROR_INT = 19,
	GDC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT = 20,
	GDC_COUTFIFO_0_PIXEL_CNT_ERROR_INT = 21,
	GDC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT = 22,
	GDC_COUTFIFO_0_OVERFLOW_ERROR_INT = 23,
	GDC_COUTFIFO_1_PIXEL_CNT_ERROR_INT = 24,
	GDC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT = 25,
	GDC_COUTFIFO_1_OVERFLOW_ERROR_INT = 26,
	GDC_VOTF_GLOBAL_ERROR_INT = 27,
	GDC_VOTF_LOST_CONNECTION_INT = 28,
	GDC_INTR1_MAX = 29
};

enum gdc_interrupt_map2 {
	GDC_VOTF_LOST_FLUSH_INT = 0,
	GDC_SBWC_ERR_Y = 1,
	GDC_SBWC_ERR_UV = 2,
	GDC_INTR2_MAX = 3
};

enum gdc_cmdq_interrupt_map {
	GDC_STOP_CRPT_OFF_CMDQ_EN = 0,
	GDC_PRELOAD_FLUSH = 1,
	GDC_QUE_0_OVERFLOW = 2,
	GDC_QUE_1_OVERFLOW = 3,
	GDC_QUE_U_OVERFLOW = 4,
	GDC_QUE_0_PUSH_BACK_TO_FULL_QUE = 5,
	GDC_QUE_1_PUSH_BACK_TO_FULL_QUE = 6,
	GDC_QUE_U_PUSH_BACK_TO_FULL_QUE = 7,
	GDC_CMDQ_INTR_MAX = 9
};

#define GDC_INT0_EN	((0)\
			|(1 << GDC_FRAME_START_INT)\
			|(1 << GDC_FRAME_END_INT)\
			|(1 << GDC_CMDQ_HOLD_INT)\
			|(1 << GDC_SETTING_DONE_INT)\
			|(1 << GDC_C_LOADER_END_INT)\
			|(1 << GDC_COREX_END_INT_0)\
			|(1 << GDC_COREX_END_INT_1)\
			|(1 << GDC_ROW_COL_INT)\
			|(1 << GDC_FREEZE_ON_ROW_COL_INT)\
			|(1 << GDC_TRANS_STOP_DONE_INT)\
			|(1 << GDC_CMDQ_ERROR_INT)\
			|(1 << GDC_C_LOADER_ERROR_INT)\
			|(1 << GDC_COREX_ERROR_INT)\
			|(1 << GDC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << GDC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << GDC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << GDC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << GDC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << GDC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << GDC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << GDC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << GDC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << GDC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << GDC_COUTFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << GDC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << GDC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << GDC_COUTFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << GDC_VOTF_GLOBAL_ERROR_INT)\
			|(1 << GDC_VOTF_LOST_CONNECTION_INT)\
			)

#define GDC_INT1_EN	((0)\
			|(1 << GDC_VOTF_LOST_FLUSH_INT)\
			|(1 << GDC_SBWC_ERR_Y)\
			|(1 << GDC_SBWC_ERR_UV)\
			)

#define GDC_CMEQ_INT_EN	((0)\
			|(1 << GDC_STOP_CRPT_OFF_CMDQ_EN)\
			|(1 << GDC_PRELOAD_FLUSH)\
			|(1 << GDC_QUE_0_OVERFLOW)\
			|(1 << GDC_QUE_1_OVERFLOW)\
			|(1 << GDC_QUE_U_OVERFLOW)\
			|(1 << GDC_QUE_0_PUSH_BACK_TO_FULL_QUE)\
			|(1 << GDC_QUE_1_PUSH_BACK_TO_FULL_QUE)\
			|(1 << GDC_QUE_U_PUSH_BACK_TO_FULL_QUE)\
			)

/* interrupt check */
#define GDC_INT_FRAME_START		(1 << GDC_FRAME_START_INT)
#define GDC_INT_FRAME_END		(1 << GDC_FRAME_END_INT)

enum is_gdc_reg_name {
	GDC_R_CMDQ_ENABLE,
	GDC_R_CMDQ_STOP_CRPT_ENABLE,
	GDC_R_SW_RESET,
	GDC_R_SW_CORE_RESET,
	GDC_R_SW_APB_RESET,
	GDC_R_TRANS_STOP_REQ,
	GDC_R_TRANS_STOP_REQ_RDY,
	GDC_R_IP_CLOCK_DOWN_MODE,
	GDC_R_IP_PROCESSING,
	GDC_R_FORCE_INTERNAL_CLOCK,
	GDC_R_DEBUG_CLOCK_ENABLE,
	GDC_R_IP_POST_FRAME_GAP,
	GDC_R_IP_DRCG_ENABLE,
	GDC_R_AUTO_IGNORE_INTERRUPT_ENABLE,
	GDC_R_AUTO_IGNORE_PREADY_ENABLE,
	GDC_R_IP_USE_SW_FINISH_COND,
	GDC_R_SW_FINISH_COND_ENABLE,
	GDC_R_IP_CORRUPTED_COND_ENABLE,
	GDC_R_IP_USE_OTF_PATH,
	GDC_R_IP_USE_CINFIFO_NEW_FRAME_IN,
	GDC_R_IP_USE_EXT_MEM_ENABLE,			/* EVT1 */
	GDC_R_CMDQ_QUE_CMD_H,
	GDC_R_CMDQ_QUE_CMD_M,
	GDC_R_CMDQ_QUE_CMD_L,
	GDC_R_CMDQ_ADD_TO_QUEUE_0,
	GDC_R_CMDQ_ADD_TO_QUEUE_1,
	GDC_R_CMDQ_ADD_TO_QUEUE_URGENT,
	GDC_R_CMDQ_LOCK,
	GDC_R_CMDQ_TIME_SLICE_SEQUENCE,
	GDC_R_CMDQ_TS_SEQ_END_POINT,
	GDC_R_CMDQ_TS_SEQ_COUNT_RESET,
	GDC_R_CMDQ_CTRL_SETSEL_EN,
	GDC_R_CMDQ_SETSEL,
	GDC_R_CMDQ_PUSH_BACK_TO_QUEUE,
	GDC_R_CMDQ_FLUSH_QUEUE_0,
	GDC_R_CMDQ_FLUSH_QUEUE_1,
	GDC_R_CMDQ_FLUSH_QUEUE_URGENT,
	GDC_R_CMDQ_SWAP_QUEUE_0,
	GDC_R_CMDQ_SWAP_QUEUE_1,
	GDC_R_CMDQ_SWAP_QUEUE_URGENT,
	GDC_R_CMDQ_ROTATE_QUEUE_0,
	GDC_R_CMDQ_ROTATE_QUEUE_1,
	GDC_R_CMDQ_ROTATE_QUEUE_URGENT,
	GDC_R_CMDQ_HOLD_MARK_QUEUE_0,
	GDC_R_CMDQ_HOLD_MARK_QUEUE_1,
	GDC_R_CMDQ_HOLD_MARK_QUEUE_URGENT,
	GDC_R_CMDQ_DEBUG_STATUS_TIME_SLICE,
	GDC_R_CMDQ_DEBUG_STATUS_PRE_LOAD,
	GDC_R_CMDQ_VHD_CONTROL,				/* EVT1 */
	GDC_R_CMDQ_FRAME_COUNTER_INC_TYPE,
	GDC_R_CMDQ_FRAME_COUNTER_RESET,
	GDC_R_CMDQ_FRAME_COUNTER,
	GDC_R_CMDQ_FRAME_ID,
	GDC_R_CMDQ_QUEUE_0_INFO,
	GDC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	GDC_R_CMDQ_DEBUG_QUE_0_CMD_H,
	GDC_R_CMDQ_DEBUG_QUE_0_CMD_M,
	GDC_R_CMDQ_DEBUG_QUE_0_CMD_L,
	GDC_R_CMDQ_QUEUE_1_INFO,
	GDC_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	GDC_R_CMDQ_DEBUG_QUE_1_CMD_H,
	GDC_R_CMDQ_DEBUG_QUE_1_CMD_M,
	GDC_R_CMDQ_DEBUG_QUE_1_CMD_L,
	GDC_R_CMDQ_QUEUE_URGENT_INFO,
	GDC_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	GDC_R_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	GDC_R_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	GDC_R_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	GDC_R_CMDQ_DEBUG_STATUS,
	GDC_R_CMDQ_INT,
	GDC_R_CMDQ_INT_ENABLE,
	GDC_R_CMDQ_INT_STATUS,
	GDC_R_CMDQ_INT_CLEAR,
	GDC_R_C_LOADER_ENABLE,
	GDC_R_C_LOADER_RESET,
	GDC_R_C_LOADER_FAST_MODE,
	GDC_R_C_LOADER_REMAP_EN,
	GDC_R_C_LOADER_ACCESS_INTERVAL,
	GDC_R_C_LOADER_REMAP_00_ADDR,
	GDC_R_C_LOADER_REMAP_01_ADDR,
	GDC_R_C_LOADER_REMAP_02_ADDR,
	GDC_R_C_LOADER_REMAP_03_ADDR,
	GDC_R_C_LOADER_REMAP_04_ADDR,
	GDC_R_C_LOADER_REMAP_05_ADDR,
	GDC_R_C_LOADER_REMAP_06_ADDR,
	GDC_R_C_LOADER_REMAP_07_ADDR,
	GDC_R_C_LOADER_DEBUG_STATUS,
	GDC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER,
	GDC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER,
	GDC_R_COREX_ENABLE,
	GDC_R_COREX_RESET,
	GDC_R_COREX_FAST_MODE,
	GDC_R_COREX_UPDATE_TYPE_0,
	GDC_R_COREX_UPDATE_TYPE_1,
	GDC_R_COREX_UPDATE_MODE_0,
	GDC_R_COREX_UPDATE_MODE_1,
	GDC_R_COREX_START_0,
	GDC_R_COREX_START_1,
	GDC_R_COREX_COPY_FROM_IP_0,
	GDC_R_COREX_COPY_FROM_IP_1,
	GDC_R_COREX_STATUS_0,
	GDC_R_COREX_STATUS_1,
	GDC_R_COREX_PRE_ADDR_CONFIG,
	GDC_R_COREX_PRE_DATA_CONFIG,
	GDC_R_COREX_POST_ADDR_CONFIG,
	GDC_R_COREX_POST_DATA_CONFIG,
	GDC_R_COREX_PRE_POST_CONFIG_EN,
	GDC_R_COREX_TYPE_WRITE,
	GDC_R_COREX_TYPE_WRITE_TRIGGER,
	GDC_R_COREX_TYPE_READ,
	GDC_R_COREX_TYPE_READ_OFFSET,
	GDC_R_COREX_INTERRUPT_VECTOR_MASKED,
	GDC_R_COREX_INTERRUPT_VECTOR,
	GDC_R_COREX_INTERRUPT_VECTOR_CLEAR,
	GDC_R_COREX_INTERRUPT_MASK,
	GDC_R_COREX_INT,				/* EVT1 */
	GDC_R_COREX_INT_STATUS,				/* EVT1 */
	GDC_R_COREX_INT_CLEAR,				/* EVT1 */
	GDC_R_COREX_INT_ENABLE,				/* EVT1 */
	GDC_R_INT_REQ_INT0,
	GDC_R_INT_REQ_INT0_ENABLE,
	GDC_R_INT_REQ_INT0_STATUS,
	GDC_R_INT_REQ_INT0_CLEAR,
	GDC_R_INT_REQ_INT1,
	GDC_R_INT_REQ_INT1_ENABLE,
	GDC_R_INT_REQ_INT1_STATUS,
	GDC_R_INT_REQ_INT1_CLEAR,
	GDC_R_INT_HIST_CURINT0,
	GDC_R_INT_HIST_CURINT0_ENABLE,
	GDC_R_INT_HIST_CURINT0_STATUS,
	GDC_R_INT_HIST_CURINT1,
	GDC_R_INT_HIST_CURINT1_ENABLE,
	GDC_R_INT_HIST_CURINT1_STATUS,
	GDC_R_INT_HIST_00_FRAME_ID,
	GDC_R_INT_HIST_00_INT0,
	GDC_R_INT_HIST_00_INT1,
	GDC_R_INT_HIST_01_FRAME_ID,
	GDC_R_INT_HIST_01_INT0,
	GDC_R_INT_HIST_01_INT1,
	GDC_R_INT_HIST_02_FRAME_ID,
	GDC_R_INT_HIST_02_INT0,
	GDC_R_INT_HIST_02_INT1,
	GDC_R_INT_HIST_03_FRAME_ID,
	GDC_R_INT_HIST_03_INT0,
	GDC_R_INT_HIST_03_INT1,
	GDC_R_INT_HIST_04_FRAME_ID,
	GDC_R_INT_HIST_04_INT0,
	GDC_R_INT_HIST_04_INT1,
	GDC_R_INT_HIST_05_FRAME_ID,
	GDC_R_INT_HIST_05_INT0,
	GDC_R_INT_HIST_05_INT1,
	GDC_R_INT_HIST_06_FRAME_ID,
	GDC_R_INT_HIST_06_INT0,
	GDC_R_INT_HIST_06_INT1,
	GDC_R_INT_HIST_07_FRAME_ID,
	GDC_R_INT_HIST_07_INT0,
	GDC_R_INT_HIST_07_INT1,
	GDC_R_SECU_CTRL_SEQID,
	GDC_R_SECU_CTRL_TZINFO_SEQID_0,
	GDC_R_SECU_CTRL_TZINFO_SEQID_1,
	GDC_R_SECU_CTRL_TZINFO_SEQID_2,
	GDC_R_SECU_CTRL_TZINFO_SEQID_3,
	GDC_R_SECU_CTRL_TZINFO_SEQID_4,
	GDC_R_SECU_CTRL_TZINFO_SEQID_5,
	GDC_R_SECU_CTRL_TZINFO_SEQID_6,
	GDC_R_SECU_CTRL_TZINFO_SEQID_7,
	GDC_R_SECU_OTF_SEQ_ID_PROT_ENABLE,		/* EVT1 */
	GDC_R_PERF_MONITOR_ENABLE,
	GDC_R_PERF_MONITOR_CLEAR,
	GDC_R_PERF_MONITOR_INT_USER_SEL,
	GDC_R_PERF_MONITOR_INT_START,
	GDC_R_PERF_MONITOR_INT_END,
	GDC_R_PERF_MONITOR_INT_USER,
	GDC_R_PERF_MONITOR_PROCESS_PRE_CONFIG,
	GDC_R_PERF_MONITOR_PROCESS_FRAME,
	GDC_R_IP_VERSION,
	GDC_R_COMMON_CTRL_VERSION,
	GDC_R_QCH_STATUS,
	GDC_R_IDLENESS_STATUS,
	GDC_R_IP_BUSY_MONITOR_0,
	GDC_R_IP_BUSY_MONITOR_1,
	GDC_R_IP_BUSY_MONITOR_2,
	GDC_R_IP_BUSY_MONITOR_3,
	GDC_R_IP_STALL_OUT_STATUS_0,
	GDC_R_IP_STALL_OUT_STATUS_1,
	GDC_R_IP_STALL_OUT_STATUS_2,
	GDC_R_IP_STALL_OUT_STATUS_3,
	GDC_R_STOPEN_CRC_STOP_VALID_COUNT,
	GDC_R_IP_ROL_RESET,
	GDC_R_IP_ROL_MODE,
	GDC_R_IP_ROL_SELECT,
	GDC_R_IP_INT_ON_COL_ROW,
	GDC_R_IP_INT_ON_COL_ROW_POS,
	GDC_R_FREEZE_EN,
	GDC_R_FREEZE_COL_ROW_POS,
	GDC_R_FREEZE_CORRUPTED_ENABLE,
	GDC_R_STAT_RDMACLOADER_EN,
	GDC_R_STAT_RDMACLOADER_DATA_FORMAT,
	GDC_R_STAT_RDMACLOADER_WIDTH,
	GDC_R_STAT_RDMACLOADER_HEIGHT,
	GDC_R_STAT_RDMACLOADER_IMG_STRIDE_1P,
	GDC_R_STAT_RDMACLOADER_MAX_MO,
	GDC_R_STAT_RDMACLOADER_MAX_BL,
	GDC_R_STAT_RDMACLOADER_BUSINFO,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_R_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_R_STAT_RDMACLOADER_IMG_CRC_1P,
	GDC_R_STAT_RDMACLOADER_MON_STATUS0,
	GDC_R_STAT_RDMACLOADER_MON_STATUS1,
	GDC_R_STAT_RDMACLOADER_MON_STATUS2,
	GDC_R_STAT_RDMACLOADER_MON_STATUS3,
	GDC_R_YUV_RDMAY_EN,
	GDC_R_YUV_RDMAY_COMP_CONTROL,
	GDC_R_YUV_RDMAY_COMP_ERROR_MODE,
	GDC_R_YUV_RDMAY_COMP_ERROR_VALUE,
	GDC_R_YUV_RDMAY_DATA_FORMAT,
	GDC_R_YUV_RDMAY_COMP_LOSSY_BYTE32NUM,
	GDC_R_YUV_RDMAY_WIDTH,
	GDC_R_YUV_RDMAY_HEIGHT,
	GDC_R_YUV_RDMAY_IMG_STRIDE_1P,
	GDC_R_YUV_RDMAY_HEADER_STRIDE_1P,
	GDC_R_YUV_RDMAY_VOTF_EN,
	GDC_R_YUV_RDMAY_MAX_MO,
	GDC_R_YUV_RDMAY_MAX_BL,
	GDC_R_YUV_RDMAY_BUSINFO,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_RDMAY_IMG_CRC_1P,
	GDC_R_YUV_RDMAY_HEADER_CRC_1P,
	GDC_R_YUV_RDMAY_MON_STATUS0,
	GDC_R_YUV_RDMAY_MON_STATUS1,
	GDC_R_YUV_RDMAY_MON_STATUS2,
	GDC_R_YUV_RDMAY_MON_STATUS3,
	GDC_R_YUV_RDMAUV_EN,
	GDC_R_YUV_RDMAUV_COMP_CONTROL,
	GDC_R_YUV_RDMAUV_COMP_ERROR_MODE,
	GDC_R_YUV_RDMAUV_COMP_ERROR_VALUE,
	GDC_R_YUV_RDMAUV_DATA_FORMAT,
	GDC_R_YUV_RDMAUV_COMP_LOSSY_BYTE32NUM,
	GDC_R_YUV_RDMAUV_WIDTH,
	GDC_R_YUV_RDMAUV_HEIGHT,
	GDC_R_YUV_RDMAUV_IMG_STRIDE_1P,
	GDC_R_YUV_RDMAUV_HEADER_STRIDE_1P,
	GDC_R_YUV_RDMAUV_VOTF_EN,
	GDC_R_YUV_RDMAUV_MAX_MO,
	GDC_R_YUV_RDMAUV_MAX_BL,
	GDC_R_YUV_RDMAUV_BUSINFO,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_RDMAUV_IMG_CRC_1P,
	GDC_R_YUV_RDMAUV_HEADER_CRC_1P,
	GDC_R_YUV_RDMAUV_MON_STATUS0,
	GDC_R_YUV_RDMAUV_MON_STATUS1,
	GDC_R_YUV_RDMAUV_MON_STATUS2,
	GDC_R_YUV_RDMAUV_MON_STATUS3,
	GDC_R_YUV_WDMA_EN,
	GDC_R_YUV_WDMA_COMP_CONTROL,
	GDC_R_YUV_WDMA_DATA_FORMAT,
	GDC_R_YUV_WDMA_MONO_MODE,
	GDC_R_YUV_WDMA_COMP_LOSSY_BYTE32NUM,
	GDC_R_YUV_WDMA_WIDTH,
	GDC_R_YUV_WDMA_HEIGHT,
	GDC_R_YUV_WDMA_IMG_STRIDE_1P,
	GDC_R_YUV_WDMA_IMG_STRIDE_2P,
	GDC_R_YUV_WDMA_HEADER_STRIDE_1P,
	GDC_R_YUV_WDMA_HEADER_STRIDE_2P,
	GDC_R_YUV_WDMA_VOTF_EN,
	GDC_R_YUV_WDMA_MAX_MO,
	GDC_R_YUV_WDMA_MAX_BL,
	GDC_R_YUV_WDMA_BUSINFO,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_0,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_1,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_2,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_3,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_4,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_5,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_6,
	GDC_R_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_7,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_0,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_1,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_2,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_3,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_4,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_5,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_6,
	GDC_R_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_7,
	GDC_R_YUV_WDMA_IMG_CRC_1P,
	GDC_R_YUV_WDMA_IMG_CRC_2P,
	GDC_R_YUV_WDMA_HEADER_CRC_1P,
	GDC_R_YUV_WDMA_HEADER_CRC_2P,
	GDC_R_YUV_WDMA_MON_STATUS0,
	GDC_R_YUV_WDMA_MON_STATUS1,
	GDC_R_YUV_WDMA_MON_STATUS2,
	GDC_R_YUV_WDMA_MON_STATUS3,
	GDC_R_YUV_GDC_YUV_FORMAT,
	GDC_R_YUV_GDC_COMPRESSOR,
	GDC_R_YUV_GDC_CONFIG,
	GDC_R_YUV_GDC_BOUNDARY_OPTION,
	GDC_R_YUV_GDC_GRID_MODE,
	GDC_R_YUV_GDC_INPUT_ORG_SIZE,
	GDC_R_YUV_GDC_INPUT_CROP_SIZE,
	GDC_R_YUV_GDC_INPUT_CROP_START,
	GDC_R_YUV_GDC_OUT_CROP_SIZE,
	GDC_R_YUV_GDC_OUT_CROP_START,
	GDC_R_YUV_GDC_SCALE,
	GDC_R_YUV_GDC_SCALE_SHIFTER,
	GDC_R_YUV_GDC_INV_SCALE,
	GDC_R_YUV_GDC_OUT_SCALE,
	GDC_R_YUV_GDC_INTERPOLATION,
	GDC_R_YUV_GDC_BUSY,
	GDC_R_YUV_GDC_LUMA_MINMAX,
	GDC_R_YUV_GDC_CHROMA_MINMAX,
	GDC_R_YUV_GDC_COLOR0_CRC,
	GDC_R_YUV_GDC_COLOR1_CRC,
	GDC_R_YUV_GDC_COLOR2_CRC,
	GDC_R_YUV_GDC_STOP_CRC_COUNT,
	GDC_R_YUV_GDC_GEN_CRC,
	GDC_R_YUV_GDC_CXCY_CRC,
	GDC_R_YUV_GDC_REQ0_CRC,
	GDC_R_YUV_GDC_REQ1_CRC,
	GDC_R_YUV_GDC_PXC0_CRC,
	GDC_R_YUV_GDC_PXC1_CRC,
	GDC_R_YUV_GDC_FORCE_CLOCK,
	GDC_R_YUV_GDC_WRITE_LINE_UNIQUE_EN,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_TOKEN_HIST_EN,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_TOKEN_HIST_INDEX,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_APB_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_APB_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_APB_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_AXI_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_AXI_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_R_YUV_GDC_TWS_AXI_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_TOKEN_HIST_EN,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_TOKEN_HIST_INDEX,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_APB_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_APB_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_APB_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_AXI_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_AXI_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_R_YUV_GDC_TRS_ASI_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_REG_CNT
};

enum is_gdc_field_name {
	GDC_F_CMDQ_ENABLE,
	GDC_F_CMDQ_STOP_CRPT_ENABLE,
	GDC_F_SW_RESET,
	GDC_F_SW_CORE_RESET,
	GDC_F_SW_APB_RESET,
	GDC_F_TRANS_STOP_REQ,
	GDC_F_TRANS_STOP_REQ_RDY,
	GDC_F_IP_CLOCK_DOWN_MODE,
	GDC_F_IP_PROCESSING,
	GDC_F_FORCE_INTERNAL_CLOCK,
	GDC_F_DEBUG_CLOCK_ENABLE,
	GDC_F_IP_POST_FRAME_GAP,
	GDC_F_IP_DRCG_ENABLE,
	GDC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	GDC_F_AUTO_IGNORE_PREADY_ENABLE,
	GDC_F_IP_USE_SW_FINISH_COND,
	GDC_F_SW_FINISH_COND_ENABLE,
	GDC_F_IP_CORRUPTED_COND_ENABLE,
	GDC_F_IP_USE_OTF_IN_FOR_PATH_0,
	GDC_F_IP_USE_OTF_IN_FOR_PATH_1,
	GDC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	GDC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	GDC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	GDC_F_IP_USE_EXT_MEM_ENABLE,			/* EVT1 */
	GDC_F_CMDQ_QUE_CMD_BASE_ADDR,
	GDC_F_CMDQ_QUE_CMD_HEADER_NUM,
	GDC_F_CMDQ_QUE_CMD_SETTING_MODE,
	GDC_F_CMDQ_QUE_CMD_HOLD_MODE,
	GDC_F_CMDQ_QUE_CMD_FRAME_ID,
	GDC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	GDC_F_CMDQ_QUE_CMD_FRO_INDEX,
	GDC_F_CMDQ_ADD_TO_QUEUE_0,
	GDC_F_CMDQ_ADD_TO_QUEUE_1,
	GDC_F_CMDQ_ADD_TO_QUEUE_URGENT,
	GDC_F_CMDQ_POP_LOCK,
	GDC_F_CMDQ_RELOAD_LOCK,
	GDC_F_CMDQ_TIME_SLICE_SEQUENCE,
	GDC_F_CMDQ_TS_SEQ_END_POINT,
	GDC_F_CMDQ_TS_SEQ_COUNT_RESET,
	GDC_F_CMDQ_CTRL_SETSEL_EN,
	GDC_F_CMDQ_SETSEL,
	GDC_F_CMDQ_PUSH_BACK_TO_QUEUE,
	GDC_F_CMDQ_PUSH_BACK_QUE_ID,
	GDC_F_CMDQ_FLUSH_QUEUE_0,
	GDC_F_CMDQ_FLUSH_QUEUE_1,
	GDC_F_CMDQ_FLUSH_QUEUE_URGENT,
	GDC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	GDC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	GDC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	GDC_F_CMDQ_SWAP_QUEUE_1_TRIG,
	GDC_F_CMDQ_SWAP_QUEUE_1_POS_A,
	GDC_F_CMDQ_SWAP_QUEUE_1_POS_B,
	GDC_F_CMDQ_SWAP_QUEUE_URGENT_TRIG,
	GDC_F_CMDQ_SWAP_QUEUE_URGENT_POS_A,
	GDC_F_CMDQ_SWAP_QUEUE_URGENT_POS_B,
	GDC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	GDC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	GDC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	GDC_F_CMDQ_ROTATE_QUEUE_1_TRIG,
	GDC_F_CMDQ_ROTATE_QUEUE_1_POS_S,
	GDC_F_CMDQ_ROTATE_QUEUE_1_POS_E,
	GDC_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG,
	GDC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S,
	GDC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E,
	GDC_F_CMDQ_HM_QUEUE_0_TRIG,
	GDC_F_CMDQ_HM_QUEUE_0,
	GDC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	GDC_F_CMDQ_HM_QUEUE_1_TRIG,
	GDC_F_CMDQ_HM_QUEUE_1,
	GDC_F_CMDQ_HM_FRAME_ID_QUEUE_1,
	GDC_F_CMDQ_HM_QUEUE_URGENT_TRIG,
	GDC_F_CMDQ_HM_QUEUE_URGENT,
	GDC_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT,
	GDC_F_CMDQ_TIME_SLICE_COUNTER,
	GDC_F_CMDQ_TIME_SLICE_CURR,
	GDC_F_CMDQ_TIME_SLICE_NEXT,
	GDC_F_CMDQ_CHARGED_FRAME_ID,
	GDC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	GDC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,		/* EVT1 */
	GDC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,		/* EVT1 */
	GDC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	GDC_F_CMDQ_FRAME_COUNTER_RESET,
	GDC_F_CMDQ_FRAME_COUNTER,
	GDC_F_CMDQ_PRE_FRAME_ID,
	GDC_F_CMDQ_CURRENT_FRAME_ID,
	GDC_F_CMDQ_QUEUE_0_FULLNESS,
	GDC_F_CMDQ_QUEUE_0_WPTR,
	GDC_F_CMDQ_QUEUE_0_RPTR,
	GDC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	GDC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	GDC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	GDC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	GDC_F_CMDQ_QUEUE_1_FULLNESS,
	GDC_F_CMDQ_QUEUE_1_WPTR,
	GDC_F_CMDQ_QUEUE_1_RPTR,
	GDC_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	GDC_F_CMDQ_DEBUG_QUE_1_CMD_H,
	GDC_F_CMDQ_DEBUG_QUE_1_CMD_M,
	GDC_F_CMDQ_DEBUG_QUE_1_CMD_L,
	GDC_F_CMDQ_QUEUE_URGENT_FULLNESS,
	GDC_F_CMDQ_QUEUE_URGENT_WPTR,
	GDC_F_CMDQ_QUEUE_URGENT_RPTR,
	GDC_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	GDC_F_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	GDC_F_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	GDC_F_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	GDC_F_CMDQ_DEBUG_PROCESS,
	GDC_F_CMDQ_DEBUG_HOLD,
	GDC_F_CMDQ_DEBUG_PERIOD,
	GDC_F_CMDQ_DEBUG_QUEUE_ID,
	GDC_F_CMDQ_INT,
	GDC_F_CMDQ_INT_ENABLE,
	GDC_F_CMDQ_INT_STATUS,
	GDC_F_CMDQ_INT_CLEAR,
	GDC_F_C_LOADER_ENABLE,
	GDC_F_C_LOADER_RESET,
	GDC_F_C_LOADER_FAST_MODE,
	GDC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	GDC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	GDC_F_C_LOADER_REMAP_SETSEL_EN,
	GDC_F_C_LOADER_ACCESS_INTERVAL,
	GDC_F_C_LOADER_REMAP_00_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_00_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_01_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_01_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_02_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_02_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_03_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_03_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_04_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_04_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_05_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_05_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_06_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_06_SETB_ADDR,
	GDC_F_C_LOADER_REMAP_07_SETA_ADDR,
	GDC_F_C_LOADER_REMAP_07_SETB_ADDR,
	GDC_F_C_LOADER_BUSY,
	GDC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	GDC_F_C_LOADER_NUM_OF_HEADER_REQED,
	GDC_F_C_LOADER_NUM_OF_HEADER_APBED,
	GDC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	GDC_F_COREX_ENABLE,
	GDC_F_COREX_RESET,
	GDC_F_COREX_FAST_MODE,
	GDC_F_COREX_UPDATE_TYPE_0,
	GDC_F_COREX_UPDATE_TYPE_1,
	GDC_F_COREX_UPDATE_MODE_0,
	GDC_F_COREX_UPDATE_MODE_1,
	GDC_F_COREX_START_0,
	GDC_F_COREX_START_1,
	GDC_F_COREX_COPY_FROM_IP_0,
	GDC_F_COREX_COPY_FROM_IP_1,
	GDC_F_COREX_BUSY_0,
	GDC_F_COREX_IP_SET_0,
	GDC_F_COREX_BUSY_1,
	GDC_F_COREX_IP_SET_1,
	GDC_F_COREX_PRE_ADDR_CONFIG,
	GDC_F_COREX_PRE_DATA_CONFIG,
	GDC_F_COREX_POST_ADDR_CONFIG,
	GDC_F_COREX_POST_DATA_CONFIG,
	GDC_F_COREX_PRE_CONFIG_EN,
	GDC_F_COREX_POST_CONFIG_EN,
	GDC_F_COREX_TYPE_WRITE,
	GDC_F_COREX_TYPE_WRITE_TRIGGER,
	GDC_F_COREX_TYPE_READ,
	GDC_F_COREX_TYPE_READ_OFFSET,
	GDC_F_COREX_INTERRUPT_VECTOR_MASKED,
	GDC_F_COREX_INTERRUPT_VECTOR,
	GDC_F_COREX_INTERRUPT_VECTOR_CLEAR,
	GDC_F_COREX_INTERRUPT_MASK,
	GDC_F_COREX_INT,				/* EVT1 */
	GDC_F_COREX_INT_STATUS,				/* EVT1 */
	GDC_F_COREX_INT_CLEAR,				/* EVT1 */
	GDC_F_COREX_INT_ENABLE,				/* EVT1 */
	GDC_F_INT_REQ_INT0,
	GDC_F_INT_REQ_INT0_ENABLE,
	GDC_F_INT_REQ_INT0_STATUS,
	GDC_F_INT_REQ_INT0_CLEAR,
	GDC_F_INT_REQ_INT1,
	GDC_F_INT_REQ_INT1_ENABLE,
	GDC_F_INT_REQ_INT1_STATUS,
	GDC_F_INT_REQ_INT1_CLEAR,
	GDC_F_INT_HIST_CURINT0,
	GDC_F_INT_HIST_CURINT0_ENABLE,
	GDC_F_INT_HIST_CURINT0_STATUS,
	GDC_F_INT_HIST_CURINT1,
	GDC_F_INT_HIST_CURINT1_ENABLE,
	GDC_F_INT_HIST_CURINT1_STATUS,
	GDC_F_INT_HIST_00_FRAME_ID,
	GDC_F_INT_HIST_00_INT0,
	GDC_F_INT_HIST_00_INT1,
	GDC_F_INT_HIST_01_FRAME_ID,
	GDC_F_INT_HIST_01_INT0,
	GDC_F_INT_HIST_01_INT1,
	GDC_F_INT_HIST_02_FRAME_ID,
	GDC_F_INT_HIST_02_INT0,
	GDC_F_INT_HIST_02_INT1,
	GDC_F_INT_HIST_03_FRAME_ID,
	GDC_F_INT_HIST_03_INT0,
	GDC_F_INT_HIST_03_INT1,
	GDC_F_INT_HIST_04_FRAME_ID,
	GDC_F_INT_HIST_04_INT0,
	GDC_F_INT_HIST_04_INT1,
	GDC_F_INT_HIST_05_FRAME_ID,
	GDC_F_INT_HIST_05_INT0,
	GDC_F_INT_HIST_05_INT1,
	GDC_F_INT_HIST_06_FRAME_ID,
	GDC_F_INT_HIST_06_INT0,
	GDC_F_INT_HIST_06_INT1,
	GDC_F_INT_HIST_07_FRAME_ID,
	GDC_F_INT_HIST_07_INT0,
	GDC_F_INT_HIST_07_INT1,
	GDC_F_SECU_CTRL_SEQID,
	GDC_F_SECU_CTRL_TZINFO_SEQID_0,
	GDC_F_SECU_CTRL_TZINFO_SEQID_1,
	GDC_F_SECU_CTRL_TZINFO_SEQID_2,
	GDC_F_SECU_CTRL_TZINFO_SEQID_3,
	GDC_F_SECU_CTRL_TZINFO_SEQID_4,
	GDC_F_SECU_CTRL_TZINFO_SEQID_5,
	GDC_F_SECU_CTRL_TZINFO_SEQID_6,
	GDC_F_SECU_CTRL_TZINFO_SEQID_7,
	GDC_F_SECU_OTF_DEQ_ID_PROT_ENABLE,		/* EVT1 */
	GDC_F_PERF_MONITOR_ENABLE,
	GDC_F_PERF_MONITOR_CLEAR,
	GDC_F_PERF_MONITOR_INT_USER_SEL,
	GDC_F_PERF_MONITOR_INT_START,
	GDC_F_PERF_MONITOR_INT_END,
	GDC_F_PERF_MONITOR_INT_USER,
	GDC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	GDC_F_PERF_MONITOR_PROCESS_FRAME,
	GDC_F_IP_MICRO,
	GDC_F_IP_MINOR,
	GDC_F_IP_MAJOR,
	GDC_F_CTRL_MICRO,
	GDC_F_CTRL_MINOR,
	GDC_F_CTRL_MAJOR,
	GDC_F_QCH_STATUS,
	GDC_F_IDLENESS_STATUS,
	GDC_F_CHAIN_IDLENESS_STATUS,
	GDC_F_IP_BUSY_MONITOR_0,
	GDC_F_IP_BUSY_MONITOR_1,
	GDC_F_IP_BUSY_MONITOR_2,
	GDC_F_IP_BUSY_MONITOR_3,
	GDC_F_IP_STALL_OUT_STATUS_0,
	GDC_F_IP_STALL_OUT_STATUS_1,
	GDC_F_IP_STALL_OUT_STATUS_2,
	GDC_F_IP_STALL_OUT_STATUS_3,
	GDC_F_STOPEN_CRC_STOP_VALID_COUNT,
	GDC_F_IP_ROL_RESET,
	GDC_F_IP_ROL_MODE,
	GDC_F_IP_ROL_SELECT,
	GDC_F_IP_INT_SRC_SEL,
	GDC_F_IP_INT_COL_EN,
	GDC_F_IP_INT_ROW_EN,
	GDC_F_IP_INT_COL_POS,
	GDC_F_IP_INT_ROW_POS,
	GDC_F_FREEZE_SRC_SEL,
	GDC_F_FREEZE_EN,
	GDC_F_FREEZE_COL_POS,
	GDC_F_FREEZE_ROW_POS,
	GDC_F_FREEZE_CORRUPTED_ENABLE,
	GDC_F_STAT_RDMACLOADER_EN,
	GDC_F_STAT_RDMACLOADER_CLK_ALWAYS_ON_EN,
	GDC_F_STAT_RDMACLOADER_DATA_FORMAT_BAYER,
	GDC_F_STAT_RDMACLOADER_WIDTH,
	GDC_F_STAT_RDMACLOADER_HEIGHT,
	GDC_F_STAT_RDMACLOADER_IMG_STRIDE_1P,
	GDC_F_STAT_RDMACLOADER_MAX_MO,
	GDC_F_STAT_RDMACLOADER_MAX_BL,
	GDC_F_STAT_RDMACLOADER_BUSINFO,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_F_STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_F_STAT_RDMACLOADER_IMG_CRC_1P,
	GDC_F_STAT_RDMACLOADER_MON_STATUS0,
	GDC_F_STAT_RDMACLOADER_MON_STATUS1,
	GDC_F_STAT_RDMACLOADER_MON_STATUS2,
	GDC_F_STAT_RDMACLOADER_MON_STATUS3,
	GDC_F_YUV_RDMAY_EN,
	GDC_F_YUV_RDMAY_CLK_ALWAYS_ON_EN,
	GDC_F_YUV_RDMAY_SBWC_EN,
	GDC_F_YUV_RDMAY_SBWC_64B_ALIGN,
	GDC_F_YUV_RDMAY_COMP_ERROR_MODE,
	GDC_F_YUV_RDMAY_COMP_ERROR_VALUE,
	GDC_F_YUV_RDMAY_DATA_FORMAT_YUV,
	GDC_F_YUV_RDMAY_COMP_LOSSY_BYTE32NUM,
	GDC_F_YUV_RDMAY_WIDTH,
	GDC_F_YUV_RDMAY_HEIGHT,
	GDC_F_YUV_RDMAY_IMG_STRIDE_1P,
	GDC_F_YUV_RDMAY_HEADER_STRIDE_1P,
	GDC_F_YUV_RDMAY_VOTF_EN,
	GDC_F_YUV_RDMAY_VOTF_USE_LEGACY_RING,
	GDC_F_YUV_RDMAY_MAX_MO,
	GDC_F_YUV_RDMAY_MAX_BL,
	GDC_F_YUV_RDMAY_BUSINFO,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_RDMAY_IMG_CRC_1P,
	GDC_F_YUV_RDMAY_HEADER_CRC_1P,
	GDC_F_YUV_RDMAY_MON_STATUS0,
	GDC_F_YUV_RDMAY_MON_STATUS1,
	GDC_F_YUV_RDMAY_MON_STATUS2,
	GDC_F_YUV_RDMAY_MON_STATUS3,
	GDC_F_YUV_RDMAUV_EN,
	GDC_F_YUV_RDMAUV_CLK_ALWAYS_ON_EN,
	GDC_F_YUV_RDMAUV_SBWC_EN,
	GDC_F_YUV_RDMAUV_SBWC_64B_ALIGN,
	GDC_F_YUV_RDMAUV_COMP_ERROR_MODE,
	GDC_F_YUV_RDMAUV_COMP_ERROR_VALUE,
	GDC_F_YUV_RDMAUV_DATA_FORMAT_YUV,
	GDC_F_YUV_RDMAUV_COMP_LOSSY_BYTE32NUM,
	GDC_F_YUV_RDMAUV_WIDTH,
	GDC_F_YUV_RDMAUV_HEIGHT,
	GDC_F_YUV_RDMAUV_IMG_STRIDE_1P,
	GDC_F_YUV_RDMAUV_HEADER_STRIDE_1P,
	GDC_F_YUV_RDMAUV_VOTF_EN,
	GDC_F_YUV_RDMAUV_VOTF_USE_LEGACY_RING,
	GDC_F_YUV_RDMAUV_MAX_MO,
	GDC_F_YUV_RDMAUV_MAX_BL,
	GDC_F_YUV_RDMAUV_BUSINFO,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_RDMAUV_IMG_CRC_1P,
	GDC_F_YUV_RDMAUV_HEADER_CRC_1P,
	GDC_F_YUV_RDMAUV_MON_STATUS0,
	GDC_F_YUV_RDMAUV_MON_STATUS1,
	GDC_F_YUV_RDMAUV_MON_STATUS2,
	GDC_F_YUV_RDMAUV_MON_STATUS3,
	GDC_F_YUV_WDMA_EN,
	GDC_F_YUV_WDMA_CLK_ALWAYS_ON_EN,
	GDC_F_YUV_WDMA_SBWC_EN,
	GDC_F_YUV_WDMA_SBWC_64B_ALIGN,
	GDC_F_YUV_WDMA_SBWC_64B_ZERO_PAD_EN,		/* EVT1 */
	GDC_F_YUV_WDMA_DATA_FORMAT_YUV,
	GDC_F_YUV_WDMA_MONO_MODE,
	GDC_F_YUV_WDMA_COMP_LOSSY_BYTE32NUM,
	GDC_F_YUV_WDMA_WIDTH,
	GDC_F_YUV_WDMA_HEIGHT,
	GDC_F_YUV_WDMA_IMG_STRIDE_1P,
	GDC_F_YUV_WDMA_IMG_STRIDE_2P,
	GDC_F_YUV_WDMA_HEADER_STRIDE_1P,
	GDC_F_YUV_WDMA_HEADER_STRIDE_2P,
	GDC_F_YUV_WDMA_VOTF_EN,
	GDC_F_YUV_WDMA_MAX_MO,
	GDC_F_YUV_WDMA_MAX_BL,
	GDC_F_YUV_WDMA_BUSINFO,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_0,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_1,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_2,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_3,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_4,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_5,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_6,
	GDC_F_YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_7,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_0,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_1,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_2,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_3,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_4,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_5,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_6,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_7,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_0,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_1,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_2,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_3,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_4,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_5,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_6,
	GDC_F_YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_7,
	GDC_F_YUV_WDMA_IMG_CRC_1P,
	GDC_F_YUV_WDMA_IMG_CRC_2P,
	GDC_F_YUV_WDMA_HEADER_CRC_1P,
	GDC_F_YUV_WDMA_HEADER_CRC_2P,
	GDC_F_YUV_WDMA_MON_STATUS0,
	GDC_F_YUV_WDMA_MON_STATUS1,
	GDC_F_YUV_WDMA_MON_STATUS2,
	GDC_F_YUV_WDMA_MON_STATUS3,
	GDC_F_YUV_GDC_BYPASS_MODE,
	GDC_F_YUV_GDC_MONO_MODE,
	GDC_F_YUV_GDC_DST_10BIT_FORMAT,
	GDC_F_YUV_GDC_SRC_10BIT_FORMAT,
	GDC_F_YUV_GDC_YUV_FORMAT ,
	GDC_F_YUV_GDC_DST_COMPRESSOR,
	GDC_F_YUV_GDC_SRC_COMPRESSOR,
	GDC_F_YUV_GDC_MIRROR_Y ,
	GDC_F_YUV_GDC_MIRROR_X ,
	GDC_F_YUV_GDC_BOUNDARY_OPTION,
	GDC_F_YUV_GDC_GRID_MODE,
	GDC_F_YUV_GDC_ORG_HEIGHT ,
	GDC_F_YUV_GDC_ORG_WIDTH,
	GDC_F_YUV_GDC_CROP_HEIGHT ,
	GDC_F_YUV_GDC_CROP_WIDTH ,
	GDC_F_YUV_GDC_CROP_START_Y ,
	GDC_F_YUV_GDC_CROP_START_X ,
	GDC_F_YUV_GDC_IMAGE_ACTIVE_HEIGHT ,
	GDC_F_YUV_GDC_IMAGE_ACTIVE_WIDTH ,
	GDC_F_YUV_GDC_IMAGE_CROP_PRE_Y ,
	GDC_F_YUV_GDC_IMAGE_CROP_PRE_X ,
	GDC_F_YUV_GDC_SCALE_Y ,
	GDC_F_YUV_GDC_SCALE_X ,
	GDC_F_YUV_GDC_SCALE_SHIFTER_Y ,
	GDC_F_YUV_GDC_SCALE_SHIFTER_X ,
	GDC_F_YUV_GDC_INV_SCALE_Y ,
	GDC_F_YUV_GDC_INV_SCALE_X ,
	GDC_F_YUV_GDC_OUT_SCALE_Y,
	GDC_F_YUV_GDC_OUT_SCALE_X,
	GDC_F_YUV_GDC_CLAMP_TYPE,
	GDC_F_YUV_GDC_INTERP_TYPE ,
	GDC_F_YUV_GDC_WDMA_BUSY,
	GDC_F_YUV_GDC_RDMA_BUSY,
	GDC_F_YUV_GDC_PXC_BUSY_C,
	GDC_F_YUV_GDC_PXC_BUSY_L,
	GDC_F_YUV_GDC_ENGINE_BUSY,
	GDC_F_YUV_GDC_LUMA_MAX,
	GDC_F_YUV_GDC_LUMA_MIN,
	GDC_F_YUV_GDC_CHROMA_MAX,
	GDC_F_YUV_GDC_CHROMA_MIN,
	GDC_F_YUV_GDC_COLOR0_CRC_RESULT,
	GDC_F_YUV_GDC_COLOR0_CRC_SEED,
	GDC_F_YUV_GDC_COLOR1_CRC_RESULT,
	GDC_F_YUV_GDC_COLOR1_CRC_SEED,
	GDC_F_YUV_GDC_COLOR2_CRC_RESULT,
	GDC_F_YUV_GDC_COLOR2_CRC_SEED,
	GDC_F_YUV_GDC_STOP_CRC_COUNT,
	GDC_F_YUV_GDC_GEN_CRC_RESULT,
	GDC_F_YUV_GDC_GEN_CRC_SEED,
	GDC_F_YUV_GDC_CXCY_CRC_RESULT,
	GDC_F_YUV_GDC_CXCY_CRC_SEED,
	GDC_F_YUV_GDC_REQ0_CRC_RESULT,
	GDC_F_YUV_GDC_REQ0_CRC_SEED,
	GDC_F_YUV_GDC_REQ1_CRC_RESULT,
	GDC_F_YUV_GDC_REQ1_CRC_SEED,
	GDC_F_YUV_GDC_PXC0_CRC_RESULT,
	GDC_F_YUV_GDC_PXC0_CRC_SEED,
	GDC_F_YUV_GDC_PXC1_CRC_RESULT,
	GDC_F_YUV_GDC_PXC1_CRC_SEED,
	GDC_F_YUV_GDC_FORCE_CLOCK,
	GDC_F_YUV_GDC_WRITE_LINE_UNIQUE_EN,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_APB_TOKEN_HIST_EN,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_AXI_TOKEN_HIST_EN,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_TOKEN_HIST_INDEX,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_APB_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_APB_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_APB_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_AXI_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_AXI_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_F_YUV_GDC_TWS_AXI_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_APB_TOKEN_HIST_EN,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_AXI_TOKEN_HIST_EN,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_TOKEN_HIST_INDEX,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_APB_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_APB_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_APB_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_AXI_TOKEN_HIST_0_3,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_AXI_TOKEN_HIST_4_7,		/* EVT1 */
	GDC_F_YUV_GDC_TRS_AXI_TOKEN_HIST_8_11,		/* EVT1 */
	GDC_REG_FIELD_CNT
};

static const struct camerapp_sfr_reg gdc_regs[GDC_REG_CNT] = {
	{0X0000, "CMDQ_ENABLE"},
	{0X0008, "CMDQ_STOP_CRPT_ENABLE"},
	{0X0010, "SW_RESET"},
	{0X0014, "SW_CORE_RESET"},
	{0X0018, "SW_APB_RESET"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X002C, "IP_CLOCK_DOWN_MODE"},
	{0X0030, "IP_PROCESSING"},
	{0X0034, "FORCE_INTERNAL_CLOCK"},
	{0X0038, "DEBUG_CLOCK_ENABLE"},
	{0X003C, "IP_POST_FRAME_GAP"},
	{0X0040, "IP_DRCG_ENABLE"},
	{0X0050, "AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0X0054, "AUTO_IGNORE_PREADY_ENABLE"},
	{0X0058, "IP_USE_SW_FINISH_COND"},
	{0X005C, "SW_FINISH_COND_ENABLE"},
	{0X006C, "IP_CORRUPTED_COND_ENABLE"},
	{0X0080, "IP_USE_OTF_PATH"},
	{0X0084, "IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0X00A0, "IP_USE_EXT_MEM_ENABLE"},
	{0X0400, "CMDQ_QUE_CMD_H"},
	{0X0404, "CMDQ_QUE_CMD_M"},
	{0X0408, "CMDQ_QUE_CMD_L"},
	{0X040C, "CMDQ_ADD_TO_QUEUE_0"},
	{0X0410, "CMDQ_ADD_TO_QUEUE_1"},
	{0X0414, "CMDQ_ADD_TO_QUEUE_URGENT"},
	{0X0440, "CMDQ_LOCK"},
	{0X0444, "CMDQ_TIME_SLICE_SEQUENCE"},
	{0X0448, "CMDQ_TS_SEQ_END_POINT"},
	{0X044C, "CMDQ_TS_SEQ_COUNT_RESET"},
	{0X0450, "CMDQ_CTRL_SETSEL_EN"},
	{0X0454, "CMDQ_SETSEL"},
	{0X0458, "CMDQ_PUSH_BACK_TO_QUEUE"},
	{0X0460, "CMDQ_FLUSH_QUEUE_0"},
	{0X0464, "CMDQ_FLUSH_QUEUE_1"},
	{0X0468, "CMDQ_FLUSH_QUEUE_URGENT"},
	{0X046C, "CMDQ_SWAP_QUEUE_0"},
	{0X0470, "CMDQ_SWAP_QUEUE_1"},
	{0X0474, "CMDQ_SWAP_QUEUE_URGENT"},
	{0X0478, "CMDQ_ROTATE_QUEUE_0"},
	{0X047C, "CMDQ_ROTATE_QUEUE_1"},
	{0X0480, "CMDQ_ROTATE_QUEUE_URGENT"},
	{0X0484, "CMDQ_HOLD_MARK_QUEUE_0"},
	{0X0488, "CMDQ_HOLD_MARK_QUEUE_1"},
	{0X048C, "CMDQ_HOLD_MARK_QUEUE_URGENT"},
	{0X0490, "CMDQ_DEBUG_STATUS_TIME_SLICE"},
	{0X0494, "CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0X049C, "CMDQ_VHD_CONTROL"},
	{0X04A0, "CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0X04A4, "CMDQ_FRAME_COUNTER_RESET"},
	{0X04A8, "CMDQ_FRAME_COUNTER"},
	{0X04AC, "CMDQ_FRAME_ID"},
	{0X04B0, "CMDQ_QUEUE_0_INFO"},
	{0X04B4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0X04B8, "CMDQ_DEBUG_QUE_0_CMD_H"},
	{0X04BC, "CMDQ_DEBUG_QUE_0_CMD_M"},
	{0X04C0, "CMDQ_DEBUG_QUE_0_CMD_L"},
	{0X04C4, "CMDQ_QUEUE_1_INFO"},
	{0X04C8, "CMDQ_QUEUE_1_RPTR_FOR_DEBUG"},
	{0X04CC, "CMDQ_DEBUG_QUE_1_CMD_H"},
	{0X04D0, "CMDQ_DEBUG_QUE_1_CMD_M"},
	{0X04D4, "CMDQ_DEBUG_QUE_1_CMD_L"},
	{0X04D8, "CMDQ_QUEUE_URGENT_INFO"},
	{0X04DC, "CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG"},
	{0X04E0, "CMDQ_DEBUG_QUE_URGENT_CMD_H"},
	{0X04E4, "CMDQ_DEBUG_QUE_URGENT_CMD_M"},
	{0X04E8, "CMDQ_DEBUG_QUE_URGENT_CMD_L"},
	{0X04EC, "CMDQ_DEBUG_STATUS"},
	{0X04F0, "CMDQ_INT"},
	{0X04F4, "CMDQ_INT_ENABLE"},
	{0X04F8, "CMDQ_INT_STATUS"},
	{0X04FC, "CMDQ_INT_CLEAR"},
	{0X0500, "C_LOADER_ENABLE"},
	{0X0504, "C_LOADER_RESET"},
	{0X0508, "C_LOADER_FAST_MODE"},
	{0X050C, "C_LOADER_REMAP_EN"},
	{0X0510, "C_LOADER_ACCESS_INTERVAL"},
	{0X0540, "C_LOADER_REMAP_00_ADDR"},
	{0X0544, "C_LOADER_REMAP_01_ADDR"},
	{0X0548, "C_LOADER_REMAP_02_ADDR"},
	{0X054C, "C_LOADER_REMAP_03_ADDR"},
	{0X0550, "C_LOADER_REMAP_04_ADDR"},
	{0X0554, "C_LOADER_REMAP_05_ADDR"},
	{0X0558, "C_LOADER_REMAP_06_ADDR"},
	{0X055C, "C_LOADER_REMAP_07_ADDR"},
	{0X05C0, "C_LOADER_DEBUG_STATUS"},
	{0X05C4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0X05C8, "C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0X0600, "COREX_ENABLE"},
	{0X0604, "COREX_RESET"},
	{0X0608, "COREX_FAST_MODE"},
	{0X060C, "COREX_UPDATE_TYPE_0"},
	{0X0610, "COREX_UPDATE_TYPE_1"},
	{0X0614, "COREX_UPDATE_MODE_0"},
	{0X0618, "COREX_UPDATE_MODE_1"},
	{0X061C, "COREX_START_0"},
	{0X0620, "COREX_START_1"},
	{0X0624, "COREX_COPY_FROM_IP_0"},
	{0X0628, "COREX_COPY_FROM_IP_1"},
	{0X062C, "COREX_STATUS_0"},
	{0X0630, "COREX_STATUS_1"},
	{0X0634, "COREX_PRE_ADDR_CONFIG"},
	{0X0638, "COREX_PRE_DATA_CONFIG"},
	{0X063C, "COREX_POST_ADDR_CONFIG"},
	{0X0640, "COREX_POST_DATA_CONFIG"},
	{0X0644, "COREX_PRE_POST_CONFIG_EN"},
	{0X0648, "COREX_TYPE_WRITE"},
	{0X064C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X0650, "COREX_TYPE_READ"},
	{0X0654, "COREX_TYPE_READ_OFFSET"},
	{0X0658, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X065C, "COREX_INTERRUPT_VECTOR"},
	{0X0660, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X0664, "COREX_INTERRUPT_MASK"},
	{0X0658, "COREX_INT"},
	{0X065C, "COREX_INT_STATUS"},
	{0X0660, "COREX_INT_CLEAR"},
	{0X0664, "COREX_INT_ENABLE"},
	{0X0800, "INT_REQ_INT0"},
	{0X0804, "INT_REQ_INT0_ENABLE"},
	{0X0808, "INT_REQ_INT0_STATUS"},
	{0X080C, "INT_REQ_INT0_CLEAR"},
	{0X0810, "INT_REQ_INT1"},
	{0X0814, "INT_REQ_INT1_ENABLE"},
	{0X0818, "INT_REQ_INT1_STATUS"},
	{0X081C, "INT_REQ_INT1_CLEAR"},
	{0X0900, "INT_HIST_CURINT0"},
	{0X0904, "INT_HIST_CURINT0_ENABLE"},
	{0X0908, "INT_HIST_CURINT0_STATUS"},
	{0X090C, "INT_HIST_CURINT1"},
	{0X0910, "INT_HIST_CURINT1_ENABLE"},
	{0X0914, "INT_HIST_CURINT1_STATUS"},
	{0X0918, "INT_HIST_00_FRAME_ID"},
	{0X091C, "INT_HIST_00_INT0"},
	{0X0920, "INT_HIST_00_INT1"},
	{0X0924, "INT_HIST_01_FRAME_ID"},
	{0X0928, "INT_HIST_01_INT0"},
	{0X092C, "INT_HIST_01_INT1"},
	{0X0930, "INT_HIST_02_FRAME_ID"},
	{0X0934, "INT_HIST_02_INT0"},
	{0X0938, "INT_HIST_02_INT1"},
	{0X093C, "INT_HIST_03_FRAME_ID"},
	{0X0940, "INT_HIST_03_INT0"},
	{0X0944, "INT_HIST_03_INT1"},
	{0X0948, "INT_HIST_04_FRAME_ID"},
	{0X094C, "INT_HIST_04_INT0"},
	{0X0950, "INT_HIST_04_INT1"},
	{0X0954, "INT_HIST_05_FRAME_ID"},
	{0X0958, "INT_HIST_05_INT0"},
	{0X095C, "INT_HIST_05_INT1"},
	{0X0960, "INT_HIST_06_FRAME_ID"},
	{0X0964, "INT_HIST_06_INT0"},
	{0X0968, "INT_HIST_06_INT1"},
	{0X096C, "INT_HIST_07_FRAME_ID"},
	{0X0970, "INT_HIST_07_INT0"},
	{0X0974, "INT_HIST_07_INT1"},
	{0X0B00, "SECU_CTRL_SEQID"},
	{0X0B10, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X0B14, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X0B18, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X0B1C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X0B20, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X0B24, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X0B28, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X0B2C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0B58, "SECU_OTF_SEQ_ID_PROT_ENABLE"},
	{0X0E00, "PERF_MONITOR_ENABLE"},
	{0X0E04, "PERF_MONITOR_CLEAR"},
	{0X0E08, "PERF_MONITOR_INT_USER_SEL"},
	{0X0E40, "PERF_MONITOR_INT_START"},
	{0X0E44, "PERF_MONITOR_INT_END"},
	{0X0E48, "PERF_MONITOR_INT_USER"},
	{0X0E4C, "PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0X0E50, "PERF_MONITOR_PROCESS_FRAME"},
	{0X0F00, "IP_VERSION"},
	{0X0F04, "COMMON_CTRL_VERSION"},
	{0X0F08, "QCH_STATUS"},
	{0X0F0C, "IDLENESS_STATUS"},
	{0X0F40, "IP_BUSY_MONITOR_0"},
	{0X0F44, "IP_BUSY_MONITOR_1"},
	{0X0F48, "IP_BUSY_MONITOR_2"},
	{0X0F4C, "IP_BUSY_MONITOR_3"},
	{0X0F60, "IP_STALL_OUT_STATUS_0"},
	{0X0F64, "IP_STALL_OUT_STATUS_1"},
	{0X0F68, "IP_STALL_OUT_STATUS_2"},
	{0X0F6C, "IP_STALL_OUT_STATUS_3"},
	{0X0F80, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0FD0, "IP_ROL_RESET"},
	{0X0FD4, "IP_ROL_MODE"},
	{0X0FD8, "IP_ROL_SELECT"},
	{0X0FE0, "IP_INT_ON_COL_ROW"},
	{0X0FE4, "IP_INT_ON_COL_ROW_POS"},
	{0X0FF0, "FREEZE_EN"},
	{0X0FF4, "FREEZE_COL_ROW_POS"},
	{0X0FF8, "FREEZE_CORRUPTED_ENABLE"},
	{0X1600, "STAT_RDMACLOADER_EN"},
	{0X1610, "STAT_RDMACLOADER_DATA_FORMAT"},
	{0X1620, "STAT_RDMACLOADER_WIDTH"},
	{0X1624, "STAT_RDMACLOADER_HEIGHT"},
	{0X1628, "STAT_RDMACLOADER_IMG_STRIDE_1P"},
	{0X1640, "STAT_RDMACLOADER_MAX_MO"},
	{0X1648, "STAT_RDMACLOADER_MAX_BL"},
	{0X164C, "STAT_RDMACLOADER_BUSINFO"},
	{0X1650, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1654, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1658, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X165C, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1660, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1664, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1668, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X166C, "STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1790, "STAT_RDMACLOADER_IMG_CRC_1P"},
	{0X17B0, "STAT_RDMACLOADER_MON_STATUS0"},
	{0X17B4, "STAT_RDMACLOADER_MON_STATUS1"},
	{0X17B8, "STAT_RDMACLOADER_MON_STATUS2"},
	{0X17BC, "STAT_RDMACLOADER_MON_STATUS3"},
	{0X1800, "YUV_RDMAY_EN"},
	{0X1804, "YUV_RDMAY_COMP_CONTROL"},
	{0X1808, "YUV_RDMAY_COMP_ERROR_MODE"},
	{0X180C, "YUV_RDMAY_COMP_ERROR_VALUE"},
	{0X1810, "YUV_RDMAY_DATA_FORMAT"},
	{0X1818, "YUV_RDMAY_COMP_LOSSY_BYTE32NUM"},
	{0X1820, "YUV_RDMAY_WIDTH"},
	{0X1824, "YUV_RDMAY_HEIGHT"},
	{0X1828, "YUV_RDMAY_IMG_STRIDE_1P"},
	{0X1834, "YUV_RDMAY_HEADER_STRIDE_1P"},
	{0X183C, "YUV_RDMAY_VOTF_EN"},
	{0X1840, "YUV_RDMAY_MAX_MO"},
	{0X1848, "YUV_RDMAY_MAX_BL"},
	{0X184C, "YUV_RDMAY_BUSINFO"},
	{0X1850, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1854, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1858, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X185C, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1860, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1864, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1868, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X186C, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1910, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X1914, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X1918, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X191C, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X1920, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X1924, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X1928, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X192C, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X1990, "YUV_RDMAY_IMG_CRC_1P"},
	{0X199C, "YUV_RDMAY_HEADER_CRC_1P"},
	{0X19B0, "YUV_RDMAY_MON_STATUS0"},
	{0X19B4, "YUV_RDMAY_MON_STATUS1"},
	{0X19B8, "YUV_RDMAY_MON_STATUS2"},
	{0X19BC, "YUV_RDMAY_MON_STATUS3"},
	{0X1A00, "YUV_RDMAUV_EN"},
	{0X1A04, "YUV_RDMAUV_COMP_CONTROL"},
	{0X1A08, "YUV_RDMAUV_COMP_ERROR_MODE"},
	{0X1A0C, "YUV_RDMAUV_COMP_ERROR_VALUE"},
	{0X1A10, "YUV_RDMAUV_DATA_FORMAT"},
	{0X1A18, "YUV_RDMAUV_COMP_LOSSY_BYTE32NUM"},
	{0X1A20, "YUV_RDMAUV_WIDTH"},
	{0X1A24, "YUV_RDMAUV_HEIGHT"},
	{0X1A28, "YUV_RDMAUV_IMG_STRIDE_1P"},
	{0X1A34, "YUV_RDMAUV_HEADER_STRIDE_1P"},
	{0X1A3C, "YUV_RDMAUV_VOTF_EN"},
	{0X1A40, "YUV_RDMAUV_MAX_MO"},
	{0X1A48, "YUV_RDMAUV_MAX_BL"},
	{0X1A4C, "YUV_RDMAUV_BUSINFO"},
	{0X1A50, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1A54, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1A58, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X1A5C, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1A60, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1A64, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1A68, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X1A6C, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1B10, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X1B14, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X1B18, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X1B1C, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X1B20, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X1B24, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X1B28, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X1B2C, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X1B90, "YUV_RDMAUV_IMG_CRC_1P"},
	{0X1B9C, "YUV_RDMAUV_HEADER_CRC_1P"},
	{0X1BB0, "YUV_RDMAUV_MON_STATUS0"},
	{0X1BB4, "YUV_RDMAUV_MON_STATUS1"},
	{0X1BB8, "YUV_RDMAUV_MON_STATUS2"},
	{0X1BBC, "YUV_RDMAUV_MON_STATUS3"},
	{0X1C00, "YUV_WDMA_EN"},
	{0X1C04, "YUV_WDMA_COMP_CONTROL"},
	{0X1C10, "YUV_WDMA_DATA_FORMAT"},
	{0X1C14, "YUV_WDMA_MONO_MODE"},
	{0X1C18, "YUV_WDMA_COMP_LOSSY_BYTE32NUM"},
	{0X1C20, "YUV_WDMA_WIDTH"},
	{0X1C24, "YUV_WDMA_HEIGHT"},
	{0X1C28, "YUV_WDMA_IMG_STRIDE_1P"},
	{0X1C2C, "YUV_WDMA_IMG_STRIDE_2P"},
	{0X1C34, "YUV_WDMA_HEADER_STRIDE_1P"},
	{0X1C38, "YUV_WDMA_HEADER_STRIDE_2P"},
	{0X1C3C, "YUV_WDMA_VOTF_EN"},
	{0X1C40, "YUV_WDMA_MAX_MO"},
	{0X1C48, "YUV_WDMA_MAX_BL"},
	{0X1C4C, "YUV_WDMA_BUSINFO"},
	{0X1C50, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1C54, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1C58, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X1C5C, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1C60, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1C64, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1C68, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X1C6C, "YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1C90, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X1C94, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X1C98, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X1C9C, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X1CA0, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X1CA4, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X1CA8, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X1CAC, "YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X1D10, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X1D14, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X1D18, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X1D1C, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X1D20, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X1D24, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X1D28, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X1D2C, "YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X1D50, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_0"},
	{0X1D54, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_1"},
	{0X1D58, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_2"},
	{0X1D5C, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_3"},
	{0X1D60, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_4"},
	{0X1D64, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_5"},
	{0X1D68, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_6"},
	{0X1D6C, "YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_7"},
	{0X1D90, "YUV_WDMA_IMG_CRC_1P"},
	{0X1D94, "YUV_WDMA_IMG_CRC_2P"},
	{0X1D9C, "YUV_WDMA_HEADER_CRC_1P"},
	{0X1DA0, "YUV_WDMA_HEADER_CRC_2P"},
	{0X1DB0, "YUV_WDMA_MON_STATUS0"},
	{0X1DB4, "YUV_WDMA_MON_STATUS1"},
	{0X1DB8, "YUV_WDMA_MON_STATUS2"},
	{0X1DBC, "YUV_WDMA_MON_STATUS3"},
	{0X1E00, "YUV_GDC_YUV_FORMAT"},
	{0X1E04, "YUV_GDC_COMPRESSOR"},
	{0X1E08, "YUV_GDC_CONFIG"},
	{0X1E0C, "YUV_GDC_BOUNDARY_OPTION"},
	{0X1E10, "YUV_GDC_GRID_MODE"},
	{0X1E14, "YUV_GDC_INPUT_ORG_SIZE"},
	{0X1E18, "YUV_GDC_INPUT_CROP_SIZE"},
	{0X1E1C, "YUV_GDC_INPUT_CROP_START"},
	{0X1E20, "YUV_GDC_OUT_CROP_SIZE"},
	{0X1E24, "YUV_GDC_OUT_CROP_START"},
	{0X1E30, "YUV_GDC_SCALE"},
	{0X1E34, "YUV_GDC_SCALE_SHIFTER"},
	{0X1E38, "YUV_GDC_INV_SCALE"},
	{0X1E40, "YUV_GDC_OUT_SCALE"},
	{0X1E44, "YUV_GDC_INTERPOLATION"},
	{0X1E48, "YUV_GDC_BUSY"},
	{0X1E4C, "YUV_GDC_LUMA_MINMAX"},
	{0X1E50, "YUV_GDC_CHROMA_MINMAX"},
	{0X1E60, "YUV_GDC_COLOR0_CRC"},
	{0X1E64, "YUV_GDC_COLOR1_CRC"},
	{0X1E68, "YUV_GDC_COLOR2_CRC"},
	{0X1E6C, "YUV_GDC_STOP_CRC_COUNT"},
	{0X1E70, "YUV_GDC_GEN_CRC"},
	{0X1E74, "YUV_GDC_CXCY_CRC"},
	{0X1E78, "YUV_GDC_REQ0_CRC"},
	{0X1E7C, "YUV_GDC_REQ1_CRC"},
	{0X1E80, "YUV_GDC_PXC0_CRC"},
	{0X1E84, "YUV_GDC_PXC1_CRC"},
	{0X1E90, "YUV_GDC_FORCE_CLOCK"},
	{0X1E94, "YUV_GDC_WRITE_LINE_UNIQUE_EN"},
	{0X1EA0, "YUV_GDC_TWS_TOKEN_HIST_EN"},
	{0X1EA4, "YUV_GDC_TWS_TOKEN_HIST_INDEX"},
	{0X1EA8, "YUV_GDC_TWS_APB_TOKEN_HIST_0_3"},
	{0X1EAC, "YUV_GDC_TWS_APB_TOKEN_HIST_4_7"},
	{0X1EB0, "YUV_GDC_TWS_APB_TOKEN_HIST_8_11"},
	{0X1EB4, "YUV_GDC_TWS_AXI_TOKEN_HIST_0_3"},
	{0X1EB8, "YUV_GDC_TWS_AXI_TOKEN_HIST_4_7"},
	{0X1EBC, "YUV_GDC_TWS_AXI_TOKEN_HIST_8_11"},
	{0X1EC0, "YUV_GDC_TRS_TOKEN_HIST_EN"},
	{0X1EC4, "YUV_GDC_TRS_TOKEN_HIST_INDEX"},
	{0X1EC8, "YUV_GDC_TRS_APB_TOKEN_HIST_0_3"},
	{0X1ECC, "YUV_GDC_TRS_APB_TOKEN_HIST_4_7"},
	{0X1ED0, "YUV_GDC_TRS_APB_TOKEN_HIST_8_11"},
	{0X1ED4, "YUV_GDC_TRS_AXI_TOKEN_HIST_0_3"},
	{0X1ED8, "YUV_GDC_TRS_AXI_TOKEN_HIST_4_7"},
	{0X1EDC, "YUV_GDC_TRS_AXI_TOKEN_HIST_8_11"},
};

static const struct camerapp_sfr_field gdc_fields[GDC_REG_FIELD_CNT] = {
	{"CMDQ_ENABLE", 0, 1, RW, 0x00000000},
	{"CMDQ_STOP_CRPT_ENABLE", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_APB_RESET", 0, 1, XWTC, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IP_CLOCK_DOWN_MODE", 0, 1, RW, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"DEBUG_CLOCK_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RWC, 0x0000000a},
	{"IP_DRCG_ENABLE", 0, 1, RW, 0x00000001},
	{"AUTO_IGNORE_INTERRUPT_ENABLE", 0, 1, RW, 0x00000001},
	{"AUTO_IGNORE_PREADY_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_USE_SW_FINISH_COND", 0, 1, RWC, 0x00000001},
	{"SW_FINISH_COND_ENABLE", 0, 4, RWC, 0xffffffff},
	{"IP_CORRUPTED_COND_ENABLE", 0, 17, RWC, 0x00000000},
	{"IP_USE_OTF_IN_FOR_PATH_0", 0, 1, RWC, 0x00000001},
	{"IP_USE_OTF_IN_FOR_PATH_1", 8, 1, RWC, 0x00000001},
	{"IP_USE_OTF_OUT_FOR_PATH_0", 16, 1, RWC, 0x00000001},
	{"IP_USE_OTF_OUT_FOR_PATH_1", 24, 1, RWC, 0x00000001},
	{"IP_USE_CINFIFO_NEW_FRAME_IN", 0, 1, RWC, 0x00000001},
	{"IP_USE_EXT_MEM_ENABLE", 0, 1, RWC, 0x00000000},
	{"CMDQ_QUE_CMD_BASE_ADDR", 0, 32, RW, 0x00000000},
	{"CMDQ_QUE_CMD_HEADER_NUM", 0, 12, RW, 0x00000000},
	{"CMDQ_QUE_CMD_SETTING_MODE", 12, 2, RW, 0x00000000},
	{"CMDQ_QUE_CMD_HOLD_MODE", 14, 2, RW, 0x00000000},
	{"CMDQ_QUE_CMD_FRAME_ID", 16, 16, RW, 0x00000000},
	{"CMDQ_QUE_CMD_INT_GROUP_ENABLE", 0, 8, RW, 0x00000000},
	{"CMDQ_QUE_CMD_FRO_INDEX", 8, 4, RW, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_0", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_1", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_URGENT", 0, 1, XWTC, 0x00000000},
	{"CMDQ_POP_LOCK", 0, 1, RW, 0x00000000},
	{"CMDQ_RELOAD_LOCK", 8, 1, RW, 0x00000000},
	{"CMDQ_TIME_SLICE_SEQUENCE", 0, 32, RW, 0x00000000},
	{"CMDQ_TS_SEQ_END_POINT", 0, 5, RW, 0x00000000},
	{"CMDQ_TS_SEQ_COUNT_RESET", 0, 1, XWTC, 0x00000000},
	{"CMDQ_CTRL_SETSEL_EN", 0, 1, RW, 0x00000000},
	{"CMDQ_SETSEL", 0, 1, RO, 0x00000000},
	{"CMDQ_PUSH_BACK_TO_QUEUE", 0, 1, XWTC, 0x00000000},
	{"CMDQ_PUSH_BACK_QUE_ID", 8, 2, XWTC, 0x00000003},
	{"CMDQ_FLUSH_QUEUE_0", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FLUSH_QUEUE_1", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FLUSH_QUEUE_URGENT", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_POS_A", 8, 4, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_POS_B", 16, 4, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_POS_A", 8, 3, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_POS_B", 16, 3, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_A", 8, 2, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_B", 16, 2, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_POS_S", 8, 4, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_POS_E", 16, 4, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_POS_S", 8, 3, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_POS_E", 16, 3, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_S", 8, 2, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_E", 16, 2, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_0", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_0", 16, 16, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_1", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_1", 16, 16, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_URGENT", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_URGENT", 16, 16, XWTC, 0x00000000},
	{"CMDQ_TIME_SLICE_COUNTER", 0, 16, RO, 0x00000000},
	{"CMDQ_TIME_SLICE_CURR", 16, 2, RO, 0x00000000},
	{"CMDQ_TIME_SLICE_NEXT", 24, 2, RO, 0x00000000},
	{"CMDQ_CHARGED_FRAME_ID", 0, 16, RO, 0x00000000},
	{"CMDQ_CHARGED_FOR_NEXT_FRAME", 16, 1, RO, 0x00000000},
	{"CMDQ_VHD_VBLANK_QRUN_ENABLE", 0, 1, RW, 0x00000000},
	{"CMDQ_VHD_STALL_ON_QSTOP_ENABLE", 24, 1, RW, 0x00000000},
	{"CMDQ_FRAME_COUNTER_INC_TYPE", 0, 1, RW, 0x00000000},
	{"CMDQ_FRAME_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FRAME_COUNTER", 0, 32, RO, 0x00000000},
	{"CMDQ_PRE_FRAME_ID", 0, 16, RO, 0x00000000},
	{"CMDQ_CURRENT_FRAME_ID", 16, 16, RO, 0x00000000},
	{"CMDQ_QUEUE_0_FULLNESS", 0, 5, RO, 0x00000000},
	{"CMDQ_QUEUE_0_WPTR", 8, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_0_RPTR", 16, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_0_RPTR_FOR_DEBUG", 0, 4, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_QUEUE_1_FULLNESS", 0, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_1_WPTR", 8, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_1_RPTR", 16, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_1_RPTR_FOR_DEBUG", 0, 3, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_FULLNESS", 0, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_WPTR", 8, 2, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_RPTR", 16, 2, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG", 0, 2, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_DEBUG_PROCESS", 0, 5, RO, 0x00000000},
	{"CMDQ_DEBUG_HOLD", 8, 2, RO, 0x00000000},
	{"CMDQ_DEBUG_PERIOD", 16, 3, RO, 0x00000000},
	{"CMDQ_DEBUG_QUEUE_ID", 24, 2, RO, 0x00000003},
	{"CMDQ_INT", 0, 8, RO, 0x00000000},
	{"CMDQ_INT_ENABLE", 0, 8, RW, 0x00000000},
	{"CMDQ_INT_STATUS", 0, 8, RO, 0x00000000},
	{"CMDQ_INT_CLEAR", 0, 8, WO, 0x00000000},
	{"C_LOADER_ENABLE", 0, 1, RW, 0x00000000},
	{"C_LOADER_RESET", 0, 1, XWTC, 0x00000000},
	{"C_LOADER_FAST_MODE", 0, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_TO_SHADOW_EN", 0, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_TO_DIRECT_EN", 8, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_SETSEL_EN", 16, 1, RW, 0x00000000},
	{"C_LOADER_ACCESS_INTERVAL", 0, 4, RW, 0x00000000},
	{"C_LOADER_REMAP_00_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_00_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_01_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_01_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_02_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_02_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_03_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_03_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_04_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_04_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_05_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_05_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_06_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_06_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_07_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_07_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_BUSY", 0, 1, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_TO_REQ", 0, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_REQED", 16, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_APBED", 0, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_SKIPED", 16, 14, RO, 0x00000000},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 9, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x00000000},
	{"COREX_INT", 0, 9, RO, 0x00000000},
	{"COREX_INT_STATUS", 0, 9, RO, 0x00000000},
	{"COREX_INT_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INT_ENABLE", 0, 9, RW, 0x00000000},
	{"INT_REQ_INT0", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_REQ_INT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_REQ_INT1", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_REQ_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_HIST_CURINT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT0_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_HIST_CURINT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_HIST_CURINT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_00_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_01_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_02_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_03_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_04_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_05_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_06_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_07_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_INT1", 0, 32, RO, 0x00000000},
	{"SECU_CTRL_SEQID", 0, 3, RWC, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RWS, 0x00000000},
	{"SECU_OTF_SEQ_ID_PROT_ENABLE", 0, 1, RW, 0x00000000},
	{"PERF_MONITOR_ENABLE", 0, 5, RW, 0x00000000},
	{"PERF_MONITOR_CLEAR", 0, 5, XWTC, 0x00000000},
	{"PERF_MONITOR_INT_USER_SEL", 0, 6, RW, 0x00000000},
	{"PERF_MONITOR_INT_START", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_END", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_USER", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_PRE_CONFIG", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_FRAME", 0, 32, RO, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000000},
	{"IP_MAJOR", 24, 8, RO, 0x10},
	{"CTRL_MICRO", 0, 16, RO, 0x00009925},
	{"CTRL_MINOR", 16, 8, RO, 0x00000000},
	{"CTRL_MAJOR", 24, 8, RO, 0x00000010},
	{"QCH_STATUS", 0, 32, RO, 0x00000000},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 16, 1, RO, 0x00000000},
	{"IP_BUSY_MONITOR_0", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_1", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_2", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_3", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_0", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_1", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_2", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_3", 0, 32, RO, 0x00000000},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, WO, 0x0ffffffff},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_SELECT", 0, 17, RWC, 0x00000000},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 8, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 16, 1, RWC, 0x00000000},
	{"IP_INT_COL_POS", 0, 16, RWC, 0x00000000},
	{"IP_INT_ROW_POS", 16, 16, RWC, 0x00000000},
	{"FREEZE_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"FREEZE_EN", 8, 1, RWC, 0x00000000},
	{"FREEZE_COL_POS", 0, 16, RWC, 0x00000000},
	{"FREEZE_ROW_POS", 16, 16, RWC, 0x00000000},
	{"FREEZE_CORRUPTED_ENABLE", 0, 1, RWC, 0x00000000},
	{"STAT_RDMACLOADER_EN", 0, 1, RWC, 0x0},
	{"STAT_RDMACLOADER_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"STAT_RDMACLOADER_DATA_FORMAT_BAYER", 0, 5, RWC, 0x0},
	{"STAT_RDMACLOADER_WIDTH", 0, 17, RWC, 0x20},
	{"STAT_RDMACLOADER_HEIGHT", 0, 14, RWC, 0x20},
	{"STAT_RDMACLOADER_IMG_STRIDE_1P", 0, 19, RWC, 0x20},
	{"STAT_RDMACLOADER_MAX_MO", 0, 9, RWC, 0x100},
	{"STAT_RDMACLOADER_MAX_BL", 0, 5, RWC, 0x10},
	{"STAT_RDMACLOADER_BUSINFO", 0, 10, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"STAT_RDMACLOADER_IMG_CRC_1P", 0, 32, RO, -1},
	{"STAT_RDMACLOADER_MON_STATUS0", 0, 32, RO, 0x100000},
	{"STAT_RDMACLOADER_MON_STATUS1", 0, 32, RO, 0x0},
	{"STAT_RDMACLOADER_MON_STATUS2", 0, 32, RO, 0x0},
	{"STAT_RDMACLOADER_MON_STATUS3", 0, 32, RO, 0x0},
	{"YUV_RDMAY_EN", 0, 1, RWC, 0x0},
	{"YUV_RDMAY_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_RDMAY_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_RDMAY_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_RDMAY_COMP_ERROR_MODE", 0, 2, RWC, 0x0},
	{"YUV_RDMAY_COMP_ERROR_VALUE", 0, 16, RWC, 0x0},
	{"YUV_RDMAY_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_RDMAY_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"YUV_RDMAY_WIDTH", 0, 17, RWC, 0x20},
	{"YUV_RDMAY_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_RDMAY_IMG_STRIDE_1P", 0, 19, RWC, 0x20},
	{"YUV_RDMAY_HEADER_STRIDE_1P", 0, 9, RWC, 0x10},
	{"YUV_RDMAY_VOTF_EN", 0, 1, RWC, 0x0},
	{"YUV_RDMAY_VOTF_USE_LEGACY_RING", 2, 1, RWC, 0x0},
	{"YUV_RDMAY_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_RDMAY_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_RDMAY_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_RDMAY_IMG_CRC_1P", 0, 32, RO, -1},
	{"YUV_RDMAY_HEADER_CRC_1P", 0, 32, RO, 0x0},
	{"YUV_RDMAY_MON_STATUS0", 0, 32, RO, 0x0},
	{"YUV_RDMAY_MON_STATUS1", 0, 32, RO, 0x0},
	{"YUV_RDMAY_MON_STATUS2", 0, 32, RO, 0x0},
	{"YUV_RDMAY_MON_STATUS3", 0, 32, RO, 0x0},
	{"YUV_RDMAUV_EN", 0, 1, RWC, 0x0},
	{"YUV_RDMAUV_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_RDMAUV_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_RDMAUV_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_RDMAUV_COMP_ERROR_MODE", 0, 2, RWC, 0x0},
	{"YUV_RDMAUV_COMP_ERROR_VALUE", 0, 16, RWC, 0x0},
	{"YUV_RDMAUV_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_RDMAUV_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"YUV_RDMAUV_WIDTH", 0, 17, RWC, 0x20},
	{"YUV_RDMAUV_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_RDMAUV_IMG_STRIDE_1P", 0, 19, RWC, 0x20},
	{"YUV_RDMAUV_HEADER_STRIDE_1P", 0, 9, RWC, 0x10},
	{"YUV_RDMAUV_VOTF_EN", 0, 1, RWC, 0x0},
	{"YUV_RDMAUV_VOTF_USE_LEGACY_RING", 2, 1, RWC, 0x0},
	{"YUV_RDMAUV_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_RDMAUV_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_RDMAUV_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_RDMAUV_IMG_CRC_1P", 0, 32, RO, -1},
	{"YUV_RDMAUV_HEADER_CRC_1P", 0, 32, RO, 0x0},
	{"YUV_RDMAUV_MON_STATUS0", 0, 32, RO, 0x0},
	{"YUV_RDMAUV_MON_STATUS1", 0, 32, RO, 0x0},
	{"YUV_RDMAUV_MON_STATUS2", 0, 32, RO, 0x0},
	{"YUV_RDMAUV_MON_STATUS3", 0, 32, RO, 0x0},
	{"YUV_WDMA_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMA_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMA_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMA_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMA_SBWC_64B_ZERO_PAD_EN", 5, 1, RWC, 0x0},
	{"YUV_WDMA_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMA_MONO_MODE", 0, 1, RWC, 0x0},
	{"YUV_WDMA_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"YUV_WDMA_WIDTH", 0, 17, RWC, 0x20},
	{"YUV_WDMA_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMA_IMG_STRIDE_1P", 0, 19, RWC, 0x20},
	{"YUV_WDMA_IMG_STRIDE_2P", 0, 19, RWC, 0x20},
	{"YUV_WDMA_HEADER_STRIDE_1P", 0, 9, RWC, 0x10},
	{"YUV_WDMA_HEADER_STRIDE_2P", 0, 9, RWC, 0x10},
	{"YUV_WDMA_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMA_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMA_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMA_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMA_HEADER_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMA_IMG_CRC_1P", 0, 32, RO, -1},
	{"YUV_WDMA_IMG_CRC_2P", 0, 32, RO, -1},
	{"YUV_WDMA_HEADER_CRC_1P", 0, 32, RO, -1},
	{"YUV_WDMA_HEADER_CRC_2P", 0, 32, RO, -1},
	{"YUV_WDMA_MON_STATUS0", 0, 32, RO, 0x0},
	{"YUV_WDMA_MON_STATUS1", 0, 32, RO, 0x0},
	{"YUV_WDMA_MON_STATUS2", 0, 32, RO, 0x0},
	{"YUV_WDMA_MON_STATUS3", 0, 32, RO, 0x0},
	{"YUV_GDC_BYPASS_MODE", 6, 1, RWC, 0x0},
	{"YUV_GDC_MONO_MODE", 5, 1, RWC, 0x0},
	{"YUV_GDC_DST_10BIT_FORMAT", 3, 2, RWC, 0x0},
	{"YUV_GDC_SRC_10BIT_FORMAT", 1, 2, RWC, 0x0},
	{"YUV_GDC_YUV_FORMAT ", 0, 1, RWC, 0x0},
	{"YUV_GDC_DST_COMPRESSOR", 8, 2, RWC, 0x0},
	{"YUV_GDC_SRC_COMPRESSOR", 0, 2, RWC, 0x0},
	{"YUV_GDC_MIRROR_Y ", 1, 1, RWC, 0x0},
	{"YUV_GDC_MIRROR_X ", 0, 1, RWC, 0x0},
	{"YUV_GDC_BOUNDARY_OPTION", 0, 1, RWC, 0x0},
	{"YUV_GDC_GRID_MODE", 0, 1, RWC, 0x0},
	{"YUV_GDC_ORG_HEIGHT ", 16, 14, RWC, 0x0},
	{"YUV_GDC_ORG_WIDTH", 0, 15, RWC, 0x0},
	{"YUV_GDC_CROP_HEIGHT ", 16, 14, RWC, 0x0},
	{"YUV_GDC_CROP_WIDTH ", 0, 15, RWC, 0x0},
	{"YUV_GDC_CROP_START_Y ", 16, 14, RWC, 0x0},
	{"YUV_GDC_CROP_START_X ", 0, 14, RWC, 0x0},
	{"YUV_GDC_IMAGE_ACTIVE_HEIGHT ", 16, 14, RWC, 0x0},
	{"YUV_GDC_IMAGE_ACTIVE_WIDTH ", 0, 15, RWC, 0x0},
	{"YUV_GDC_IMAGE_CROP_PRE_Y ", 16, 14, RWC, 0x0},
	{"YUV_GDC_IMAGE_CROP_PRE_X ", 0, 14, RWC, 0x0},
	{"YUV_GDC_SCALE_Y ", 16, 16, RWC, 0x0},
	{"YUV_GDC_SCALE_X ", 0, 16, RWC, 0x0},
	{"YUV_GDC_SCALE_SHIFTER_Y ", 4, 3, RWC, 0x0},
	{"YUV_GDC_SCALE_SHIFTER_X ", 0, 3, RWC, 0x0},
	{"YUV_GDC_INV_SCALE_Y ", 16, 15, RWC, 0x0},
	{"YUV_GDC_INV_SCALE_X ", 0, 15, RWC, 0x0},
	{"YUV_GDC_OUT_SCALE_Y", 16, 14, RWC, 0x2000},
	{"YUV_GDC_OUT_SCALE_X", 0, 14, RWC, 0x2000},
	{"YUV_GDC_CLAMP_TYPE", 4, 2, RWC, 0x0},
	{"YUV_GDC_INTERP_TYPE ", 0, 2, RWC, 0x0},
	{"YUV_GDC_WDMA_BUSY", 4, 1, RO, 0x0},
	{"YUV_GDC_RDMA_BUSY", 3, 1, RO, 0x0},
	{"YUV_GDC_PXC_BUSY_C", 2, 1, RO, 0x0},
	{"YUV_GDC_PXC_BUSY_L", 1, 1, RO, 0x0},
	{"YUV_GDC_ENGINE_BUSY", 0, 1, RO, 0x0},
	{"YUV_GDC_LUMA_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_GDC_LUMA_MIN", 0, 10, RWC, 0x0},
	{"YUV_GDC_CHROMA_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_GDC_CHROMA_MIN", 0, 10, RWC, 0x0},
	{"YUV_GDC_COLOR0_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_COLOR0_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_COLOR1_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_COLOR1_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_COLOR2_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_COLOR2_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_STOP_CRC_COUNT", 0, 28, RWC, 0xfffffff},
	{"YUV_GDC_GEN_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_GEN_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_CXCY_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_CXCY_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_REQ0_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_REQ0_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_REQ1_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_REQ1_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_PXC0_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_PXC0_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_PXC1_CRC_RESULT", 8, 8, RO, 0x0},
	{"YUV_GDC_PXC1_CRC_SEED", 0, 8, RWC, 0x0},
	{"YUV_GDC_FORCE_CLOCK", 0, 1, RWC, 0x0},
	{"YUV_GDC_WRITE_LINE_UNIQUE_EN", 0, 1, RWC, 0x0},
	{"YUV_GDC_TWS_APB_TOKEN_HIST_EN", 1, 1, RW, 0x0},
	{"YUV_GDC_TWS_AXI_TOKEN_HIST_EN", 0, 1, RW, 0x0},
	{"YUV_GDC_TWS_TOKEN_HIST_INDEX", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_APB_TOKEN_HIST_0_3", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_APB_TOKEN_HIST_4_7", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_APB_TOKEN_HIST_8_11", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_AXI_TOKEN_HIST_0_3", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_AXI_TOKEN_HIST_4_7", 0, 32, RO, 0x0},
	{"YUV_GDC_TWS_AXI_TOKEN_HIST_8_11", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_APB_TOKEN_HIST_EN", 1, 1, RW, 0x0},
	{"YUV_GDC_TRS_AXI_TOKEN_HIST_EN", 0, 1, RW, 0x0},
	{"YUV_GDC_TRS_TOKEN_HIST_INDEX", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_APB_TOKEN_HIST_0_3", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_APB_TOKEN_HIST_4_7", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_APB_TOKEN_HIST_8_11", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_AXI_TOKEN_HIST_0_3", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_AXI_TOKEN_HIST_4_7", 0, 32, RO, 0x0},
	{"YUV_GDC_TRS_AXI_TOKEN_HIST_8_11", 0, 32, RO, 0x0},
};
#endif
