

================================================================
== Vivado HLS Report for 'image_filter_borderInterpolate'
================================================================
* Date:           Thu Jun 23 12:19:07 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.82|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    141|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      28|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      28|    141|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_121_p2              |     +    |      0|  0|  13|          13|           3|
    |p_assign_1_fu_127_p2         |     -    |      0|  0|  13|          13|          13|
    |p_assign_fu_85_p2            |     -    |      0|  0|  12|           1|          12|
    |ap_return                    |  Select  |      0|  0|  13|           1|          13|
    |newSel9_fu_157_p3            |  Select  |      0|  0|  13|           1|          13|
    |newSel_fu_175_p3             |  Select  |      0|  0|  12|           1|          12|
    |p_p2_fu_91_p3                |  Select  |      0|  0|  12|           1|          12|
    |or_cond_82_fu_61_p2          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_145_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_170_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_71_p2               |   icmp   |      0|  0|  13|          11|           1|
    |tmp_3_fu_103_p2              |   icmp   |      0|  0|  14|          12|          12|
    |tmp_s_fu_55_p2               |   icmp   |      0|  0|  14|          12|          12|
    |or_cond_fu_186_p2            |    or    |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_139_p2           |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_151_p2  |    or    |      0|  0|   1|           1|           1|
    |rev_fu_45_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_165_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_not_fu_133_p2            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 141|          75|         115|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |newSel9_reg_218            |  13|   0|   13|          0|
    |p_p2_reg_198               |  12|   0|   12|          0|
    |sel_tmp2_reg_208           |   1|   0|    1|          0|
    |sel_tmp6_demorgan_reg_213  |   1|   0|    1|          0|
    |tmp_3_reg_203              |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  28|   0|   28|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------+-----+-----+------------+--------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | image_filter_borderInterpolate | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | image_filter_borderInterpolate | return value |
|ap_return  | out |   13| ap_ctrl_hs | image_filter_borderInterpolate | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | image_filter_borderInterpolate | return value |
|p          |  in |   12|   ap_none  |                p               |    scalar    |
|len        |  in |   11|   ap_none  |               len              |    scalar    |
+-----------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.82ns
ST_1: len_read [1/1] 1.28ns
_ifconv:0  %len_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %len)

ST_1: p_read [1/1] 1.28ns
_ifconv:1  %p_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p)

ST_1: tmp [1/1] 0.00ns
_ifconv:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_read, i32 11)

ST_1: rev [1/1] 1.37ns
_ifconv:3  %rev = xor i1 %tmp, true

ST_1: len_cast4_cast [1/1] 0.00ns
_ifconv:4  %len_cast4_cast = zext i11 %len_read to i12

ST_1: tmp_s [1/1] 2.14ns
_ifconv:5  %tmp_s = icmp sgt i12 %len_cast4_cast, %p_read

ST_1: or_cond_82 [1/1] 1.37ns
_ifconv:6  %or_cond_82 = and i1 %tmp_s, %rev

ST_1: p_cast_cast [1/1] 0.00ns
_ifconv:7  %p_cast_cast = sext i12 %p_read to i13

ST_1: tmp_1 [1/1] 2.11ns
_ifconv:8  %tmp_1 = icmp eq i11 %len_read, 1

ST_1: tmp_80 [1/1] 0.00ns
_ifconv:9  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_read, i32 11)

ST_1: p_assign [1/1] 1.84ns
_ifconv:10  %p_assign = sub i12 0, %p_read

ST_1: p_p2 [1/1] 1.37ns
_ifconv:11  %p_p2 = select i1 %tmp_80, i12 %p_assign, i12 %p_read

ST_1: p_p2_cast_cast [1/1] 0.00ns
_ifconv:12  %p_p2_cast_cast = zext i12 %p_p2 to i13

ST_1: tmp_3 [1/1] 2.14ns
_ifconv:13  %tmp_3 = icmp ult i12 %p_p2, %len_cast4_cast

ST_1: tmp_4 [1/1] 0.00ns
_ifconv:14  %tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %len_read, i1 false)

ST_1: tmp_4_cast_cast [1/1] 0.00ns
_ifconv:15  %tmp_4_cast_cast = zext i12 %tmp_4 to i13

ST_1: tmp_5 [1/1] 1.84ns
_ifconv:16  %tmp_5 = add i13 %tmp_4_cast_cast, -2

ST_1: p_assign_1 [1/1] 1.96ns
_ifconv:17  %p_assign_1 = sub i13 %tmp_5, %p_p2_cast_cast

ST_1: tmp_not [1/1] 1.37ns
_ifconv:18  %tmp_not = xor i1 %tmp_s, true

ST_1: sel_tmp1 [1/1] 1.37ns
_ifconv:19  %sel_tmp1 = or i1 %tmp, %tmp_not

ST_1: sel_tmp2 [1/1] 1.37ns
_ifconv:20  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

ST_1: sel_tmp6_demorgan [1/1] 1.37ns
_ifconv:21  %sel_tmp6_demorgan = or i1 %or_cond_82, %tmp_1

ST_1: newSel9 [1/1] 1.37ns
_ifconv:27  %newSel9 = select i1 %or_cond_82, i13 %p_cast_cast, i13 %p_assign_1


 <State 2>: 5.48ns
ST_2: sel_tmp6 [1/1] 1.37ns
_ifconv:22  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_2: sel_tmp7 [1/1] 1.37ns
_ifconv:23  %sel_tmp7 = and i1 %tmp_3, %sel_tmp6

ST_2: newSel [1/1] 1.37ns
_ifconv:24  %newSel = select i1 %sel_tmp7, i12 %p_p2, i12 0

ST_2: newSel_cast [1/1] 0.00ns
_ifconv:25  %newSel_cast = zext i12 %newSel to i13

ST_2: or_cond [1/1] 1.37ns
_ifconv:26  %or_cond = or i1 %sel_tmp7, %sel_tmp2

ST_2: p_assign_5 [1/1] 1.37ns
_ifconv:28  %p_assign_5 = select i1 %or_cond, i13 %newSel_cast, i13 %newSel9

ST_2: stg_32 [1/1] 0.00ns
_ifconv:29  ret i13 %p_assign_5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5f4510; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5f4ae0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
len_read          (read          ) [ 000]
p_read            (read          ) [ 000]
tmp               (bitselect     ) [ 000]
rev               (xor           ) [ 000]
len_cast4_cast    (zext          ) [ 000]
tmp_s             (icmp          ) [ 000]
or_cond_82        (and           ) [ 000]
p_cast_cast       (sext          ) [ 000]
tmp_1             (icmp          ) [ 000]
tmp_80            (bitselect     ) [ 000]
p_assign          (sub           ) [ 000]
p_p2              (select        ) [ 011]
p_p2_cast_cast    (zext          ) [ 000]
tmp_3             (icmp          ) [ 011]
tmp_4             (bitconcatenate) [ 000]
tmp_4_cast_cast   (zext          ) [ 000]
tmp_5             (add           ) [ 000]
p_assign_1        (sub           ) [ 000]
tmp_not           (xor           ) [ 000]
sel_tmp1          (or            ) [ 000]
sel_tmp2          (and           ) [ 011]
sel_tmp6_demorgan (or            ) [ 011]
newSel9           (select        ) [ 011]
sel_tmp6          (xor           ) [ 000]
sel_tmp7          (and           ) [ 000]
newSel            (select        ) [ 000]
newSel_cast       (zext          ) [ 000]
or_cond           (or            ) [ 000]
p_assign_5        (select        ) [ 000]
stg_32            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="len_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="11" slack="0"/>
<pin id="26" dir="0" index="1" bw="11" slack="0"/>
<pin id="27" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="12" slack="0"/>
<pin id="32" dir="0" index="1" bw="12" slack="0"/>
<pin id="33" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="tmp_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="1" slack="0"/>
<pin id="39" dir="0" index="1" bw="12" slack="0"/>
<pin id="40" dir="0" index="2" bw="5" slack="0"/>
<pin id="41" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="rev_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="len_cast4_cast_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="11" slack="0"/>
<pin id="53" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast4_cast/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tmp_s_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="0"/>
<pin id="57" dir="0" index="1" bw="12" slack="0"/>
<pin id="58" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="or_cond_82_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_82/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="p_cast_cast_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="11" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_80_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_assign_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_p2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="12" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_p2_cast_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="12" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="11" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_4_cast_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_5_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_assign_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_not_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_not/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sel_tmp1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sel_tmp2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sel_tmp6_demorgan_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="newSel9_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="13" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sel_tmp6_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sel_tmp7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="newSel_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="1"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="newSel_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_cond_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_assign_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="0" index="2" bw="13" slack="1"/>
<pin id="195" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="p_p2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="1"/>
<pin id="200" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_p2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="sel_tmp2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="sel_tmp6_demorgan_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_demorgan "/>
</bind>
</comp>

<comp id="218" class="1005" name="newSel9_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="1"/>
<pin id="220" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="newSel9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="30" pin="2"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="37" pin=2"/></net>

<net id="49"><net_src comp="37" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="54"><net_src comp="24" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="59"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="60"><net_src comp="30" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="55" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="45" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="30" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="24" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="30" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="77" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="85" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="30" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="91" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="51" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="99" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="55" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="37" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="133" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="71" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="61" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="71" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="61" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="67" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="127" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="170" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="182" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="91" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="206"><net_src comp="103" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="211"><net_src comp="145" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="216"><net_src comp="151" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="221"><net_src comp="157" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="191" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p | {}
	Port: len | {}
  - Chain level:
	State 1
		rev : 1
		tmp_s : 1
		or_cond_82 : 1
		p_p2 : 1
		p_p2_cast_cast : 2
		tmp_3 : 2
		tmp_4_cast_cast : 1
		tmp_5 : 2
		p_assign_1 : 3
		tmp_not : 2
		sel_tmp1 : 2
		sel_tmp2 : 2
		sel_tmp6_demorgan : 1
		newSel9 : 4
	State 2
		newSel_cast : 1
		p_assign_5 : 2
		stg_32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        p_p2_fu_91        |    0    |    12   |
|  select  |      newSel9_fu_157      |    0    |    13   |
|          |       newSel_fu_175      |    0    |    12   |
|          |     p_assign_5_fu_191    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |        tmp_s_fu_55       |    0    |    14   |
|   icmp   |        tmp_1_fu_71       |    0    |    13   |
|          |       tmp_3_fu_103       |    0    |    14   |
|----------|--------------------------|---------|---------|
|    sub   |      p_assign_fu_85      |    0    |    12   |
|          |     p_assign_1_fu_127    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |       tmp_5_fu_121       |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |         rev_fu_45        |    0    |    1    |
|    xor   |      tmp_not_fu_133      |    0    |    1    |
|          |      sel_tmp6_fu_165     |    0    |    1    |
|----------|--------------------------|---------|---------|
|          |     or_cond_82_fu_61     |    0    |    1    |
|    and   |      sel_tmp2_fu_145     |    0    |    1    |
|          |      sel_tmp7_fu_170     |    0    |    1    |
|----------|--------------------------|---------|---------|
|          |      sel_tmp1_fu_139     |    0    |    1    |
|    or    | sel_tmp6_demorgan_fu_151 |    0    |    1    |
|          |      or_cond_fu_186      |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   |    len_read_read_fu_24   |    0    |    0    |
|          |     p_read_read_fu_30    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|         tmp_fu_37        |    0    |    0    |
|          |       tmp_80_fu_77       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   len_cast4_cast_fu_51   |    0    |    0    |
|   zext   |   p_p2_cast_cast_fu_99   |    0    |    0    |
|          |  tmp_4_cast_cast_fu_117  |    0    |    0    |
|          |    newSel_cast_fu_182    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     p_cast_cast_fu_67    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_4_fu_109       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   137   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     newSel9_reg_218     |   13   |
|       p_p2_reg_198      |   12   |
|     sel_tmp2_reg_208    |    1   |
|sel_tmp6_demorgan_reg_213|    1   |
|      tmp_3_reg_203      |    1   |
+-------------------------+--------+
|          Total          |   28   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   137  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   28   |    -   |
+-----------+--------+--------+
|   Total   |   28   |   137  |
+-----------+--------+--------+
