// Seed: 1273931788
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4
);
  tri0 id_6, id_7;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  initial begin : LABEL_0
    id_4 = id_7;
  end
  supply1 id_8, id_9;
  assign id_9 = id_0;
  initial id_8 = id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3
);
  integer id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  assign module_0.type_14 = 0;
endmodule
