--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Dec 08 16:24:14 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Right_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_75 : bit;
SIGNAL one : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eyebrow:Net_55\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eyebrow:Net_101\ : bit;
SIGNAL \Right_Eyebrow:Net_96\ : bit;
SIGNAL Net_129 : bit;
SIGNAL Net_141 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1078 : bit;
SIGNAL Net_1072 : bit;
SIGNAL Net_1071 : bit;
SIGNAL \Right_Eyebrow:Net_113\ : bit;
SIGNAL \Right_Eyebrow:Net_107\ : bit;
SIGNAL \Right_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Right_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpOE__Right_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Vertical_net_0 : bit;
SIGNAL Net_816 : bit;
SIGNAL tmpOE__Left_Eyebrow_Horizontal_net_0 : bit;
SIGNAL Net_7108 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Horizontal_net_0 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_772 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eyebrow:Net_55\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eyebrow:Net_101\ : bit;
SIGNAL \Left_Eyebrow:Net_96\ : bit;
SIGNAL Net_960 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12317 : bit;
SIGNAL Net_12311 : bit;
SIGNAL Net_12310 : bit;
SIGNAL \Left_Eyebrow:Net_113\ : bit;
SIGNAL \Left_Eyebrow:Net_107\ : bit;
SIGNAL \Left_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Left_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Vertical_net_0 : bit;
SIGNAL \Right_Eye:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eye:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_6179 : bit;
SIGNAL \Right_Eye:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eye:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eye:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eye:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eye:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eye:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eye:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eye:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eye:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eye:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eye:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_5968 : bit;
SIGNAL \Right_Eye:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eye:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eye:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eye:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eye:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eye:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eye:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eye:Net_55\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eye:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eye:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eye:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eye:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eye:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eye:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eye:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eye:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eye:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eye:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eye:Net_101\ : bit;
SIGNAL \Right_Eye:Net_96\ : bit;
SIGNAL Net_12601 : bit;
SIGNAL Net_12613 : bit;
SIGNAL \Right_Eye:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODIN3_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODIN3_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12327 : bit;
SIGNAL Net_12321 : bit;
SIGNAL Net_12320 : bit;
SIGNAL \Right_Eye:Net_113\ : bit;
SIGNAL \Right_Eye:Net_107\ : bit;
SIGNAL \Right_Eye:Net_114\ : bit;
SIGNAL tmpOE__Right_Eye_Vertical_net_0 : bit;
SIGNAL tmpFB_0__Right_Eye_Vertical_net_0 : bit;
SIGNAL tmpIO_0__Right_Eye_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eye_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eye_Vertical_net_0 : bit;
SIGNAL tmpOE__Right_Eye_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__Right_Eye_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__Right_Eye_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eye_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eye_Horizontal_net_0 : bit;
SIGNAL \Left_Eye:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eye:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_6288 : bit;
SIGNAL \Left_Eye:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eye:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eye:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eye:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eye:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eye:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eye:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eye:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eye:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eye:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eye:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_6287 : bit;
SIGNAL \Left_Eye:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eye:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eye:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eye:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eye:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eye:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eye:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eye:Net_55\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eye:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eye:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eye:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eye:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eye:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eye:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eye:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eye:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eye:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eye:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eye:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eye:Net_101\ : bit;
SIGNAL \Left_Eye:Net_96\ : bit;
SIGNAL Net_6874 : bit;
SIGNAL Net_6916 : bit;
SIGNAL \Left_Eye:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODIN4_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODIN4_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12337 : bit;
SIGNAL Net_12331 : bit;
SIGNAL Net_12330 : bit;
SIGNAL \Left_Eye:Net_113\ : bit;
SIGNAL \Left_Eye:Net_107\ : bit;
SIGNAL \Left_Eye:Net_114\ : bit;
SIGNAL tmpOE__Left_Eye_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__Left_Eye_Horizontal_net_0 : bit;
SIGNAL tmpIO_0__Left_Eye_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eye_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eye_Horizontal_net_0 : bit;
SIGNAL tmpOE__Left_Eye_Vertical_net_0 : bit;
SIGNAL tmpFB_0__Left_Eye_Vertical_net_0 : bit;
SIGNAL tmpIO_0__Left_Eye_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eye_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eye_Vertical_net_0 : bit;
SIGNAL tmpOE__Left_Lip_net_0 : bit;
SIGNAL Net_13045 : bit;
SIGNAL tmpFB_0__Left_Lip_net_0 : bit;
SIGNAL tmpIO_0__Left_Lip_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Lip_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Lip_net_0 : bit;
SIGNAL tmpOE__Left_Neck_net_0 : bit;
SIGNAL Net_11487 : bit;
SIGNAL tmpFB_0__Left_Neck_net_0 : bit;
SIGNAL tmpIO_0__Left_Neck_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Neck_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Neck_net_0 : bit;
SIGNAL tmpOE__Right_Neck_net_0 : bit;
SIGNAL Net_11539 : bit;
SIGNAL tmpFB_0__Right_Neck_net_0 : bit;
SIGNAL tmpIO_0__Right_Neck_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Neck_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Neck_net_0 : bit;
SIGNAL tmpOE__Right_Lip_net_0 : bit;
SIGNAL Net_13023 : bit;
SIGNAL tmpFB_0__Right_Lip_net_0 : bit;
SIGNAL tmpIO_0__Right_Lip_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Lip_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Lip_net_0 : bit;
SIGNAL \Lip:PWMUDB:km_run\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_12094 : bit;
SIGNAL \Lip:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Lip:PWMUDB:control_7\ : bit;
SIGNAL \Lip:PWMUDB:control_6\ : bit;
SIGNAL \Lip:PWMUDB:control_5\ : bit;
SIGNAL \Lip:PWMUDB:control_4\ : bit;
SIGNAL \Lip:PWMUDB:control_3\ : bit;
SIGNAL \Lip:PWMUDB:control_2\ : bit;
SIGNAL \Lip:PWMUDB:control_1\ : bit;
SIGNAL \Lip:PWMUDB:control_0\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Lip:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Lip:PWMUDB:prevCapture\ : bit;
SIGNAL \Lip:PWMUDB:capt_rising\ : bit;
SIGNAL \Lip:PWMUDB:capt_falling\ : bit;
SIGNAL \Lip:PWMUDB:hwCapture\ : bit;
SIGNAL \Lip:PWMUDB:hwEnable\ : bit;
SIGNAL \Lip:PWMUDB:trig_last\ : bit;
SIGNAL \Lip:PWMUDB:trig_rise\ : bit;
SIGNAL \Lip:PWMUDB:trig_fall\ : bit;
SIGNAL \Lip:PWMUDB:trig_out\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_12093 : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Lip:PWMUDB:final_enable\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Lip:PWMUDB:tc_i\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill\ : bit;
SIGNAL \Lip:PWMUDB:min_kill\ : bit;
SIGNAL \Lip:PWMUDB:final_kill\ : bit;
SIGNAL \Lip:PWMUDB:km_tc\ : bit;
SIGNAL \Lip:PWMUDB:db_tc\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Lip:PWMUDB:dith_sel\ : bit;
SIGNAL \Lip:PWMUDB:status_6\ : bit;
SIGNAL \Lip:PWMUDB:status_5\ : bit;
SIGNAL \Lip:PWMUDB:status_4\ : bit;
SIGNAL \Lip:PWMUDB:status_3\ : bit;
SIGNAL \Lip:PWMUDB:status_2\ : bit;
SIGNAL \Lip:PWMUDB:status_1\ : bit;
SIGNAL \Lip:PWMUDB:status_0\ : bit;
SIGNAL \Lip:Net_55\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare1\ : bit;
SIGNAL \Lip:PWMUDB:cmp1\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare2\ : bit;
SIGNAL \Lip:PWMUDB:cmp2\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Lip:PWMUDB:fifo_full\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Lip:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Lip:PWMUDB:final_capture\ : bit;
SIGNAL \Lip:PWMUDB:nc2\ : bit;
SIGNAL \Lip:PWMUDB:nc3\ : bit;
SIGNAL \Lip:PWMUDB:nc1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:nc4\ : bit;
SIGNAL \Lip:PWMUDB:nc5\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:nc6\ : bit;
SIGNAL \Lip:PWMUDB:nc7\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_less\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_less\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lip:PWMUDB:compare1\ : bit;
SIGNAL \Lip:PWMUDB:compare2\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i\ : bit;
SIGNAL \Lip:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Lip:Net_101\ : bit;
SIGNAL \Lip:Net_96\ : bit;
SIGNAL \Lip:PWMUDB:pwm_temp\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \Lip:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \Lip:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \Lip:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12347 : bit;
SIGNAL Net_12341 : bit;
SIGNAL Net_12340 : bit;
SIGNAL \Lip:Net_113\ : bit;
SIGNAL \Lip:Net_107\ : bit;
SIGNAL \Lip:Net_114\ : bit;
SIGNAL \Base_Jaw:PWMUDB:km_run\ : bit;
SIGNAL \Base_Jaw:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_8416 : bit;
SIGNAL \Base_Jaw:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:control_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCapture\ : bit;
SIGNAL \Base_Jaw:PWMUDB:capt_rising\ : bit;
SIGNAL \Base_Jaw:PWMUDB:capt_falling\ : bit;
SIGNAL \Base_Jaw:PWMUDB:hwCapture\ : bit;
SIGNAL \Base_Jaw:PWMUDB:hwEnable\ : bit;
SIGNAL \Base_Jaw:PWMUDB:trig_last\ : bit;
SIGNAL \Base_Jaw:PWMUDB:trig_rise\ : bit;
SIGNAL \Base_Jaw:PWMUDB:trig_fall\ : bit;
SIGNAL \Base_Jaw:PWMUDB:trig_out\ : bit;
SIGNAL \Base_Jaw:PWMUDB:runmode_enable\ : bit;
SIGNAL \Base_Jaw:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_8781 : bit;
SIGNAL \Base_Jaw:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_enable\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Base_Jaw:PWMUDB:tc_i\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sc_kill\ : bit;
SIGNAL \Base_Jaw:PWMUDB:min_kill\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_kill\ : bit;
SIGNAL \Base_Jaw:PWMUDB:km_tc\ : bit;
SIGNAL \Base_Jaw:PWMUDB:db_tc\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_sel\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:status_0\ : bit;
SIGNAL \Base_Jaw:Net_55\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCompare1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_status\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCompare2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_status\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Base_Jaw:PWMUDB:fifo_full\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_capture\ : bit;
SIGNAL \Base_Jaw:PWMUDB:nc2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:nc3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:nc1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:nc4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:nc5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:nc6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:nc7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_less\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_less\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base_Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base_Jaw:PWMUDB:compare1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:compare2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm_i\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm1_i\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm2_i\ : bit;
SIGNAL \Base_Jaw:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Base_Jaw:Net_101\ : bit;
SIGNAL \Base_Jaw:Net_96\ : bit;
SIGNAL Net_8418 : bit;
SIGNAL Net_12351 : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm_temp\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODIN6_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODIN6_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12358 : bit;
SIGNAL Net_12352 : bit;
SIGNAL Net_12350 : bit;
SIGNAL \Base_Jaw:Net_113\ : bit;
SIGNAL \Base_Jaw:Net_107\ : bit;
SIGNAL \Base_Jaw:Net_114\ : bit;
SIGNAL tmpOE__Base_Rotate_net_0 : bit;
SIGNAL tmpFB_0__Base_Rotate_net_0 : bit;
SIGNAL tmpIO_0__Base_Rotate_net_0 : bit;
TERMINAL tmpSIOVREF__Base_Rotate_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Base_Rotate_net_0 : bit;
SIGNAL \Neck:PWMUDB:km_run\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_9027 : bit;
SIGNAL \Neck:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Neck:PWMUDB:control_7\ : bit;
SIGNAL \Neck:PWMUDB:control_6\ : bit;
SIGNAL \Neck:PWMUDB:control_5\ : bit;
SIGNAL \Neck:PWMUDB:control_4\ : bit;
SIGNAL \Neck:PWMUDB:control_3\ : bit;
SIGNAL \Neck:PWMUDB:control_2\ : bit;
SIGNAL \Neck:PWMUDB:control_1\ : bit;
SIGNAL \Neck:PWMUDB:control_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\ : bit;
SIGNAL \Neck:PWMUDB:capt_rising\ : bit;
SIGNAL \Neck:PWMUDB:capt_falling\ : bit;
SIGNAL \Neck:PWMUDB:hwCapture\ : bit;
SIGNAL \Neck:PWMUDB:hwEnable\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\ : bit;
SIGNAL \Neck:PWMUDB:trig_rise\ : bit;
SIGNAL \Neck:PWMUDB:trig_fall\ : bit;
SIGNAL \Neck:PWMUDB:trig_out\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_10790 : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_enable\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Neck:PWMUDB:tc_i\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill\ : bit;
SIGNAL \Neck:PWMUDB:min_kill\ : bit;
SIGNAL \Neck:PWMUDB:final_kill\ : bit;
SIGNAL \Neck:PWMUDB:km_tc\ : bit;
SIGNAL \Neck:PWMUDB:db_tc\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_sel\ : bit;
SIGNAL \Neck:PWMUDB:status_6\ : bit;
SIGNAL \Neck:PWMUDB:status_5\ : bit;
SIGNAL \Neck:PWMUDB:status_4\ : bit;
SIGNAL \Neck:PWMUDB:status_3\ : bit;
SIGNAL \Neck:PWMUDB:status_2\ : bit;
SIGNAL \Neck:PWMUDB:status_1\ : bit;
SIGNAL \Neck:PWMUDB:status_0\ : bit;
SIGNAL \Neck:Net_55\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:fifo_full\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Neck:PWMUDB:final_capture\ : bit;
SIGNAL \Neck:PWMUDB:nc2\ : bit;
SIGNAL \Neck:PWMUDB:nc3\ : bit;
SIGNAL \Neck:PWMUDB:nc1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc4\ : bit;
SIGNAL \Neck:PWMUDB:nc5\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc6\ : bit;
SIGNAL \Neck:PWMUDB:nc7\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:compare1\ : bit;
SIGNAL \Neck:PWMUDB:compare2\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Neck:Net_101\ : bit;
SIGNAL \Neck:Net_96\ : bit;
SIGNAL \Neck:PWMUDB:pwm_temp\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12368 : bit;
SIGNAL Net_12362 : bit;
SIGNAL Net_12361 : bit;
SIGNAL \Neck:Net_113\ : bit;
SIGNAL \Neck:Net_107\ : bit;
SIGNAL \Neck:Net_114\ : bit;
SIGNAL \Jaw:PWMUDB:km_run\ : bit;
SIGNAL \Jaw:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_12429 : bit;
SIGNAL \Jaw:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Jaw:PWMUDB:control_7\ : bit;
SIGNAL \Jaw:PWMUDB:control_6\ : bit;
SIGNAL \Jaw:PWMUDB:control_5\ : bit;
SIGNAL \Jaw:PWMUDB:control_4\ : bit;
SIGNAL \Jaw:PWMUDB:control_3\ : bit;
SIGNAL \Jaw:PWMUDB:control_2\ : bit;
SIGNAL \Jaw:PWMUDB:control_1\ : bit;
SIGNAL \Jaw:PWMUDB:control_0\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Jaw:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Jaw:PWMUDB:prevCapture\ : bit;
SIGNAL \Jaw:PWMUDB:capt_rising\ : bit;
SIGNAL \Jaw:PWMUDB:capt_falling\ : bit;
SIGNAL \Jaw:PWMUDB:hwCapture\ : bit;
SIGNAL \Jaw:PWMUDB:hwEnable\ : bit;
SIGNAL \Jaw:PWMUDB:trig_last\ : bit;
SIGNAL \Jaw:PWMUDB:trig_rise\ : bit;
SIGNAL \Jaw:PWMUDB:trig_fall\ : bit;
SIGNAL \Jaw:PWMUDB:trig_out\ : bit;
SIGNAL \Jaw:PWMUDB:runmode_enable\ : bit;
SIGNAL \Jaw:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_12428 : bit;
SIGNAL \Jaw:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Jaw:PWMUDB:final_enable\ : bit;
SIGNAL \Jaw:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Jaw:PWMUDB:tc_i\ : bit;
SIGNAL \Jaw:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Jaw:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Jaw:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Jaw:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Jaw:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Jaw:PWMUDB:sc_kill\ : bit;
SIGNAL \Jaw:PWMUDB:min_kill\ : bit;
SIGNAL \Jaw:PWMUDB:final_kill\ : bit;
SIGNAL \Jaw:PWMUDB:km_tc\ : bit;
SIGNAL \Jaw:PWMUDB:db_tc\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_1\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_0\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Jaw:PWMUDB:dith_sel\ : bit;
SIGNAL \Jaw:PWMUDB:status_6\ : bit;
SIGNAL \Jaw:PWMUDB:status_5\ : bit;
SIGNAL \Jaw:PWMUDB:status_4\ : bit;
SIGNAL \Jaw:PWMUDB:status_3\ : bit;
SIGNAL \Jaw:PWMUDB:status_2\ : bit;
SIGNAL \Jaw:PWMUDB:status_1\ : bit;
SIGNAL \Jaw:PWMUDB:status_0\ : bit;
SIGNAL \Jaw:Net_55\ : bit;
SIGNAL \Jaw:PWMUDB:prevCompare1\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_status\ : bit;
SIGNAL \Jaw:PWMUDB:prevCompare2\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_status\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Jaw:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Jaw:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Jaw:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Jaw:PWMUDB:fifo_full\ : bit;
SIGNAL \Jaw:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Jaw:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Jaw:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Jaw:PWMUDB:final_capture\ : bit;
SIGNAL \Jaw:PWMUDB:nc2\ : bit;
SIGNAL \Jaw:PWMUDB:nc3\ : bit;
SIGNAL \Jaw:PWMUDB:nc1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:nc4\ : bit;
SIGNAL \Jaw:PWMUDB:nc5\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:nc6\ : bit;
SIGNAL \Jaw:PWMUDB:nc7\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_less\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_less\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Jaw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Jaw:PWMUDB:compare1\ : bit;
SIGNAL \Jaw:PWMUDB:compare2\ : bit;
SIGNAL \Jaw:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Jaw:PWMUDB:pwm_i\ : bit;
SIGNAL \Jaw:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Jaw:PWMUDB:pwm1_i\ : bit;
SIGNAL \Jaw:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Jaw:PWMUDB:pwm2_i\ : bit;
SIGNAL \Jaw:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Jaw:Net_101\ : bit;
SIGNAL \Jaw:Net_96\ : bit;
SIGNAL Net_12522 : bit;
SIGNAL Net_13542 : bit;
SIGNAL \Jaw:PWMUDB:pwm_temp\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Jaw:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Jaw:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_13549 : bit;
SIGNAL Net_13543 : bit;
SIGNAL Net_13541 : bit;
SIGNAL \Jaw:Net_113\ : bit;
SIGNAL \Jaw:Net_107\ : bit;
SIGNAL \Jaw:Net_114\ : bit;
SIGNAL tmpOE__Jaw_Control_net_0 : bit;
SIGNAL tmpFB_0__Jaw_Control_net_0 : bit;
SIGNAL tmpIO_0__Jaw_Control_net_0 : bit;
TERMINAL tmpSIOVREF__Jaw_Control_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Jaw_Control_net_0 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eye:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eye:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Lip:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Lip:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Lip:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Lip:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Lip:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Lip:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Lip:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Lip:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Base_Jaw:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Jaw:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Jaw:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Jaw:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Jaw:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Jaw:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Jaw:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Jaw:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Jaw:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Jaw:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eyebrow:PWMUDB:tc_i\);

\Right_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_1\));

\Right_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:tc_i\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

\Right_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare1\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare2\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:status_2\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:tc_i\));

\Right_Eyebrow:PWMUDB:pwm1_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:pwm2_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eyebrow:PWMUDB:tc_i\);

\Left_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_1\));

\Left_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:tc_i\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

\Left_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare1\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare2\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:status_2\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:tc_i\));

\Left_Eyebrow:PWMUDB:pwm1_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:pwm2_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\Right_Eye:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eye:PWMUDB:tc_i\);

\Right_Eye:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eye:PWMUDB:dith_count_1\ and \Right_Eye:PWMUDB:tc_i\ and \Right_Eye:PWMUDB:dith_count_0\)
	OR (not \Right_Eye:PWMUDB:dith_count_0\ and \Right_Eye:PWMUDB:dith_count_1\)
	OR (not \Right_Eye:PWMUDB:tc_i\ and \Right_Eye:PWMUDB:dith_count_1\));

\Right_Eye:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eye:PWMUDB:dith_count_0\ and \Right_Eye:PWMUDB:tc_i\)
	OR (not \Right_Eye:PWMUDB:tc_i\ and \Right_Eye:PWMUDB:dith_count_0\));

\Right_Eye:PWMUDB:cmp1_status\ <= ((not \Right_Eye:PWMUDB:prevCompare1\ and \Right_Eye:PWMUDB:cmp1_less\));

\Right_Eye:PWMUDB:cmp2_status\ <= ((not \Right_Eye:PWMUDB:prevCompare2\ and \Right_Eye:PWMUDB:cmp2_less\));

\Right_Eye:PWMUDB:status_2\ <= ((\Right_Eye:PWMUDB:runmode_enable\ and \Right_Eye:PWMUDB:tc_i\));

\Right_Eye:PWMUDB:pwm1_i\ <= ((\Right_Eye:PWMUDB:runmode_enable\ and \Right_Eye:PWMUDB:cmp1_less\));

\Right_Eye:PWMUDB:pwm2_i\ <= ((\Right_Eye:PWMUDB:runmode_enable\ and \Right_Eye:PWMUDB:cmp2_less\));

\Left_Eye:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eye:PWMUDB:tc_i\);

\Left_Eye:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eye:PWMUDB:dith_count_1\ and \Left_Eye:PWMUDB:tc_i\ and \Left_Eye:PWMUDB:dith_count_0\)
	OR (not \Left_Eye:PWMUDB:dith_count_0\ and \Left_Eye:PWMUDB:dith_count_1\)
	OR (not \Left_Eye:PWMUDB:tc_i\ and \Left_Eye:PWMUDB:dith_count_1\));

\Left_Eye:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eye:PWMUDB:dith_count_0\ and \Left_Eye:PWMUDB:tc_i\)
	OR (not \Left_Eye:PWMUDB:tc_i\ and \Left_Eye:PWMUDB:dith_count_0\));

\Left_Eye:PWMUDB:cmp1_status\ <= ((not \Left_Eye:PWMUDB:prevCompare1\ and \Left_Eye:PWMUDB:cmp1_less\));

\Left_Eye:PWMUDB:cmp2_status\ <= ((not \Left_Eye:PWMUDB:prevCompare2\ and \Left_Eye:PWMUDB:cmp2_less\));

\Left_Eye:PWMUDB:status_2\ <= ((\Left_Eye:PWMUDB:runmode_enable\ and \Left_Eye:PWMUDB:tc_i\));

\Left_Eye:PWMUDB:pwm1_i\ <= ((\Left_Eye:PWMUDB:runmode_enable\ and \Left_Eye:PWMUDB:cmp1_less\));

\Left_Eye:PWMUDB:pwm2_i\ <= ((\Left_Eye:PWMUDB:runmode_enable\ and \Left_Eye:PWMUDB:cmp2_less\));

\Lip:PWMUDB:sc_kill_tmp\\D\ <= (not \Lip:PWMUDB:tc_i\);

\Lip:PWMUDB:dith_count_1\\D\ <= ((not \Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_0\)
	OR (not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:dith_count_1\)
	OR (not \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_1\));

\Lip:PWMUDB:dith_count_0\\D\ <= ((not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:tc_i\)
	OR (not \Lip:PWMUDB:tc_i\ and \Lip:PWMUDB:dith_count_0\));

\Lip:PWMUDB:cmp1_status\ <= ((not \Lip:PWMUDB:prevCompare1\ and \Lip:PWMUDB:cmp1_less\));

\Lip:PWMUDB:cmp2_status\ <= ((not \Lip:PWMUDB:prevCompare2\ and \Lip:PWMUDB:cmp2_less\));

\Lip:PWMUDB:status_2\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:tc_i\));

\Lip:PWMUDB:pwm1_i\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:cmp1_less\));

\Lip:PWMUDB:pwm2_i\ <= ((\Lip:PWMUDB:runmode_enable\ and \Lip:PWMUDB:cmp2_less\));

\Base_Jaw:PWMUDB:sc_kill_tmp\\D\ <= (not \Base_Jaw:PWMUDB:tc_i\);

\Base_Jaw:PWMUDB:dith_count_1\\D\ <= ((not \Base_Jaw:PWMUDB:dith_count_1\ and \Base_Jaw:PWMUDB:tc_i\ and \Base_Jaw:PWMUDB:dith_count_0\)
	OR (not \Base_Jaw:PWMUDB:dith_count_0\ and \Base_Jaw:PWMUDB:dith_count_1\)
	OR (not \Base_Jaw:PWMUDB:tc_i\ and \Base_Jaw:PWMUDB:dith_count_1\));

\Base_Jaw:PWMUDB:dith_count_0\\D\ <= ((not \Base_Jaw:PWMUDB:dith_count_0\ and \Base_Jaw:PWMUDB:tc_i\)
	OR (not \Base_Jaw:PWMUDB:tc_i\ and \Base_Jaw:PWMUDB:dith_count_0\));

\Base_Jaw:PWMUDB:cmp1_status\ <= ((not \Base_Jaw:PWMUDB:prevCompare1\ and \Base_Jaw:PWMUDB:cmp1_less\));

\Base_Jaw:PWMUDB:cmp2_status\ <= ((not \Base_Jaw:PWMUDB:prevCompare2\ and \Base_Jaw:PWMUDB:cmp2_less\));

\Base_Jaw:PWMUDB:status_2\ <= ((\Base_Jaw:PWMUDB:runmode_enable\ and \Base_Jaw:PWMUDB:tc_i\));

\Base_Jaw:PWMUDB:pwm1_i\ <= ((\Base_Jaw:PWMUDB:runmode_enable\ and \Base_Jaw:PWMUDB:cmp1_less\));

\Base_Jaw:PWMUDB:pwm2_i\ <= ((\Base_Jaw:PWMUDB:runmode_enable\ and \Base_Jaw:PWMUDB:cmp2_less\));

\Neck:PWMUDB:sc_kill_tmp\\D\ <= (not \Neck:PWMUDB:tc_i\);

\Neck:PWMUDB:dith_count_1\\D\ <= ((not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\)
	OR (not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_1\));

\Neck:PWMUDB:dith_count_0\\D\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:tc_i\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\));

\Neck:PWMUDB:cmp1_status\ <= ((not \Neck:PWMUDB:prevCompare1\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:cmp2_status\ <= ((not \Neck:PWMUDB:prevCompare2\ and \Neck:PWMUDB:cmp2_less\));

\Neck:PWMUDB:status_2\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:tc_i\));

\Neck:PWMUDB:pwm1_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:pwm2_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp2_less\));

\Jaw:PWMUDB:sc_kill_tmp\\D\ <= (not \Jaw:PWMUDB:tc_i\);

\Jaw:PWMUDB:dith_count_1\\D\ <= ((not \Jaw:PWMUDB:dith_count_1\ and \Jaw:PWMUDB:tc_i\ and \Jaw:PWMUDB:dith_count_0\)
	OR (not \Jaw:PWMUDB:dith_count_0\ and \Jaw:PWMUDB:dith_count_1\)
	OR (not \Jaw:PWMUDB:tc_i\ and \Jaw:PWMUDB:dith_count_1\));

\Jaw:PWMUDB:dith_count_0\\D\ <= ((not \Jaw:PWMUDB:dith_count_0\ and \Jaw:PWMUDB:tc_i\)
	OR (not \Jaw:PWMUDB:tc_i\ and \Jaw:PWMUDB:dith_count_0\));

\Jaw:PWMUDB:cmp1_status\ <= ((not \Jaw:PWMUDB:prevCompare1\ and \Jaw:PWMUDB:cmp1_less\));

\Jaw:PWMUDB:cmp2_status\ <= ((not \Jaw:PWMUDB:prevCompare2\ and \Jaw:PWMUDB:cmp2_less\));

\Jaw:PWMUDB:status_2\ <= ((\Jaw:PWMUDB:runmode_enable\ and \Jaw:PWMUDB:tc_i\));

\Jaw:PWMUDB:pwm1_i\ <= ((\Jaw:PWMUDB:runmode_enable\ and \Jaw:PWMUDB:cmp1_less\));

\Jaw:PWMUDB:pwm2_i\ <= ((\Jaw:PWMUDB:runmode_enable\ and \Jaw:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_75,
		enable=>one,
		clock_out=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eyebrow:PWMUDB:control_7\, \Right_Eyebrow:PWMUDB:control_6\, \Right_Eyebrow:PWMUDB:control_5\, \Right_Eyebrow:PWMUDB:control_4\,
			\Right_Eyebrow:PWMUDB:control_3\, \Right_Eyebrow:PWMUDB:control_2\, \Right_Eyebrow:PWMUDB:control_1\, \Right_Eyebrow:PWMUDB:control_0\));
\Right_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eyebrow:PWMUDB:status_5\, zero, \Right_Eyebrow:PWMUDB:status_3\,
			\Right_Eyebrow:PWMUDB:status_2\, \Right_Eyebrow:PWMUDB:status_1\, \Right_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Right_Eyebrow:Net_55\);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:nc2\,
		cl0=>\Right_Eyebrow:PWMUDB:nc3\,
		z0=>\Right_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:nc4\,
		cl1=>\Right_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Right_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"35a1d82a-b392-4f60-af0e-4595118e9248",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_75,
		dig_domain_out=>open);
Right_Eyebrow_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddd5031a-843a-458c-b5a8-f51f4844f1b8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_129,
		fb=>(tmpFB_0__Right_Eyebrow_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Horizontal_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Horizontal_net_0);
Right_Eyebrow_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a73602f-1d39-4153-b637-e4bcfd28834b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_141,
		fb=>(tmpFB_0__Right_Eyebrow_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Vertical_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Vertical_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"03801264-9954-4548-97b7-ac177f115824",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_816,
		dig_domain_out=>open);
Left_Eyebrow_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7e9b8e24-61fc-4033-944d-a21715aab846",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7108,
		fb=>(tmpFB_0__Left_Eyebrow_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Horizontal_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Horizontal_net_0);
\Left_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_816,
		enable=>one,
		clock_out=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eyebrow:PWMUDB:control_7\, \Left_Eyebrow:PWMUDB:control_6\, \Left_Eyebrow:PWMUDB:control_5\, \Left_Eyebrow:PWMUDB:control_4\,
			\Left_Eyebrow:PWMUDB:control_3\, \Left_Eyebrow:PWMUDB:control_2\, \Left_Eyebrow:PWMUDB:control_1\, \Left_Eyebrow:PWMUDB:control_0\));
\Left_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eyebrow:PWMUDB:status_5\, zero, \Left_Eyebrow:PWMUDB:status_3\,
			\Left_Eyebrow:PWMUDB:status_2\, \Left_Eyebrow:PWMUDB:status_1\, \Left_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Left_Eyebrow:Net_55\);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:nc2\,
		cl0=>\Left_Eyebrow:PWMUDB:nc3\,
		z0=>\Left_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:nc4\,
		cl1=>\Left_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Left_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Left_Eyebrow_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4908faf-1fcd-4ea4-9dc7-3b478db96c16",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_960,
		fb=>(tmpFB_0__Left_Eyebrow_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Vertical_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Vertical_net_0);
\Right_Eye:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6179,
		enable=>one,
		clock_out=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\);
\Right_Eye:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eye:PWMUDB:control_7\, \Right_Eye:PWMUDB:control_6\, \Right_Eye:PWMUDB:control_5\, \Right_Eye:PWMUDB:control_4\,
			\Right_Eye:PWMUDB:control_3\, \Right_Eye:PWMUDB:control_2\, \Right_Eye:PWMUDB:control_1\, \Right_Eye:PWMUDB:control_0\));
\Right_Eye:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eye:PWMUDB:status_5\, zero, \Right_Eye:PWMUDB:status_3\,
			\Right_Eye:PWMUDB:status_2\, \Right_Eye:PWMUDB:status_1\, \Right_Eye:PWMUDB:status_0\),
		interrupt=>\Right_Eye:Net_55\);
\Right_Eye:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eye:PWMUDB:tc_i\, \Right_Eye:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eye:PWMUDB:nc2\,
		cl0=>\Right_Eye:PWMUDB:nc3\,
		z0=>\Right_Eye:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eye:PWMUDB:nc4\,
		cl1=>\Right_Eye:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eye:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eye:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eye:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eye:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eye:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eye:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eye:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eye:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eye:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eye:PWMUDB:tc_i\, \Right_Eye:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eye:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eye:PWMUDB:cmp1_less\,
		z0=>\Right_Eye:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eye:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eye:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eye:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eye:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eye:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eye:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eye:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eye:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eye:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eye:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eye:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4411abcc-a707-4521-835a-fb9741cd2bdb",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6179,
		dig_domain_out=>open);
Right_Eye_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b64f4edb-ae85-48d5-b375-30530e9eeef8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12613,
		fb=>(tmpFB_0__Right_Eye_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eye_Vertical_net_0),
		siovref=>(tmpSIOVREF__Right_Eye_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eye_Vertical_net_0);
Right_Eye_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70727bf3-8b1d-4859-b7f5-5d4a2410b813",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12601,
		fb=>(tmpFB_0__Right_Eye_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eye_Horizontal_net_0),
		siovref=>(tmpSIOVREF__Right_Eye_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eye_Horizontal_net_0);
\Left_Eye:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6288,
		enable=>one,
		clock_out=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\);
\Left_Eye:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eye:PWMUDB:control_7\, \Left_Eye:PWMUDB:control_6\, \Left_Eye:PWMUDB:control_5\, \Left_Eye:PWMUDB:control_4\,
			\Left_Eye:PWMUDB:control_3\, \Left_Eye:PWMUDB:control_2\, \Left_Eye:PWMUDB:control_1\, \Left_Eye:PWMUDB:control_0\));
\Left_Eye:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eye:PWMUDB:status_5\, zero, \Left_Eye:PWMUDB:status_3\,
			\Left_Eye:PWMUDB:status_2\, \Left_Eye:PWMUDB:status_1\, \Left_Eye:PWMUDB:status_0\),
		interrupt=>\Left_Eye:Net_55\);
\Left_Eye:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eye:PWMUDB:tc_i\, \Left_Eye:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eye:PWMUDB:nc2\,
		cl0=>\Left_Eye:PWMUDB:nc3\,
		z0=>\Left_Eye:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eye:PWMUDB:nc4\,
		cl1=>\Left_Eye:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eye:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eye:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eye:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eye:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eye:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eye:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eye:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eye:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eye:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eye:PWMUDB:tc_i\, \Left_Eye:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eye:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eye:PWMUDB:cmp1_less\,
		z0=>\Left_Eye:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eye:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eye:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eye:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eye:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eye:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eye:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eye:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eye:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eye:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eye:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eye:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c85d1dc9-a4fa-4722-8390-0e4d9391f479",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6288,
		dig_domain_out=>open);
Left_Eye_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bde79166-337b-423f-98de-84df2bed8b51",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6874,
		fb=>(tmpFB_0__Left_Eye_Horizontal_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eye_Horizontal_net_0),
		siovref=>(tmpSIOVREF__Left_Eye_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eye_Horizontal_net_0);
Left_Eye_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bc6da8b-6f3d-4ad9-9512-1ef1208b8bb4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6916,
		fb=>(tmpFB_0__Left_Eye_Vertical_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eye_Vertical_net_0),
		siovref=>(tmpSIOVREF__Left_Eye_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eye_Vertical_net_0);
Left_Lip:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce1d9a8c-7443-4bef-95a5-828f3e7bb4ed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_13045,
		fb=>(tmpFB_0__Left_Lip_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Lip_net_0),
		siovref=>(tmpSIOVREF__Left_Lip_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Lip_net_0);
Left_Neck:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd8ea118-1dac-4de0-a6d0-e202a895d704",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_11487,
		fb=>(tmpFB_0__Left_Neck_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Neck_net_0),
		siovref=>(tmpSIOVREF__Left_Neck_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Neck_net_0);
Right_Neck:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d7c92ad-f8c8-475a-904a-6d2b1af806a3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_11539,
		fb=>(tmpFB_0__Right_Neck_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Neck_net_0),
		siovref=>(tmpSIOVREF__Right_Neck_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Neck_net_0);
Right_Lip:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d73824d-7e90-49f5-bc19-78d5e0a00ebf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_13023,
		fb=>(tmpFB_0__Right_Lip_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Lip_net_0),
		siovref=>(tmpSIOVREF__Right_Lip_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Lip_net_0);
\Lip:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12094,
		enable=>one,
		clock_out=>\Lip:PWMUDB:ClockOutFromEnBlock\);
\Lip:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Lip:PWMUDB:control_7\, \Lip:PWMUDB:control_6\, \Lip:PWMUDB:control_5\, \Lip:PWMUDB:control_4\,
			\Lip:PWMUDB:control_3\, \Lip:PWMUDB:control_2\, \Lip:PWMUDB:control_1\, \Lip:PWMUDB:control_0\));
\Lip:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Lip:PWMUDB:status_5\, zero, \Lip:PWMUDB:status_3\,
			\Lip:PWMUDB:status_2\, \Lip:PWMUDB:status_1\, \Lip:PWMUDB:status_0\),
		interrupt=>\Lip:Net_55\);
\Lip:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lip:PWMUDB:tc_i\, \Lip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lip:PWMUDB:nc2\,
		cl0=>\Lip:PWMUDB:nc3\,
		z0=>\Lip:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Lip:PWMUDB:nc4\,
		cl1=>\Lip:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lip:PWMUDB:nc6\,
		f1_blk_stat=>\Lip:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Lip:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Lip:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Lip:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Lip:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Lip:PWMUDB:sP16:pwmdp:cap_1\, \Lip:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Lip:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lip:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lip:PWMUDB:tc_i\, \Lip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lip:PWMUDB:cmp1_eq\,
		cl0=>\Lip:PWMUDB:cmp1_less\,
		z0=>\Lip:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Lip:PWMUDB:cmp2_eq\,
		cl1=>\Lip:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lip:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Lip:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Lip:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Lip:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Lip:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Lip:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Lip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Lip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Lip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Lip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Lip:PWMUDB:sP16:pwmdp:cap_1\, \Lip:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Lip:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Base_Jaw:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8416,
		enable=>one,
		clock_out=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\);
\Base_Jaw:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Base_Jaw:PWMUDB:control_7\, \Base_Jaw:PWMUDB:control_6\, \Base_Jaw:PWMUDB:control_5\, \Base_Jaw:PWMUDB:control_4\,
			\Base_Jaw:PWMUDB:control_3\, \Base_Jaw:PWMUDB:control_2\, \Base_Jaw:PWMUDB:control_1\, \Base_Jaw:PWMUDB:control_0\));
\Base_Jaw:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Base_Jaw:PWMUDB:status_5\, zero, \Base_Jaw:PWMUDB:status_3\,
			\Base_Jaw:PWMUDB:status_2\, \Base_Jaw:PWMUDB:status_1\, \Base_Jaw:PWMUDB:status_0\),
		interrupt=>\Base_Jaw:Net_55\);
\Base_Jaw:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Base_Jaw:PWMUDB:tc_i\, \Base_Jaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Base_Jaw:PWMUDB:nc2\,
		cl0=>\Base_Jaw:PWMUDB:nc3\,
		z0=>\Base_Jaw:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Base_Jaw:PWMUDB:nc4\,
		cl1=>\Base_Jaw:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Base_Jaw:PWMUDB:nc6\,
		f1_blk_stat=>\Base_Jaw:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Base_Jaw:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Base_Jaw:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Base_Jaw:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Base_Jaw:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cap_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Base_Jaw:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Base_Jaw:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Base_Jaw:PWMUDB:tc_i\, \Base_Jaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Base_Jaw:PWMUDB:cmp1_eq\,
		cl0=>\Base_Jaw:PWMUDB:cmp1_less\,
		z0=>\Base_Jaw:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Base_Jaw:PWMUDB:cmp2_eq\,
		cl1=>\Base_Jaw:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Base_Jaw:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Base_Jaw:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Base_Jaw:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Base_Jaw:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Base_Jaw:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Base_Jaw:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Base_Jaw:PWMUDB:sP16:pwmdp:cap_1\, \Base_Jaw:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Base_Jaw:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ed2f7cd4-2982-441f-b336-65b332f9da01",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8416,
		dig_domain_out=>open);
Base_Rotate:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2e3cba7-a6f4-418f-b543-933cd673a13b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_8418,
		fb=>(tmpFB_0__Base_Rotate_net_0),
		analog=>(open),
		io=>(tmpIO_0__Base_Rotate_net_0),
		siovref=>(tmpSIOVREF__Base_Rotate_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Base_Rotate_net_0);
\Neck:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9027,
		enable=>one,
		clock_out=>\Neck:PWMUDB:ClockOutFromEnBlock\);
\Neck:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Neck:PWMUDB:control_7\, \Neck:PWMUDB:control_6\, \Neck:PWMUDB:control_5\, \Neck:PWMUDB:control_4\,
			\Neck:PWMUDB:control_3\, \Neck:PWMUDB:control_2\, \Neck:PWMUDB:control_1\, \Neck:PWMUDB:control_0\));
\Neck:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Neck:PWMUDB:status_5\, zero, \Neck:PWMUDB:status_3\,
			\Neck:PWMUDB:status_2\, \Neck:PWMUDB:status_1\, \Neck:PWMUDB:status_0\),
		interrupt=>\Neck:Net_55\);
\Neck:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:nc2\,
		cl0=>\Neck:PWMUDB:nc3\,
		z0=>\Neck:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:nc4\,
		cl1=>\Neck:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:nc6\,
		f1_blk_stat=>\Neck:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:cmp1_eq\,
		cl0=>\Neck:PWMUDB:cmp1_less\,
		z0=>\Neck:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:cmp2_eq\,
		cl1=>\Neck:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Neck:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"148321a8-8859-4bab-b99f-08e6c2753e1c",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9027,
		dig_domain_out=>open);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ebb7b613-6a70-44de-ad34-db95ff173c29",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12094,
		dig_domain_out=>open);
\Jaw:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12429,
		enable=>one,
		clock_out=>\Jaw:PWMUDB:ClockOutFromEnBlock\);
\Jaw:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Jaw:PWMUDB:control_7\, \Jaw:PWMUDB:control_6\, \Jaw:PWMUDB:control_5\, \Jaw:PWMUDB:control_4\,
			\Jaw:PWMUDB:control_3\, \Jaw:PWMUDB:control_2\, \Jaw:PWMUDB:control_1\, \Jaw:PWMUDB:control_0\));
\Jaw:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Jaw:PWMUDB:status_5\, zero, \Jaw:PWMUDB:status_3\,
			\Jaw:PWMUDB:status_2\, \Jaw:PWMUDB:status_1\, \Jaw:PWMUDB:status_0\),
		interrupt=>\Jaw:Net_55\);
\Jaw:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Jaw:PWMUDB:tc_i\, \Jaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Jaw:PWMUDB:nc2\,
		cl0=>\Jaw:PWMUDB:nc3\,
		z0=>\Jaw:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Jaw:PWMUDB:nc4\,
		cl1=>\Jaw:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Jaw:PWMUDB:nc6\,
		f1_blk_stat=>\Jaw:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Jaw:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Jaw:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Jaw:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Jaw:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Jaw:PWMUDB:sP16:pwmdp:cap_1\, \Jaw:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Jaw:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Jaw:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Jaw:PWMUDB:tc_i\, \Jaw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Jaw:PWMUDB:cmp1_eq\,
		cl0=>\Jaw:PWMUDB:cmp1_less\,
		z0=>\Jaw:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Jaw:PWMUDB:cmp2_eq\,
		cl1=>\Jaw:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Jaw:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Jaw:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Jaw:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Jaw:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Jaw:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Jaw:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Jaw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Jaw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Jaw:PWMUDB:sP16:pwmdp:cap_1\, \Jaw:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Jaw:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d0b5e921-cd4d-4abe-ab9d-6d706d6369c3",
		source_clock_id=>"",
		divisor=>0,
		period=>"3076923076.92308",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12429,
		dig_domain_out=>open);
Jaw_Control:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f49894ad-b4ee-4408-ad83-5f4669cd7fe6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12522,
		fb=>(tmpFB_0__Jaw_Control_net_0),
		analog=>(open),
		io=>(tmpIO_0__Jaw_Control_net_0),
		siovref=>(tmpSIOVREF__Jaw_Control_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Jaw_Control_net_0);
\Right_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:min_kill_reg\);
\Right_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCapture\);
\Right_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:trig_last\);
\Right_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:runmode_enable\);
\Right_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\);
\Right_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:ltch_kill_reg\);
\Right_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_1\);
\Right_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_0\);
\Right_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare1\);
\Right_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare2\);
\Right_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_0\);
\Right_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_1\);
\Right_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_5\);
\Right_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:pwm_i_reg\);
\Right_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_129);
\Right_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_141);
\Right_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:status_2\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:tc_i_reg\);
\Left_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:min_kill_reg\);
\Left_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCapture\);
\Left_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:trig_last\);
\Left_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:runmode_enable\);
\Left_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\);
\Left_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:ltch_kill_reg\);
\Left_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_1\);
\Left_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_0\);
\Left_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare1\);
\Left_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare2\);
\Left_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_0\);
\Left_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_1\);
\Left_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_5\);
\Left_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:pwm_i_reg\);
\Left_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7108);
\Left_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_960);
\Left_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:status_2\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:tc_i_reg\);
\Right_Eye:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:min_kill_reg\);
\Right_Eye:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:prevCapture\);
\Right_Eye:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:trig_last\);
\Right_Eye:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eye:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:runmode_enable\);
\Right_Eye:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:sc_kill_tmp\);
\Right_Eye:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:ltch_kill_reg\);
\Right_Eye:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eye:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:dith_count_1\);
\Right_Eye:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eye:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:dith_count_0\);
\Right_Eye:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:cmp1_less\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:prevCompare1\);
\Right_Eye:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:cmp2_less\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:prevCompare2\);
\Right_Eye:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eye:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:status_0\);
\Right_Eye:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eye:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:status_1\);
\Right_Eye:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:status_5\);
\Right_Eye:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:pwm_i_reg\);
\Right_Eye:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:pwm1_i\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12601);
\Right_Eye:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:pwm2_i\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12613);
\Right_Eye:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eye:PWMUDB:status_2\,
		clk=>\Right_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eye:PWMUDB:tc_i_reg\);
\Left_Eye:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:min_kill_reg\);
\Left_Eye:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:prevCapture\);
\Left_Eye:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:trig_last\);
\Left_Eye:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eye:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:runmode_enable\);
\Left_Eye:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:sc_kill_tmp\);
\Left_Eye:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:ltch_kill_reg\);
\Left_Eye:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eye:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:dith_count_1\);
\Left_Eye:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eye:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:dith_count_0\);
\Left_Eye:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:cmp1_less\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:prevCompare1\);
\Left_Eye:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:cmp2_less\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:prevCompare2\);
\Left_Eye:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eye:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:status_0\);
\Left_Eye:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eye:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:status_1\);
\Left_Eye:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:status_5\);
\Left_Eye:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:pwm_i_reg\);
\Left_Eye:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:pwm1_i\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6874);
\Left_Eye:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:pwm2_i\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6916);
\Left_Eye:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eye:PWMUDB:status_2\,
		clk=>\Left_Eye:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eye:PWMUDB:tc_i_reg\);
\Lip:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:min_kill_reg\);
\Lip:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCapture\);
\Lip:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:trig_last\);
\Lip:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:runmode_enable\);
\Lip:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:sc_kill_tmp\);
\Lip:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:ltch_kill_reg\);
\Lip:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:dith_count_1\);
\Lip:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:dith_count_0\);
\Lip:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:cmp1_less\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCompare1\);
\Lip:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:cmp2_less\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:prevCompare2\);
\Lip:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_0\);
\Lip:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Lip:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_1\);
\Lip:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:status_5\);
\Lip:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:pwm_i_reg\);
\Lip:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:pwm1_i\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_13023);
\Lip:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:pwm2_i\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_13045);
\Lip:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Lip:PWMUDB:status_2\,
		clk=>\Lip:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lip:PWMUDB:tc_i_reg\);
\Base_Jaw:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:min_kill_reg\);
\Base_Jaw:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:prevCapture\);
\Base_Jaw:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:trig_last\);
\Base_Jaw:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Base_Jaw:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:runmode_enable\);
\Base_Jaw:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:sc_kill_tmp\);
\Base_Jaw:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:ltch_kill_reg\);
\Base_Jaw:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Base_Jaw:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:dith_count_1\);
\Base_Jaw:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Base_Jaw:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:dith_count_0\);
\Base_Jaw:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:cmp1_less\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:prevCompare1\);
\Base_Jaw:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:cmp2_less\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:prevCompare2\);
\Base_Jaw:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Base_Jaw:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:status_0\);
\Base_Jaw:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Base_Jaw:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:status_1\);
\Base_Jaw:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:status_5\);
\Base_Jaw:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:pwm_i_reg\);
\Base_Jaw:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:pwm1_i\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_8418);
\Base_Jaw:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:pwm2_i\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:pwm2_i_reg\);
\Base_Jaw:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Base_Jaw:PWMUDB:status_2\,
		clk=>\Base_Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base_Jaw:PWMUDB:tc_i_reg\);
\Neck:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:min_kill_reg\);
\Neck:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCapture\);
\Neck:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:trig_last\);
\Neck:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:runmode_enable\);
\Neck:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:sc_kill_tmp\);
\Neck:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:ltch_kill_reg\);
\Neck:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_1\);
\Neck:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_0\);
\Neck:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare1\);
\Neck:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare2\);
\Neck:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_0\);
\Neck:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_1\);
\Neck:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_5\);
\Neck:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:pwm_i_reg\);
\Neck:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm1_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11539);
\Neck:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm2_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11487);
\Neck:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:status_2\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:tc_i_reg\);
\Jaw:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:min_kill_reg\);
\Jaw:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:prevCapture\);
\Jaw:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:trig_last\);
\Jaw:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Jaw:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:runmode_enable\);
\Jaw:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:sc_kill_tmp\);
\Jaw:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:ltch_kill_reg\);
\Jaw:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Jaw:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:dith_count_1\);
\Jaw:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Jaw:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:dith_count_0\);
\Jaw:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:cmp1_less\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:prevCompare1\);
\Jaw:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:cmp2_less\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:prevCompare2\);
\Jaw:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Jaw:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:status_0\);
\Jaw:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Jaw:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:status_1\);
\Jaw:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:status_5\);
\Jaw:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:pwm_i_reg\);
\Jaw:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:pwm1_i\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12522);
\Jaw:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:pwm2_i\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:pwm2_i_reg\);
\Jaw:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Jaw:PWMUDB:status_2\,
		clk=>\Jaw:PWMUDB:ClockOutFromEnBlock\,
		q=>\Jaw:PWMUDB:tc_i_reg\);

END R_T_L;
