# Verilog HDL

The project provides an overview of Verilg HDL

Confidential information is not displayed.

All images are either custom by Alpa D Desai or a reference name is included.

Additional details reference https://github.com/alpaddesai/VerilogHDL/releases

## Verilog
![image](Verilog.png)

## Verilog Examples one
![image](VerilogExamplesOne.jpg)

## Verilog Example Two 
![image](VerilogExamplesTwo.jpg)

## Verilog Examples Three
![image](VerilogExamplesThree.jpg)

## Verilog Examples Four
![image](VerilogExamplesFour.jpg)
