

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24'
================================================================
* Date:           Tue Feb 17 12:08:17 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      404|      404|  4.040 us|  4.040 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24  |      402|      402|         4|          1|          1|   400|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    251|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     163|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     163|    391|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln137_1_fu_440_p2     |         +|   0|  0|  14|           9|           5|
    |add_ln137_2_fu_174_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln137_fu_222_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln138_1_fu_189_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln138_fu_259_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln139_1_fu_322_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln139_2_fu_353_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln139_fu_434_p2       |         +|   0|  0|  14|           9|           3|
    |add_ln140_1_fu_312_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln140_2_fu_362_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln140_3_fu_302_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln140_fu_428_p2       |         +|   0|  0|  14|           9|           1|
    |and_ln137_fu_246_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln137_fu_168_p2      |      icmp|   0|  0|  14|           9|           8|
    |icmp_ln138_fu_183_p2      |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln139_fu_240_p2      |      icmp|   0|  0|  11|           3|           3|
    |empty_fu_265_p2           |        or|   0|  0|   2|           1|           1|
    |idx_1_mid2_fu_409_p3      |    select|   0|  0|   9|           1|           9|
    |j_4_mid2_fu_270_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln137_1_fu_228_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln137_2_fu_395_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln137_3_fu_402_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln137_4_fu_252_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln137_fu_388_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln138_1_fu_278_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln138_2_fu_195_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln138_fu_416_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln137_fu_235_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 251|         119|         126|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten133_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten151_load  |   9|          2|    9|         18|
    |c_fu_86                                  |   9|          2|    5|         10|
    |i_fu_78                                  |   9|          2|    3|          6|
    |idx_1_fu_62                              |   9|          2|    9|         18|
    |idx_fu_70                                |   9|          2|    9|         18|
    |indvar_flatten133_fu_82                  |   9|          2|    6|         12|
    |indvar_flatten151_fu_94                  |   9|          2|    9|         18|
    |indvars_iv172_fu_90                      |   9|          2|    9|         18|
    |j_fu_58                                  |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|   70|        140|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln137_11_fu_66                |   9|   0|    9|          0|
    |add_ln1393_fu_74                  |   9|   0|    9|          0|
    |add_ln140_1_reg_565               |   8|   0|    8|          0|
    |and_ln137_reg_554                 |   1|   0|    1|          0|
    |and_ln137_reg_554_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_86                           |   5|   0|    5|          0|
    |i_fu_78                           |   3|   0|    3|          0|
    |icmp_ln138_reg_543                |   1|   0|    1|          0|
    |idx_1_fu_62                       |   9|   0|    9|          0|
    |idx_fu_70                         |   9|   0|    9|          0|
    |indvar_flatten133_fu_82           |   6|   0|    6|          0|
    |indvar_flatten151_fu_94           |   9|   0|    9|          0|
    |indvars_iv172_fu_90               |   9|   0|    9|          0|
    |j_4_mid2_reg_560                  |   3|   0|    3|          0|
    |j_fu_58                           |   3|   0|    3|          0|
    |trunc_ln140_reg_570               |   7|   0|    7|          0|
    |icmp_ln138_reg_543                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|  32|  100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24|  return value|
|pool2_out_address0  |  out|    9|   ap_memory|                                                              pool2_out|         array|
|pool2_out_ce0       |  out|    1|   ap_memory|                                                              pool2_out|         array|
|pool2_out_q0        |   in|   32|   ap_memory|                                                              pool2_out|         array|
|fc_in_address0      |  out|    9|   ap_memory|                                                                  fc_in|         array|
|fc_in_ce0           |  out|    1|   ap_memory|                                                                  fc_in|         array|
|fc_in_we0           |  out|    1|   ap_memory|                                                                  fc_in|         array|
|fc_in_d0            |  out|   32|   ap_memory|                                                                  fc_in|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

