# Team04-RISCV-CPU

## Joint Statement

### Overall Approach
  -
  -
  -
  
what we did ...

## Repo Structure 
- Main Branch contains the latest Version of our CPU
- 
-

## Details & Personal Statements
| Name &nbsp; &nbsp; | Github | CID &nbsp; &nbsp; &nbsp;| Email &nbsp; | Link to Personal Statements|
| -------- | -------- | -------- | -------- | -------- |
| Maximilian | | | | [Max's Statement](statements/Maximilian.md)
| Ilan | | | | [Ilan's Statement](statements/Ilan.md) 
| Idrees | | | | [Idrees's Statement](statements/Idrees.md) 
| Hanif | | | | [Hanif's Statement](statements/Hanif.md) 


# Single Cylce RV32I Design
### Contributions
| Component | Maximilian &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| Ilan &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| Hanif &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| Idrees &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|
| -------- | :--------: | :--------: | :--------: | :--------: |
| alu.sv | | L | |
| control.sv | C | | L |
| data_mem.sv | C | L | C |
| green.sv | | C | L |
| instmem.sv | | L | C |
| master.sv | | C | | L
| orange.sv | | L | |
| P_C.sv | L | | |
| reg_file.sv | | L | |
| sextend.sv | | | L |

Legend: `L` = Lead `C` = Contributor
## Planning

### Teamwork things ...

## Implementation

### F1 ASM
As a team we produced the following F1.ASM file:

### ALU

### PC

### Control Unit

### Memory

### Testing
 
## Design Decisions

### Decoder Table

### ALU decoder

### Sign Extension

## Final Schematic

schematic image goes here ...

### Implemented Instructions 
#### R-Type
`add` `sub` `xor` `or` `and`
#### B-Type
`beq` `bne`
#### I-Type
`addi` `ori` `xori` `andi` `lb` `lh` `lw` `lbu` `lhu` `jalr`
#### J-Type
`jal`
#### S-Type
`sb` `sh` `sw`


# Pipelined RV32I Design

| Component | Maximilian | Ilan | Hanif | Idrees |
| -------- | :--------: | :--------: | :--------: | :--------: |
| | | | |
| | | | |
| | | | |

Legend: L = Lead C = Contributor


Info on Pipelined RV32I Design ....

# Data Memory Cache

| Component | Maximilian | Ilan | Hanif | Idrees |
| -------- | :--------: | :--------: | :--------: | :--------: |
| | | | |
| | | | |
| | | | |

Legend: L = Lead C = Contributor


Info on Data Memory Cache ....




