<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: StdDriver/src/clk.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M480 BSP
   &#160;<span id="projectnumber">V3.05.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nu_micro_8h.html">NuMicro.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">   30</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="comment">/* Disable CKO clock source */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>);</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;}</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">/* CKO = clock source / 2^(u32ClkDiv + 1) */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKOCTL = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a> | (u32ClkDiv) | (u32ClkDivBy1En &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gacea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">/* Enable CKO clock source */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">/* Select CKO clock source */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>, u32ClkSrc, 0UL);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">   72</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t u32HIRCTRIMCTL;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* Set the processor uses deep sleep as its low power mode */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    SCB-&gt;SCR |= SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* Set system Power-down enabled */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= (<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/* Store HIRC control register */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    u32HIRCTRIMCTL = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IRCTCTL;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* Disable HIRC auto trim */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IRCTCTL &amp;= (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gab2e295468caaec89c1151cec80e8f634">SYS_IRCTCTL_FREQSEL_Msk</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* Chip enter Power-down mode after CPU run WFI instruction */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    __WFI();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">/* Restore HIRC control register */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IRCTCTL = u32HIRCTRIMCTL;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">  102</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">/* Set the processor uses sleep as its low power mode */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    SCB-&gt;SCR &amp;= ~SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">/* Set chip in idle mode because of WFI command */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">/* Chip enter idle mode after CPU run WFI instruction */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    __WFI();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">  120</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    uint32_t u32Freq;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>) == <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        u32Freq = 0UL;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">  143</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint32_t u32Freq;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a>) == <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a>)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        u32Freq = 0UL;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">  164</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    uint32_t u32Freq;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd9ef4d1628edbc0d163debb1b2eb637">CLK_PCLKDIV_APB0DIV_DIV1</a>)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08a3e976ede43356ef1b1ee1781105b8">CLK_PCLKDIV_APB0DIV_DIV2</a>)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 2UL;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9cd97b3c51b0e80b0920d5ccfa66abe0">CLK_PCLKDIV_APB0DIV_DIV4</a>)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 4UL;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40f55f7813010d56ad39bfd5123a673c">CLK_PCLKDIV_APB0DIV_DIV8</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 8UL;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96dfc456ec8b605ce1a0ee448c734cf0">CLK_PCLKDIV_APB0DIV_DIV16</a>)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 16UL;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">  204</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    uint32_t u32Freq;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacf45302d812fd75afb9e16a5e7bf6a21">CLK_PCLKDIV_APB1DIV_DIV1</a>)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69f27f2ee9e2a3a5792478057e7d8a96">CLK_PCLKDIV_APB1DIV_DIV2</a>)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 2UL;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafdf64d81e90f2c0fb138f29b15ef045">CLK_PCLKDIV_APB1DIV_DIV4</a>)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 4UL;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0bb06246cd2f57c0c1c100ddbef5e4e">CLK_PCLKDIV_APB1DIV_DIV8</a>)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 8UL;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PCLKDIV &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f1189659168ec12e5133a6bc0cd831">CLK_PCLKDIV_APB1DIV_DIV16</a>)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 16UL;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        u32Freq = <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">  244</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">  257</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">  271</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    u32HIRCSTB = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">/* The range of u32Hclk is running up to 192 MHz */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">if</span>(u32Hclk &gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ca821a58766f6c2d88caa9ad5072464">FREQ_192MHZ</a>)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ca821a58766f6c2d88caa9ad5072464">FREQ_192MHZ</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* Switch HCLK clock source to HIRC clock for safe */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp;= (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is enabled */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>) == <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>, u32Hclk);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is not enabled */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>, u32Hclk);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        u32HIRCSTB = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">/* Select HCLK clock source to PLL,</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">       and update system core clock</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>, <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a>(1UL));</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before setting core clock */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0UL)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">/* Return actually HCLK frequency is PLL frequency divide 1 */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> u32Hclk;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">  333</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;{</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    u32HIRCSTB = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">/* Switch to HIRC for Safe. Avoid HCLK too high when applying new divider. */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">/* Apply new Divider */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>)) | u32ClkDiv;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">/* Switch HCLK to new HCLK source */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>)) | u32ClkSrc;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">/* Update System Core Clock */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <a class="code" href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before switching HCLK source */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0UL)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">  503</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    uint32_t u32sel = 0U, u32div = 0U;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="comment">/* Get clock divider control register address */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;CSERVER &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga08461ca98ca33ce29e2f33caf4a28f68">SYS_CSERVER_VERSION_Msk</a>) == 0x1) <span class="comment">// M480LD</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 2U &amp;&amp; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(u32ModuleIdx) == 31U) <span class="comment">//EADC1</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV2;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 2U &amp;&amp; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(u32ModuleIdx) == 29U) <span class="comment">//I2S0</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV2;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;            }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 2U)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;            {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV3;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 3U)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV4;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            }</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 + ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx)) * 4U);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;            }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="comment">/* Get clock divider control register address */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 2U)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV3;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            }</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx) == 3U)</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;            {</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV4;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;            }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;            {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 + ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx)) * 4U);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;            }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        }</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="comment">/* Apply new divider */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32div) = (<a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32div) &amp; (~(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx)))) | u32ClkDiv;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="comment">/* Get clock select control register address */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        u32sel = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 + ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(u32ModuleIdx)) * 4U);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <span class="comment">/* Set new clock selection setting */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32sel) = (<a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32sel) &amp; (~(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx)))) | u32ClkSrc;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;}</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">  575</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">  592</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= u32ClkMask;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;}</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">  608</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~u32ClkMask;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">  685</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    u32tmpVal = (1UL &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    u32tmpAddr = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    u32tmpAddr += ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx) * 4UL));</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)u32tmpAddr |= u32tmpVal;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">  768</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    u32tmpVal = ~(1UL &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    u32tmpAddr = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    u32tmpAddr += ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx) * 4UL));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    *(uint32_t *)u32tmpAddr &amp;= u32tmpVal;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">  790</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;{</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC, u32PllClk;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    uint32_t u32Tmp, u32Tmp2, u32Tmp3, u32Min, u32MinNF, u32MinNR, u32MinNO, u32basFreq;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="comment">/* Disable PLL first to avoid unstable when setting PLL */</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>();</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">/* PLL source clock is from HXT */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        <span class="comment">/* Enable HXT clock */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <span class="comment">/* Wait for HXT clock ready */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <span class="comment">/* Select PLL source clock from HXT */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        u32CLK_SRC = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        u32PllSrcClk = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <span class="comment">/* u32NR start from 2 */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        u32NR = 2UL;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="comment">/* PLL source clock is from HIRC */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        <span class="comment">/* Enable HIRC clock */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <span class="comment">/* Wait for HIRC clock ready */</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="comment">/* Select PLL source clock from HIRC */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        u32CLK_SRC = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        u32PllSrcClk = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="comment">/* u32NR start from 4 when FIN = 22.1184MHz to avoid calculation overflow */</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        u32NR = 4UL;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a>) &amp;&amp; (u32PllFreq &gt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>))</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <span class="comment">/* Find best solution */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        u32Min = (uint32_t) - 1;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        u32MinNR = 0UL;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        u32MinNF = 0UL;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        u32MinNO = 0UL;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        u32basFreq = u32PllFreq;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <span class="keywordflow">for</span>(u32NO = 1UL; u32NO &lt;= 4UL; u32NO++)</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;            <span class="comment">/* Break when get good results */</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;            <span class="keywordflow">if</span> (u32Min == 0UL)</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;            }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;            <span class="keywordflow">if</span> (u32NO != 3UL)</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;            {</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                <span class="keywordflow">if</span>(u32NO == 4UL)</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                    u32PllFreq = u32basFreq &lt;&lt; 2;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32NO == 2UL)</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                {</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                    u32PllFreq = u32basFreq &lt;&lt; 1;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                {</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                <span class="keywordflow">for</span>(u32NR = 2UL; u32NR &lt;= 32UL; u32NR++)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                    <span class="comment">/* Break when get good results */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                    <span class="keywordflow">if</span> (u32Min == 0UL)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                    {</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                    }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                    u32Tmp = u32PllSrcClk / u32NR;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                    <span class="keywordflow">if</span>((u32Tmp &gt;= 4000000UL) &amp;&amp; (u32Tmp &lt;= 8000000UL))</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                    {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                        <span class="keywordflow">for</span>(u32NF = 2UL; u32NF &lt;= 513UL; u32NF++)</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                        {</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                            <span class="comment">/* u32Tmp2 is shifted 2 bits to avoid overflow */</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                            u32Tmp2 = (((u32Tmp * 2UL) &gt;&gt; 2) * u32NF);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                            <span class="keywordflow">if</span>((u32Tmp2 &gt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>) &amp;&amp; (u32Tmp2 &lt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>))</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                            {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                u32Tmp3 = (u32Tmp2 &gt; (u32PllFreq&gt;&gt;2)) ? u32Tmp2 - (u32PllFreq&gt;&gt;2) : (u32PllFreq&gt;&gt;2) - u32Tmp2;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                                <span class="keywordflow">if</span>(u32Tmp3 &lt; u32Min)</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                                {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                                    u32Min = u32Tmp3;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                    u32MinNR = u32NR;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                    u32MinNF = u32NF;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                    u32MinNO = u32NO;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                    <span class="comment">/* Break when get good results */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                    <span class="keywordflow">if</span>(u32Min == 0UL)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                    {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                                    }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                                }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                            }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                        }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                    }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                }</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;            }</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <span class="comment">/* Enable and apply new PLL setting. */</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = u32CLK_SRC | ((u32MinNO - 1UL) &lt;&lt; 14) | ((u32MinNR - 1UL) &lt;&lt; 9) | (u32MinNF - 2UL);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="comment">/* Actual PLL output clock frequency */</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        u32PllClk = u32PllSrcClk / (u32MinNO * (u32MinNR)) * (u32MinNF) * 2UL;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    {</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <span class="comment">/* Wrong frequency request. Just return default setting. */</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        <span class="comment">/* Apply default PLL setting and return */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab239f645c4000659bf5d22d515fbfac0">CLK_PLLCTL_192MHz_HXT</a>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        }</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        {</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga583af2e91633cb7c45397eabf1fc1dbc">CLK_PLLCTL_192MHz_HIRC</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        }</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        <span class="comment">/* Actual PLL output clock frequency */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        u32PllClk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    }</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">return</span> u32PllClk;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">  943</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">  961</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;{</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    int32_t i32TimeOutCnt = 2160000;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    uint32_t u32Ret = 1U;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; u32ClkMask) != u32ClkMask)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        <span class="keywordflow">if</span>(i32TimeOutCnt-- &lt;= 0)</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;            u32Ret = 0U;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">return</span> u32Ret;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;}</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">  991</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;{</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    SysTick-&gt;CTRL = 0UL;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="comment">/* Set System Tick clock source */</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">if</span>( u32ClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> )</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        SysTick-&gt;CTRL |= SysTick_CTRL_CLKSOURCE_Msk;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    }</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    {</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="comment">/* Set System Tick reload value */</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    SysTick-&gt;LOAD = u32Count;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="comment">/* Clear System Tick current value and counter flag */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    SysTick-&gt;VAL = 0UL;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="comment">/* Set System Tick interrupt enabled and counter enabled */</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    SysTick-&gt;CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;}</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252"> 1022</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    SysTick-&gt;CTRL = 0UL;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac15bdacf64db0f5cf836f12da86a56ce"> 1043</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac15bdacf64db0f5cf836f12da86a56ce">CLK_SetPowerDownMode</a>(uint32_t u32PDMode)</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;{</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;CSERVER &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga08461ca98ca33ce29e2f33caf4a28f68">SYS_CSERVER_VERSION_Msk</a>) == 0x1) <span class="comment">// M480LD</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;        <span class="keywordflow">if</span>(u32PDMode == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga660c01f7fef782fdf710cb2dcb9f53a3">CLK_PMUCTL_PDMSEL_SPD0</a>)</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;            u32PDMode = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga660c01f7fef782fdf710cb2dcb9f53a3">CLK_PMUCTL_PDMSEL_SPD0</a>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gabaac33502f1fd70f4030e50d0dc01338">CLK_PMUCTL_SRETSEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab167ed8d1cab2030693da9c26e15489b">CLK_SPDSRETSEL_16K</a>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32PDMode == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0eccfb9a48a245bba6325e211b4ad0a">CLK_PMUCTL_PDMSEL_SPD1</a>)</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        {</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;            u32PDMode = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga660c01f7fef782fdf710cb2dcb9f53a3">CLK_PMUCTL_PDMSEL_SPD0</a>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gabaac33502f1fd70f4030e50d0dc01338">CLK_PMUCTL_SRETSEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad71f148c19ac70d3649e4c4b59683a70">CLK_SPDSRETSEL_NO</a>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    }</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    {</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        <span class="comment">/* Enable LIRC clock before entering to Standby Power-down Mode */</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        <span class="keywordflow">if</span>((u32PDMode == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga660c01f7fef782fdf710cb2dcb9f53a3">CLK_PMUCTL_PDMSEL_SPD0</a>) || (u32PDMode == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0eccfb9a48a245bba6325e211b4ad0a">CLK_PMUCTL_PDMSEL_SPD1</a>))</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        {</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;            <span class="comment">/* Enable LIRC clock */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;            <span class="comment">/* Wait for LIRC clock stable */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga518836865272018587a28f6d384915ee">CLK_STATUS_LIRCSTB_Msk</a>);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;        }</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga26407d9d4d142cc88bf9c51242474e5f">CLK_PMUCTL_PDMSEL_Msk</a>)) | u32PDMode;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;}</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b741523ec10a7229cba716184968da1"> 1099</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b741523ec10a7229cba716184968da1">CLK_EnableDPDWKPin</a>(uint32_t u32TriggerType)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    uint32_t u32Pin1, u32Pin2, u32Pin3, u32Pin4;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;CSERVER &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga08461ca98ca33ce29e2f33caf4a28f68">SYS_CSERVER_VERSION_Msk</a>) == 0x1) <span class="comment">// M480LD</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        u32Pin1 = (((u32TriggerType) &amp; 0x03UL) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gacc45b055c29260527f67b2087825f428">CLK_PMUCTL_WKPINEN1_Pos</a>);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        u32Pin2 = (((u32TriggerType) &amp; 0x03UL) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaf80bf7dfd0a5d0f0feb59f2832680bdd">CLK_PMUCTL_WKPINEN2_Pos</a>);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        u32Pin3 = (((u32TriggerType) &amp; 0x03UL) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gad240bbc4850784b671a3f546675fbe89">CLK_PMUCTL_WKPINEN3_Pos</a>);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        u32Pin4 = (((u32TriggerType) &amp; 0x03UL) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga88e69a19487f66b5a4d335b71755e79f">CLK_PMUCTL_WKPINEN4_Pos</a>);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        <span class="keywordflow">if</span>(u32Pin1)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3c28f92254cbfd23eeb6a8dd7ce2c9ae">CLK_PMUCTL_WKPINEN1_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        }</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32Pin2)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        {</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga13ae4c2b892a579b73ac2bbb2cb803b4">CLK_PMUCTL_WKPINEN2_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        }</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32Pin3)</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaea1bc0247bd43d96f586b3d9e8cab256">CLK_PMUCTL_WKPINEN3_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        }</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32Pin4)</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga070795976a70f7def92c3ef3f330f162">CLK_PMUCTL_WKPINEN4_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga827006264d3bf3871443550708c5261b">CLK_PMUCTL_WKPINEN_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    }</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUCTL &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga827006264d3bf3871443550708c5261b">CLK_PMUCTL_WKPINEN_Msk</a>)) | u32TriggerType;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;}</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga634efa4e6ed7442a08dc6d9950c57c17"> 1146</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga634efa4e6ed7442a08dc6d9950c57c17">CLK_GetPMUWKSrc</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;{</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PMUSTS);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;}</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf6e37444161220040ef1753c2ba3a152"> 1167</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf6e37444161220040ef1753c2ba3a152">CLK_EnableSPDWKPin</a>(uint32_t u32Port, uint32_t u32Pin, uint32_t u32TriggerType, uint32_t u32DebounceEn)</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;{</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    uint32_t u32tmpAddr = 0UL;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    uint32_t u32tmpVal = 0UL;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">/* GPx Stand-by Power-down Wake-up Pin Select */</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    u32tmpAddr = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PASWKCTL;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    u32tmpAddr += (0x4UL * u32Port);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    u32tmpVal = <a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga71b02ca2239bebbd42d53d64f7c7b334">inpw</a>((uint32_t *)u32tmpAddr);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    u32tmpVal = (u32tmpVal &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaf668831bc168cb1c54ba7f7573af0e6e">CLK_PASWKCTL_WKPSEL_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c179ead6ddfa51c7baab22b57c573c8">CLK_PASWKCTL_PRWKEN_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gabb3f80986bc13d2019d0218af0e947d6">CLK_PASWKCTL_PFWKEN_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga181739d373b691e362a346d4f0a4ac5e">CLK_PASWKCTL_DBEN_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga99326dc657113376f935583cf6e5390b">CLK_PASWKCTL_WKEN_Msk</a>)) |</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                (u32Pin &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga9ddea22f009abb1d9c9175a01e414f99">CLK_PASWKCTL_WKPSEL_Pos</a>) | u32TriggerType | u32DebounceEn | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4990d3670815d423fd2596eec713a44">CLK_SPDWKPIN_ENABLE</a>;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga1a7f814366c290429d1d8d89848335e4">outpw</a>((uint32_t *)u32tmpAddr, u32tmpVal);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b"> 1188</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;{</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    uint32_t u32PllFreq = 0UL, u32PllReg;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    uint32_t u32FIN, u32NF, u32NR, u32NO;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    uint8_t au8NoTbl[4] = {1U, 2U, 2U, 4U};</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    u32PllReg = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">if</span>(u32PllReg &amp; (<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gab99fb13c0850fc7610ad9fff06f5ee36">CLK_PLLCTL_OE_Msk</a>))</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    {</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        u32PllFreq = 0UL;           <span class="comment">/* PLL is in power down mode or fix low */</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    }</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((u32PllReg &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga20b3d585d57f612ad18184d6fa756b2b">CLK_PLLCTL_BP_Msk</a>) == <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga20b3d585d57f612ad18184d6fa756b2b">CLK_PLLCTL_BP_Msk</a>)</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        <span class="keywordflow">if</span>((u32PllReg &amp; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        {</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            u32FIN = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;    <span class="comment">/* PLL source clock from HIRC */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        }</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;            u32FIN = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;     <span class="comment">/* PLL source clock from HXT */</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        u32PllFreq = u32FIN;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    }</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        <span class="keywordflow">if</span>((u32PllReg &amp; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>)</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;            u32FIN = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;    <span class="comment">/* PLL source clock from HIRC */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        }</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;        {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;            u32FIN = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;     <span class="comment">/* PLL source clock from HXT */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;        <span class="comment">/* PLL is output enabled in normal work mode */</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        u32NO = au8NoTbl[((u32PllReg &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7fad4f81cce78683c8e7171e716a0855">CLK_PLLCTL_OUTDIV_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga6a31719629350d0b9bd6b1eddf2284d6">CLK_PLLCTL_OUTDIV_Pos</a>)];</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        u32NF = ((u32PllReg &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c1c816113f27665220956d7b7479ab1">CLK_PLLCTL_FBDIV_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gacc9e77d930513902effd68a45e2a065f">CLK_PLLCTL_FBDIV_Pos</a>) + 2UL;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        u32NR = ((u32PllReg &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga52821bb553c6d718ba3b14dd87b1275a">CLK_PLLCTL_INDIV_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1f9f601744802ba2cdbda6ecfaaa42c3">CLK_PLLCTL_INDIV_Pos</a>) + 1UL;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="comment">/* u32FIN is shifted 2 bits to avoid overflow */</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        u32PllFreq = (((u32FIN &gt;&gt; 2) * u32NF) / (u32NR * u32NO) &lt;&lt; 2) * 2UL;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">return</span> u32PllFreq;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae9c1f714fe5383c0011da0485119238"> 1274</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae9c1f714fe5383c0011da0485119238">CLK_GetModuleClockSource</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;{</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    uint32_t u32sel = 0;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    uint32_t u32SelTbl[4] = {0x0, 0x4, 0x8, 0xC};</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="comment">/* Get clock source selection setting */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">if</span>(u32ModuleIdx == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga692820820959a34a41086ec66fecad8f">EPWM0_MODULE</a>)</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gae5bdb0f9d6c7ffc5d5ce7f43462e465d">CLK_CLKSEL2_EPWM0SEL_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gad7d9fdcbc59540400e0cb873c5ec558f">CLK_CLKSEL2_EPWM0SEL_Pos</a>);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32ModuleIdx == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9471260d60db550c0bc9da8a0c4ad583">EPWM1_MODULE</a>)</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga382b7bed6daa381d51e6fbde2e00ebfe">CLK_CLKSEL2_EPWM1SEL_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga9fef6a599d76ddc6027b51963126aeb4">CLK_CLKSEL2_EPWM1SEL_Pos</a>);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32ModuleIdx == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab9390807fb19ca925888c9425f9a7d38">BPWM0_MODULE</a>)</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaf71e3d577376ceddcbc8a192b9cc4962">CLK_CLKSEL2_BPWM0SEL_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga930766082ed770a75d43275de58769f1">CLK_CLKSEL2_BPWM0SEL_Pos</a>);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32ModuleIdx == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25cf45d1bef17f35555568ad37b04895">BPWM1_MODULE</a>)</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gac798c0224023a49306f7b984396c55c0">CLK_CLKSEL2_BPWM1SEL_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8ccebb7f7234589499f5395718f9434a">CLK_CLKSEL2_BPWM1SEL_Pos</a>);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;        <span class="comment">/* Get clock select control register address */</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;        u32sel = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 + (u32SelTbl[<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(u32ModuleIdx)]);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;        <span class="comment">/* Get clock source selection setting */</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32sel) &amp; (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx))) &gt;&gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;}</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9a2ed05442545ba9dd44194655f4f770"> 1323</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9a2ed05442545ba9dd44194655f4f770">CLK_GetModuleClockDivider</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;{</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    uint32_t u32div = 0;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    uint32_t u32DivTbl[4] = {0x0, 0x4, 0xc, 0x10};</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;        <span class="comment">/* Get clock divider control register address */</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 + (u32DivTbl[<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx)]);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;CSERVER &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga08461ca98ca33ce29e2f33caf4a28f68">SYS_CSERVER_VERSION_Msk</a>) == 0x1) <span class="comment">// M480LD</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;            <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(u32ModuleIdx) == 31U) <span class="comment">//EADC1</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV2;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(u32ModuleIdx) == 29U) <span class="comment">//I2S0</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                u32div = (uint32_t)&amp;<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV2;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;        }</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;        <span class="comment">/* Get clock divider number setting */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a>(u32div) &amp; (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx))) &gt;&gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    }</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; <span class="comment">/* end of group CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; <span class="comment">/* end of group CLK_Driver */</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaf668831bc168cb1c54ba7f7573af0e6e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaf668831bc168cb1c54ba7f7573af0e6e">CLK_PASWKCTL_WKPSEL_Msk</a></div><div class="ttdeci">#define CLK_PASWKCTL_WKPSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02871">clk_reg.h:2871</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga181739d373b691e362a346d4f0a4ac5e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga181739d373b691e362a346d4f0a4ac5e">CLK_PASWKCTL_DBEN_Msk</a></div><div class="ttdeci">#define CLK_PASWKCTL_DBEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02874">clk_reg.h:2874</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga388c5d1cebc81619cf3cf75b163626f1"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga388c5d1cebc81619cf3cf75b163626f1">CLK_PCLKDIV_APB1DIV_Msk</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02682">clk_reg.h:2682</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gac798c0224023a49306f7b984396c55c0"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gac798c0224023a49306f7b984396c55c0">CLK_CLKSEL2_BPWM1SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_BPWM1SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02571">clk_reg.h:2571</a></div></div>
<div class="ttc" id="group___i_o___r_o_u_t_i_n_e_html_ga0a55084dbbf73364945c75f214d3ac8e"><div class="ttname"><a href="group___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e">M32</a></div><div class="ttdeci">#define M32(addr)</div><div class="ttdoc">Get a 32-bit unsigned value from specified address.</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00492">M480.h:492</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00368">M480.h:368</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab239f645c4000659bf5d22d515fbfac0"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab239f645c4000659bf5d22d515fbfac0">CLK_PLLCTL_192MHz_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_192MHz_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00330">clk.h:330</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9ca821a58766f6c2d88caa9ad5072464"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ca821a58766f6c2d88caa9ad5072464">FREQ_192MHZ</a></div><div class="ttdeci">#define FREQ_192MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00038">clk.h:38</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga50d9b75a61acfaeca4eb6c772ecb8af6"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a></div><div class="ttdeci">#define CLK_CLKOCTL_CLKOEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02733">clk_reg.h:2733</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5c6a5be1eaec8564bade0b245da8abd4"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00048">clk.h:48</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable clock divider output module clock, enable clock divider output function and set ...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00053">clk.c:53</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga26407d9d4d142cc88bf9c51242474e5f"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga26407d9d4d142cc88bf9c51242474e5f">CLK_PMUCTL_PDMSEL_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_PDMSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02775">clk_reg.h:2775</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gabaac33502f1fd70f4030e50d0dc01338"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gabaac33502f1fd70f4030e50d0dc01338">CLK_PMUCTL_SRETSEL_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_SRETSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02781">clk_reg.h:2781</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1c727c6906b63601ca1a8a1fe7688eea"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02511">clk_reg.h:2511</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab9390807fb19ca925888c9425f9a7d38"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab9390807fb19ca925888c9425f9a7d38">BPWM0_MODULE</a></div><div class="ttdeci">#define BPWM0_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00420">clk.h:420</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga930766082ed770a75d43275de58769f1"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga930766082ed770a75d43275de58769f1">CLK_CLKSEL2_BPWM0SEL_Pos</a></div><div class="ttdeci">#define CLK_CLKSEL2_BPWM0SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02567">clk_reg.h:2567</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga3f6f2a7682c3b1378e24c1a6502df356"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00050">clk.h:50</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9cd97b3c51b0e80b0920d5ccfa66abe0"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9cd97b3c51b0e80b0920d5ccfa66abe0">CLK_PCLKDIV_APB0DIV_DIV4</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00304">clk.h:304</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga88e69a19487f66b5a4d335b71755e79f"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga88e69a19487f66b5a4d335b71755e79f">CLK_PMUCTL_WKPINEN4_Pos</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN4_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02807">clk_reg.h:2807</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga25cf45d1bef17f35555568ad37b04895"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25cf45d1bef17f35555568ad37b04895">BPWM1_MODULE</a></div><div class="ttdeci">#define BPWM1_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00421">clk.h:421</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab167ed8d1cab2030693da9c26e15489b"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab167ed8d1cab2030693da9c26e15489b">CLK_SPDSRETSEL_16K</a></div><div class="ttdeci">#define CLK_SPDSRETSEL_16K</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00519">clk.h:519</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga070795976a70f7def92c3ef3f330f162"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga070795976a70f7def92c3ef3f330f162">CLK_PMUCTL_WKPINEN4_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN4_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02808">clk_reg.h:2808</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gacea4ecb7326cb1f435835685d0b32829"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gacea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a></div><div class="ttdeci">#define CLK_CLKOCTL_DIV1EN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02735">clk_reg.h:2735</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaae9c1f714fe5383c0011da0485119238"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae9c1f714fe5383c0011da0485119238">CLK_GetModuleClockSource</a></div><div class="ttdeci">uint32_t CLK_GetModuleClockSource(uint32_t u32ModuleIdx)</div><div class="ttdoc">Get selected module clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01274">clk.c:1274</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaf71e3d577376ceddcbc8a192b9cc4962"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaf71e3d577376ceddcbc8a192b9cc4962">CLK_CLKSEL2_BPWM0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_BPWM0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02568">clk_reg.h:2568</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a></div><div class="ttdeci">#define MODULE_CLKSEL_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00346">clk.h:346</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga8644e22f7afef61f3ddb2eb695f920da"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga8644e22f7afef61f3ddb2eb695f920da">CLK_PCLKDIV_APB0DIV_Msk</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02679">clk_reg.h:2679</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga382b7bed6daa381d51e6fbde2e00ebfe"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga382b7bed6daa381d51e6fbde2e00ebfe">CLK_CLKSEL2_EPWM1SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_EPWM1SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02556">clk_reg.h:2556</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gab2e295468caaec89c1151cec80e8f634"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gab2e295468caaec89c1151cec80e8f634">SYS_IRCTCTL_FREQSEL_Msk</a></div><div class="ttdeci">#define SYS_IRCTCTL_FREQSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="sys__reg_8h_source.html#l05998">sys_reg.h:5998</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga96dfc456ec8b605ce1a0ee448c734cf0"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96dfc456ec8b605ce1a0ee448c734cf0">CLK_PCLKDIV_APB0DIV_DIV16</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_DIV16</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00306">clk.h:306</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7fad4f81cce78683c8e7171e716a0855"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7fad4f81cce78683c8e7171e716a0855">CLK_PLLCTL_OUTDIV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_OUTDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02691">clk_reg.h:2691</a></div></div>
<div class="ttc" id="_nu_micro_8h_html"><div class="ttname"><a href="_nu_micro_8h.html">NuMicro.h</a></div><div class="ttdoc">NuMicro peripheral access layer header file.</div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00367">M480.h:367</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga52821bb553c6d718ba3b14dd87b1275a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga52821bb553c6d718ba3b14dd87b1275a">CLK_PLLCTL_INDIV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_INDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02688">clk_reg.h:2688</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga6a31719629350d0b9bd6b1eddf2284d6"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga6a31719629350d0b9bd6b1eddf2284d6">CLK_PLLCTL_OUTDIV_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_OUTDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02690">clk_reg.h:2690</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga08461ca98ca33ce29e2f33caf4a28f68"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga08461ca98ca33ce29e2f33caf4a28f68">SYS_CSERVER_VERSION_Msk</a></div><div class="ttdeci">#define SYS_CSERVER_VERSION_Msk</div><div class="ttdef"><b>Definition:</b> <a href="sys__reg_8h_source.html#l06034">sys_reg.h:6034</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf4990d3670815d423fd2596eec713a44"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4990d3670815d423fd2596eec713a44">CLK_SPDWKPIN_ENABLE</a></div><div class="ttdeci">#define CLK_SPDWKPIN_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00512">clk.h:512</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga2c1c816113f27665220956d7b7479ab1"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga2c1c816113f27665220956d7b7479ab1">CLK_PLLCTL_FBDIV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_FBDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02685">clk_reg.h:2685</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">Disable clock divider output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00030">clk.c:30</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga827006264d3bf3871443550708c5261b"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga827006264d3bf3871443550708c5261b">CLK_PMUCTL_WKPINEN_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02790">clk_reg.h:2790</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8136bf46bff4db26fe2fa5b18db4af0c"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a></div><div class="ttdeci">#define FREQ_125MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00036">clk.h:36</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1f9f601744802ba2cdbda6ecfaaa42c3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1f9f601744802ba2cdbda6ecfaaa42c3">CLK_PLLCTL_INDIV_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_INDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02687">clk_reg.h:2687</a></div></div>
<div class="ttc" id="system___m480_8h_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___m480_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00021">system_M480.c:21</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gac94aaf459ce0d30103a58e7995c5f49e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HIRCSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02721">clk_reg.h:2721</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd9ef4d1628edbc0d163debb1b2eb637"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd9ef4d1628edbc0d163debb1b2eb637">CLK_PCLKDIV_APB0DIV_DIV1</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00302">clk.h:302</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">Enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00102">clk.c:102</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf6e37444161220040ef1753c2ba3a152"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf6e37444161220040ef1753c2ba3a152">CLK_EnableSPDWKPin</a></div><div class="ttdeci">void CLK_EnableSPDWKPin(uint32_t u32Port, uint32_t u32Pin, uint32_t u32TriggerType, uint32_t u32DebounceEn)</div><div class="ttdoc">Set specified GPIO as wake up source at Stand-by Power down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01167">clk.c:1167</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga04c349396e3a4d47b0eab52a9514ee83"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></div><div class="ttdeci">#define CLKO_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00384">clk.h:384</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaafdf64d81e90f2c0fb138f29b15ef045"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafdf64d81e90f2c0fb138f29b15ef045">CLK_PCLKDIV_APB1DIV_DIV4</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00309">clk.h:309</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gacf45302d812fd75afb9e16a5e7bf6a21"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacf45302d812fd75afb9e16a5e7bf6a21">CLK_PCLKDIV_APB1DIV_DIV1</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00307">clk.h:307</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga695f114b0eb66174c9c72ae567085364"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HIRCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02283">clk_reg.h:2283</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">Set HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00271">clk.c:271</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga3c28f92254cbfd23eeb6a8dd7ce2c9ae"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga3c28f92254cbfd23eeb6a8dd7ce2c9ae">CLK_PMUCTL_WKPINEN1_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN1_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02799">clk_reg.h:2799</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga764d2bd8e5cc6f81ed3896438221cb66"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK1Freq(void)</div><div class="ttdoc">Get PCLK1 frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00204">clk.c:204</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0bf065dee5f4f3ebefa851bedd5baa4e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00316">clk.h:316</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">Disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00608">clk.c:608</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gad240bbc4850784b671a3f546675fbe89"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gad240bbc4850784b671a3f546675fbe89">CLK_PMUCTL_WKPINEN3_Pos</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02804">clk_reg.h:2804</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga05b43f9775b946d78d652472a03f0d50"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00057">clk.h:57</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8e549d4e546643b1b3cf250e2e90647a"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK0Freq(void)</div><div class="ttdoc">Get PCLK0 frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00164">clk.c:164</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga9a2ed05442545ba9dd44194655f4f770"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9a2ed05442545ba9dd44194655f4f770">CLK_GetModuleClockDivider</a></div><div class="ttdeci">uint32_t CLK_GetModuleClockDivider(uint32_t u32ModuleIdx)</div><div class="ttdoc">Get selected module clock divider number.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01323">clk.c:1323</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gacc9e77d930513902effd68a45e2a065f"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gacc9e77d930513902effd68a45e2a065f">CLK_PLLCTL_FBDIV_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_FBDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02684">clk_reg.h:2684</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga518836865272018587a28f6d384915ee"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga518836865272018587a28f6d384915ee">CLK_STATUS_LIRCSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_LIRCSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02718">clk_reg.h:2718</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1e2de91cb63a55c02cec8f32b933d683"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02280">clk_reg.h:2280</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gad71f148c19ac70d3649e4c4b59683a70"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad71f148c19ac70d3649e4c4b59683a70">CLK_SPDSRETSEL_NO</a></div><div class="ttdeci">#define CLK_SPDSRETSEL_NO</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00518">clk.h:518</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga5eba281e3ae6d2e07714df01dbf35a0e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02508">clk_reg.h:2508</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac0bb06246cd2f57c0c1c100ddbef5e4e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0bb06246cd2f57c0c1c100ddbef5e4e">CLK_PCLKDIV_APB1DIV_DIV8</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_DIV8</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00310">clk.h:310</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga634efa4e6ed7442a08dc6d9950c57c17"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga634efa4e6ed7442a08dc6d9950c57c17">CLK_GetPMUWKSrc</a></div><div class="ttdeci">uint32_t CLK_GetPMUWKSrc(void)</div><div class="ttdoc">Get power manager wake up source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01146">clk.c:1146</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga9fef6a599d76ddc6027b51963126aeb4"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga9fef6a599d76ddc6027b51963126aeb4">CLK_CLKSEL2_EPWM1SEL_Pos</a></div><div class="ttdeci">#define CLK_CLKSEL2_EPWM1SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02555">clk_reg.h:2555</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">Get PLL clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01188">clk.c:1188</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga68463e4ea5c62de742b13a1c018577af"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02694">clk_reg.h:2694</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga8ccebb7f7234589499f5395718f9434a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga8ccebb7f7234589499f5395718f9434a">CLK_CLKSEL2_BPWM1SEL_Pos</a></div><div class="ttdeci">#define CLK_CLKSEL2_BPWM1SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02570">clk_reg.h:2570</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3b741523ec10a7229cba716184968da1"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b741523ec10a7229cba716184968da1">CLK_EnableDPDWKPin</a></div><div class="ttdeci">void CLK_EnableDPDWKPin(uint32_t u32TriggerType)</div><div class="ttdoc">Set Wake-up pin trigger type at Deep Power down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01099">clk.c:1099</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00503">clk.c:503</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">Enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00072">clk.c:72</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga870e2e8afdbc1c3627c9e7332b9e2c3f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00317">clk.h:317</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">Get CPU frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00257">clk.c:257</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga40f55f7813010d56ad39bfd5123a673c"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40f55f7813010d56ad39bfd5123a673c">CLK_PCLKDIV_APB0DIV_DIV8</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_DIV8</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00305">clk.h:305</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf0eccfb9a48a245bba6325e211b4ad0a"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0eccfb9a48a245bba6325e211b4ad0a">CLK_PMUCTL_PDMSEL_SPD1</a></div><div class="ttdeci">#define CLK_PMUCTL_PDMSEL_SPD1</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00437">clk.h:437</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gab99fb13c0850fc7610ad9fff06f5ee36"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gab99fb13c0850fc7610ad9fff06f5ee36">CLK_PLLCTL_OE_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_OE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02700">clk_reg.h:2700</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd693274238f70a5351e2f9e9af43caf"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a></div><div class="ttdeci">#define MODULE_IP_EN_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00351">clk.h:351</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">Disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00768">clk.c:768</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac15bdacf64db0f5cf836f12da86a56ce"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac15bdacf64db0f5cf836f12da86a56ce">CLK_SetPowerDownMode</a></div><div class="ttdeci">void CLK_SetPowerDownMode(uint32_t u32PDMode)</div><div class="ttdoc">Power-down mode selected.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01043">clk.c:1043</a></div></div>
<div class="ttc" id="group___i_o___r_o_u_t_i_n_e_html_ga71b02ca2239bebbd42d53d64f7c7b334"><div class="ttname"><a href="group___i_o___r_o_u_t_i_n_e.html#ga71b02ca2239bebbd42d53d64f7c7b334">inpw</a></div><div class="ttdeci">#define inpw(port)</div><div class="ttdoc">Get a 32-bit unsigned value from specified I/O port.</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00509">M480.h:509</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00333">clk.c:333</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00991">clk.c:991</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaeaea38131f5a6d44c686cc6d5e634493"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a></div><div class="ttdeci">#define MODULE_CLKDIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00348">clk.h:348</a></div></div>
<div class="ttc" id="system___m480_8h_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___m480_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00029">system_M480.c:29</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab72016bfc37d178f20aeb164b213eaf5"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a></div><div class="ttdeci">#define MODULE_CLKDIV_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00350">clk.h:350</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf78f0bf221a8dfbf0dc61fec9d688316"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a></div><div class="ttdeci">#define FREQ_500MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00041">clk.h:41</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga34235aeb4ed746b74b8c10d074f82e41"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00250">clk.h:250</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">Enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00685">clk.c:685</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaece48376de6a6e9090b8c394344e8636"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a></div><div class="ttdeci">#define MODULE_APBCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00344">clk.h:344</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga08a3e976ede43356ef1b1ee1781105b8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08a3e976ede43356ef1b1ee1781105b8">CLK_PCLKDIV_APB0DIV_DIV2</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB0DIV_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00303">clk.h:303</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaaeb1b69e33cdba81a982a58e826dadc"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a></div><div class="ttdeci">#define FREQ_50MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00032">clk.h:32</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd85866b3fa7a302a80aa94c2b394bb0"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a></div><div class="ttdeci">#define MODULE_CLKDIV_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00349">clk.h:349</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga69f27f2ee9e2a3a5792478057e7d8a96"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69f27f2ee9e2a3a5792478057e7d8a96">CLK_PCLKDIV_APB1DIV_DIV2</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00308">clk.h:308</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga492606bbf960885ea9f1532c365b803e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PDEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02298">clk_reg.h:2298</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaea1bc0247bd43d96f586b3d9e8cab256"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaea1bc0247bd43d96f586b3d9e8cab256">CLK_PMUCTL_WKPINEN3_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN3_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02805">clk_reg.h:2805</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga660c01f7fef782fdf710cb2dcb9f53a3"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga660c01f7fef782fdf710cb2dcb9f53a3">CLK_PMUCTL_PDMSEL_SPD0</a></div><div class="ttdeci">#define CLK_PMUCTL_PDMSEL_SPD0</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00436">clk.h:436</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga583af2e91633cb7c45397eabf1fc1dbc"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga583af2e91633cb7c45397eabf1fc1dbc">CLK_PLLCTL_192MHz_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_192MHz_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00336">clk.h:336</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaaa8ed8c3025ada1ae7c6cfb9fb5dac3f"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HXTSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02709">clk_reg.h:2709</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gabb3f80986bc13d2019d0218af0e947d6"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gabb3f80986bc13d2019d0218af0e947d6">CLK_PASWKCTL_PFWKEN_Msk</a></div><div class="ttdeci">#define CLK_PASWKCTL_PFWKEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02868">clk_reg.h:2868</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga692820820959a34a41086ec66fecad8f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga692820820959a34a41086ec66fecad8f">EPWM0_MODULE</a></div><div class="ttdeci">#define EPWM0_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00418">clk.h:418</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gae5bdb0f9d6c7ffc5d5ce7f43462e465d"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gae5bdb0f9d6c7ffc5d5ce7f43462e465d">CLK_CLKSEL2_EPWM0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_EPWM0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02553">clk_reg.h:2553</a></div></div>
<div class="ttc" id="system___m480_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___m480_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00033">system_M480.h:33</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00943">clk.c:943</a></div></div>
<div class="ttc" id="system___m480_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00036">system_M480.h:36</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00244">clk.c:244</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01022">clk.c:1022</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9471260d60db550c0bc9da8a0c4ad583"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9471260d60db550c0bc9da8a0c4ad583">EPWM1_MODULE</a></div><div class="ttdeci">#define EPWM1_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00419">clk.h:419</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf5588dcf5ec13a885715c1ae6fd4d8a1"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a></div><div class="ttdeci">#define MODULE_IP_EN_Pos_ENC(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00362">clk.h:362</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gad7d9fdcbc59540400e0cb873c5ec558f"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gad7d9fdcbc59540400e0cb873c5ec558f">CLK_CLKSEL2_EPWM0SEL_Pos</a></div><div class="ttdeci">#define CLK_CLKSEL2_EPWM0SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02552">clk_reg.h:2552</a></div></div>
<div class="ttc" id="group___i_o___r_o_u_t_i_n_e_html_ga1a7f814366c290429d1d8d89848335e4"><div class="ttname"><a href="group___i_o___r_o_u_t_i_n_e.html#ga1a7f814366c290429d1d8d89848335e4">outpw</a></div><div class="ttdeci">#define outpw(port, value)</div><div class="ttdoc">Set a 32-bit unsigned value to specified I/O port.</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00501">M480.h:501</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1c179ead6ddfa51c7baab22b57c573c8"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1c179ead6ddfa51c7baab22b57c573c8">CLK_PASWKCTL_PRWKEN_Msk</a></div><div class="ttdeci">#define CLK_PASWKCTL_PRWKEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02865">clk_reg.h:2865</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga20b3d585d57f612ad18184d6fa756b2b"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga20b3d585d57f612ad18184d6fa756b2b">CLK_PLLCTL_BP_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_BP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02697">clk_reg.h:2697</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaf80bf7dfd0a5d0f0feb59f2832680bdd"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaf80bf7dfd0a5d0f0feb59f2832680bdd">CLK_PMUCTL_WKPINEN2_Pos</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02801">clk_reg.h:2801</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9b25b61e468527aaaa7f38f09e48121e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a></div><div class="ttdeci">#define MODULE_CLKSEL_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00347">clk.h:347</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga13ae4c2b892a579b73ac2bbb2cb803b4"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga13ae4c2b892a579b73ac2bbb2cb803b4">CLK_PMUCTL_WKPINEN2_Msk</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN2_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02802">clk_reg.h:2802</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2ba0e54c58638770ff47160b4092ab7d"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></div><div class="ttdeci">#define MODULE_NoMsk</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00352">clk.h:352</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga99326dc657113376f935583cf6e5390b"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga99326dc657113376f935583cf6e5390b">CLK_PASWKCTL_WKEN_Msk</a></div><div class="ttdeci">#define CLK_PASWKCTL_WKEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02862">clk_reg.h:2862</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">Get external low speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00143">clk.c:143</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga997b6b0ce40b6d6486e56fb47e7de82d"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02277">clk_reg.h:2277</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">Enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00592">clk.c:592</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1c44e7f834fd3951e095785b4b9b90b3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLKDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02616">clk_reg.h:2616</a></div></div>
<div class="ttc" id="system___m480_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00029">system_M480.h:29</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafbcd006f65cef4b22d0d1bca3b1afef3"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a></div><div class="ttdeci">#define MODULE_CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00345">clk.h:345</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div><div class="ttdoc">Set SysTick clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00575">clk.c:575</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac2f1189659168ec12e5133a6bc0cd831"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f1189659168ec12e5133a6bc0cd831">CLK_PCLKDIV_APB1DIV_DIV16</a></div><div class="ttdeci">#define CLK_PCLKDIV_APB1DIV_DIV16</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00311">clk.h:311</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00961">clk.c:961</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">Set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00790">clk.c:790</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga0d6812b9fd2da2fd4af293d6b443f06c"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LIRCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02286">clk_reg.h:2286</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gacc45b055c29260527f67b2087825f428"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gacc45b055c29260527f67b2087825f428">CLK_PMUCTL_WKPINEN1_Pos</a></div><div class="ttdeci">#define CLK_PMUCTL_WKPINEN1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02798">clk_reg.h:2798</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga9ddea22f009abb1d9c9175a01e414f99"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga9ddea22f009abb1d9c9175a01e414f99">CLK_PASWKCTL_WKPSEL_Pos</a></div><div class="ttdeci">#define CLK_PASWKCTL_WKPSEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02870">clk_reg.h:2870</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">Get external high speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00120">clk.c:120</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga3ef71a44503651f682161d4213032875"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_PLLSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02715">clk_reg.h:2715</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 7 2020 09:26:13 for M480 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
