{
  "design": {
    "design_info": {
      "boundary_crc": "0xA7B5AD4851FEF47D",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../lab 10.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "lab_10_Modulo10Count_0": "",
      "lab_10_BCDtoSevenSeg_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": ""
    },
    "ports": {
      "a": {
        "direction": "O"
      },
      "b": {
        "direction": "O"
      },
      "c": {
        "direction": "O"
      },
      "d": {
        "direction": "O"
      },
      "e": {
        "direction": "O"
      },
      "f": {
        "direction": "O"
      },
      "g": {
        "direction": "O"
      },
      "disp_right": {
        "direction": "O"
      },
      "disp_left": {
        "direction": "O"
      },
      "disp_midright": {
        "direction": "O"
      },
      "disp_midleft": {
        "direction": "O"
      },
      "cnt_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_cnt_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "cnt_en": {
        "direction": "I"
      },
      "tc": {
        "direction": "O"
      }
    },
    "components": {
      "lab_10_Modulo10Count_0": {
        "vlnv": "xilinx.com:module_ref:lab_10_Modulo10Counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lab_10_Modulo10Count_0_0",
        "xci_path": "ip\\design_1_lab_10_Modulo10Count_0_0\\design_1_lab_10_Modulo10Count_0_0.xci",
        "inst_hier_path": "lab_10_Modulo10Count_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lab_10_Modulo10Counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_cnt_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "cnt_en": {
            "direction": "I"
          },
          "cnt_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "cnt_tc": {
            "direction": "O"
          }
        }
      },
      "lab_10_BCDtoSevenSeg_0": {
        "vlnv": "xilinx.com:module_ref:lab_10_BCDtoSevenSegment:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lab_10_BCDtoSevenSeg_0_0",
        "xci_path": "ip\\design_1_lab_10_BCDtoSevenSeg_0_0\\design_1_lab_10_BCDtoSevenSeg_0_0.xci",
        "inst_hier_path": "lab_10_BCDtoSevenSeg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lab_10_BCDtoSevenSegment",
          "boundary_crc": "0x0"
        },
        "ports": {
          "B3": {
            "direction": "I"
          },
          "B2": {
            "direction": "I"
          },
          "B1": {
            "direction": "I"
          },
          "B0": {
            "direction": "I"
          },
          "a": {
            "direction": "O"
          },
          "b": {
            "direction": "O"
          },
          "c": {
            "direction": "O"
          },
          "d": {
            "direction": "O"
          },
          "e": {
            "direction": "O"
          },
          "f": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "disp_right": {
            "direction": "O"
          },
          "disp_left": {
            "direction": "O"
          },
          "disp_midright": {
            "direction": "O"
          },
          "disp_midleft": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip\\design_1_xlslice_1_0\\design_1_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_2_0",
        "xci_path": "ip\\design_1_xlslice_2_0\\design_1_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_3_0",
        "xci_path": "ip\\design_1_xlslice_3_0\\design_1_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "cnt_clk_0_1": {
        "ports": [
          "cnt_clk",
          "lab_10_Modulo10Count_0/cnt_clk"
        ]
      },
      "cnt_en_0_1": {
        "ports": [
          "cnt_en",
          "lab_10_Modulo10Count_0/cnt_en"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_a": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/a",
          "a"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_b": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/b",
          "b"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_c": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/c",
          "c"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_d": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/d",
          "d"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_disp_left": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/disp_left",
          "disp_left"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_disp_midleft": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/disp_midleft",
          "disp_midleft"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_disp_midright": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/disp_midright",
          "disp_midright"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_disp_right": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/disp_right",
          "disp_right"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_e": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/e",
          "e"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_f": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/f",
          "f"
        ]
      },
      "lab_10_BCDtoSevenSeg_0_g": {
        "ports": [
          "lab_10_BCDtoSevenSeg_0/g",
          "g"
        ]
      },
      "lab_10_Modulo10Count_0_cnt_out": {
        "ports": [
          "lab_10_Modulo10Count_0/cnt_out",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din"
        ]
      },
      "lab_10_Modulo10Count_0_cnt_tc": {
        "ports": [
          "lab_10_Modulo10Count_0/cnt_tc",
          "tc"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "lab_10_BCDtoSevenSeg_0/B3"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "lab_10_BCDtoSevenSeg_0/B2"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "lab_10_BCDtoSevenSeg_0/B1"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "lab_10_BCDtoSevenSeg_0/B0"
        ]
      }
    }
  }
}