<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='343' type='uint16_t'/>
<offset>16</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3229' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser20validateMIMGAddrSizeERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='517' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='555' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='158' u='r' c='_ZN12_GLOBAL__N_111getVmemTypeERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4098' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='396' u='r' c='_ZN12_GLOBAL__N_115getInstSubclassEjRKN4llvm11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='441' u='r' c='_ZN12_GLOBAL__N_17getRegsEjRKN4llvm11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='287' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='133' u='r' c='_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='139' u='r' c='_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj'/>
