{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79929,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000713092,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000438261,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000116345,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000438261,
	"finish__design__instance__count__class:buffer": 20,
	"finish__design__instance__area__class:buffer": 185.178,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 466.698,
	"finish__design__instance__count__class:timing_repair_buffer": 42,
	"finish__design__instance__area__class:timing_repair_buffer": 207.699,
	"finish__design__instance__count__class:inverter": 12,
	"finish__design__instance__area__class:inverter": 52.5504,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 132.627,
	"finish__design__instance__count__class:sequential_cell": 146,
	"finish__design__instance__area__class:sequential_cell": 4301.63,
	"finish__design__instance__count__class:multi_input_combinational_cell": 229,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3341.96,
	"finish__design__instance__count": 481,
	"finish__design__instance__area": 8688.33,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.24461,
	"finish__clock__skew__setup": 0.00641312,
	"finish__clock__skew__hold": 0.00641312,
	"finish__timing__drv__max_slew_limit": 0.527478,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.841835,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0038556,
	"finish__power__switching__total": 0.00252379,
	"finish__power__leakage__total": 3.09918e-09,
	"finish__power__total": 0.0063794,
	"finish__design__io": 42,
	"finish__design__die__area": 18494.6,
	"finish__design__core__area": 17416.7,
	"finish__design__instance__count": 706,
	"finish__design__instance__area": 8969.85,
	"finish__design__instance__count__stdcell": 706,
	"finish__design__instance__area__stdcell": 8969.85,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.515014,
	"finish__design__instance__utilization__stdcell": 0.515014,
	"finish__design__rows": 48,
	"finish__design__rows:unithd": 48,
	"finish__design__sites": 13920,
	"finish__design__sites:unithd": 13920,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}