Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 18:26:21 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.064ns  (required time - arrival time)
  Source:                 calculating_ray/cameraXMultiply/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            calculating_ray/rayDirX_recip/bu_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 10.498ns (69.543%)  route 4.598ns (30.457%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 11.971 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1901, routed)        1.658    -0.871    calculating_ray/clk_pixel
    DSP48_X1Y4           DSP48E1                                      r  calculating_ray/cameraXMultiply/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     3.138 f  calculating_ray/cameraXMultiply/P[24]
                         net (fo=2, routed)           0.908     4.046    calculating_ray/cameraXMultiply__0[24]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.170 r  calculating_ray/stepX2_i_7/O
                         net (fo=1, routed)           0.000     4.170    calculating_ray/stepX2_i_7_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.703 r  calculating_ray/stepX2_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.703    calculating_ray/stepX2_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.026 r  calculating_ray/stepX2_i_1/O[1]
                         net (fo=2, routed)           0.695     5.720    calculating_ray/B[12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_B[12]_P[9])
                                                      3.838     9.558 r  calculating_ray/stepX2/P[9]
                         net (fo=1, routed)           0.826    10.385    controller/P[1]
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.509 r  controller/xpm_fifo_axis_inst_i_19/O
                         net (fo=1, routed)           0.000    10.509    controller/xpm_fifo_axis_inst_i_19_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.059 r  controller/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.059    controller/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  controller/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.173    controller/xpm_fifo_axis_inst_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  controller/xpm_fifo_axis_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.287    controller/xpm_fifo_axis_inst_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.509 r  controller/sig_diff_reg_i_1/O[0]
                         net (fo=3, routed)           0.704    12.213    controller/s_axis_tdata[28]
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.299    12.512 r  controller/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.796    13.308    controller/FSM_sequential_state[0]_i_6_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  controller/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           0.161    13.593    calculating_ray/rayDirX_recip/FSM_sequential_state_reg[0]_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124    13.717 r  calculating_ray/rayDirX_recip/bu[14]_i_1/O
                         net (fo=16, routed)          0.508    14.225    calculating_ray/rayDirX_recip/sig_diff_0
    SLICE_X58Y12         FDRE                                         r  calculating_ray/rayDirX_recip/bu_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1901, routed)        1.514    11.971    calculating_ray/rayDirX_recip/clk_pixel
    SLICE_X58Y12         FDRE                                         r  calculating_ray/rayDirX_recip/bu_reg[12]/C
                         clock pessimism              0.562    12.533    
                         clock uncertainty           -0.168    12.365    
    SLICE_X58Y12         FDRE (Setup_fdre_C_CE)      -0.205    12.160    calculating_ray/rayDirX_recip/bu_reg[12]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -2.064    




