{
  "name": "ostd::<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::rsi",
  "span": "ostd/src/arch/x86/cpu/context/tdx.rs:64:5: 64:27",
  "mir": "fn ostd::<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::rsi(_1: &arch::cpu::context::tdx::GeneralRegsWrapper<'_>) -> usize {\n    let mut _0: usize;\n    let mut _2: &mut arch::cpu::context::GeneralRegs;\n    debug self => _1;\n    bb0: {\n        _2 = ((*_1).0: &mut arch::cpu::context::GeneralRegs);\n        _0 = ((*_2).4: usize);\n        return;\n    }\n}\n"
}