{
  "cells": [
    {
      "cell_type": "markdown",
      "id": "326fcfe4",
      "metadata": {},
      "source": [
        "# Chapter 4.3"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "4239172e",
      "metadata": {},
      "source": [
        "## Loop Statements\n",
        "\n",
        "SystemVerilog provides several loop constructs for different use cases."
      ]
    },
    {
      "cell_type": "markdown",
      "id": "b172dbe6",
      "metadata": {},
      "source": [
        "## for Loop\n",
        "\n",
        "The `for` loop is used when the number of iterations is known.\n",
        "\n",
        "```systemverilog\n",
        "for (initialization; condition; increment) begin\n",
        "    // statements\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "90255b21",
      "metadata": {},
      "source": [
        "### Example 6: Parallel-to-Serial Converter"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 7,
      "id": "59ed08f4",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// parallel_to_serial.sv\n",
              "module parallel_to_serial(\n",
              "    input logic clk, rst_n, load,\n",
              "    input logic [7:0] parallel_in,\n",
              "    output logic serial_out, done\n",
              ");\n",
              "    logic [7:0] shift_reg;\n",
              "    logic [2:0] count;\n",
              "    \n",
              "    always_ff @(posedge clk or negedge rst_n) begin\n",
              "        if (!rst_n) begin\n",
              "            shift_reg <= 8'h00;\n",
              "            count <= 3'd0;\n",
              "        end else if (load) begin\n",
              "            shift_reg <= parallel_in;\n",
              "            count <= 3'd0;\n",
              "        end else if (count < 3'd7) begin\n",
              "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
              "            count <= count + 1'b1;\n",
              "        end\n",
              "    end\n",
              "    \n",
              "    assign serial_out = shift_reg[7];\n",
              "    assign done = (count == 3'd7);\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// parallel_to_serial_testbench.sv\n",
              "module parallel_to_serial_testbench;\n",
              "    // Testbench signals\n",
              "    logic clk, rst_n, load;\n",
              "    logic [7:0] parallel_in;\n",
              "    logic serial_out, done;\n",
              "    \n",
              "    // Clock generation\n",
              "    initial begin\n",
              "        clk = 0;\n",
              "        forever #5 clk = ~clk;  // 10ns period clock\n",
              "    end\n",
              "    \n",
              "    // Instantiate the design under test\n",
              "    parallel_to_serial DUT (\n",
              "        .clk(clk),\n",
              "        .rst_n(rst_n),\n",
              "        .load(load),\n",
              "        .parallel_in(parallel_in),\n",
              "        .serial_out(serial_out),\n",
              "        .done(done)\n",
              "    );\n",
              "    \n",
              "    // Task to display current state\n",
              "    task display_state(string description);\n",
              "        $display(\"%s\", description);\n",
              "        $display(\"Time: %4t | Load: %b | Parallel_in: %8b (%02h) | Serial_out: %b | Done: %b | Count: %d | Shift_reg: %8b\", \n",
              "                 $time, load, parallel_in, parallel_in, serial_out, done, DUT.count, DUT.shift_reg);\n",
              "        $display(\"---------------------------------------------------------\");\n",
              "    endtask\n",
              "    \n",
              "    // Test stimulus\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"parallel_to_serial_testbench.vcd\");\n",
              "        $dumpvars(0, parallel_to_serial_testbench);\n",
              "        \n",
              "        $display(\"Starting Parallel-to-Serial Converter Test\");\n",
              "        $display(\"==========================================\");\n",
              "        $display();\n",
              "        \n",
              "        // Initialize signals\n",
              "        rst_n = 0;\n",
              "        load = 0;\n",
              "        parallel_in = 8'h00;\n",
              "        \n",
              "        // Reset test\n",
              "        #10;\n",
              "        display_state(\"After Reset:\");\n",
              "        \n",
              "        // Release reset\n",
              "        rst_n = 1;\n",
              "        #10;\n",
              "        display_state(\"Reset Released:\");\n",
              "        \n",
              "        // Test 1: Load pattern 10101010 (0xAA)\n",
              "        $display(\"\\n=== TEST 1: Converting 0xAA (10101010) ===\");\n",
              "        parallel_in = 8'hAA;\n",
              "        load = 1;\n",
              "        #10;\n",
              "        display_state(\"Data Loaded:\");\n",
              "        \n",
              "        load = 0;\n",
              "        \n",
              "        // Shift out all 8 bits\n",
              "        for (int i = 0; i < 8; i++) begin\n",
              "            #10;\n",
              "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
              "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
              "        end\n",
              "        \n",
              "        #10;\n",
              "        display_state(\"After all bits shifted:\");\n",
              "        \n",
              "        // Test 2: Load pattern 11110000 (0xF0)\n",
              "        $display(\"\\n=== TEST 2: Converting 0xF0 (11110000) ===\");\n",
              "        parallel_in = 8'hF0;\n",
              "        load = 1;\n",
              "        #10;\n",
              "        display_state(\"Data Loaded:\");\n",
              "        \n",
              "        load = 0;\n",
              "        \n",
              "        // Shift out all 8 bits\n",
              "        for (int i = 0; i < 8; i++) begin\n",
              "            #10;\n",
              "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
              "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
              "        end\n",
              "        \n",
              "        #10;\n",
              "        display_state(\"After all bits shifted:\");\n",
              "        \n",
              "        // Test 3: Load new data while shifting (should restart)\n",
              "        $display(\"\\n=== TEST 3: Load during shifting (0x55 then 0x33) ===\");\n",
              "        parallel_in = 8'h55;  // 01010101\n",
              "        load = 1;\n",
              "        #10;\n",
              "        display_state(\"First Data Loaded (0x55):\");\n",
              "        \n",
              "        load = 0;\n",
              "        \n",
              "        // Shift a few bits\n",
              "        #10;\n",
              "        $display(\"After 1 shift: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
              "                 serial_out, DUT.count, DUT.shift_reg);\n",
              "        #10;\n",
              "        $display(\"After 2 shifts: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
              "                 serial_out, DUT.count, DUT.shift_reg);\n",
              "        \n",
              "        // Load new data while shifting\n",
              "        parallel_in = 8'h33;  // 00110011\n",
              "        load = 1;\n",
              "        #10;\n",
              "        display_state(\"New Data Loaded (0x33) - Should restart:\");\n",
              "        \n",
              "        load = 0;\n",
              "        \n",
              "        // Continue shifting the new data\n",
              "        for (int i = 0; i < 8; i++) begin\n",
              "            #10;\n",
              "            $display(\"Cycle %d: Serial_out = %b, Done = %b, Count = %d, Shift_reg = %8b\", \n",
              "                     i+1, serial_out, done, DUT.count, DUT.shift_reg);\n",
              "        end\n",
              "        \n",
              "        // Test 4: Reset during operation\n",
              "        $display(\"\\n=== TEST 4: Reset during shifting ===\");\n",
              "        parallel_in = 8'hC3;  // 11000011\n",
              "        load = 1;\n",
              "        #10;\n",
              "        display_state(\"Data Loaded (0xC3):\");\n",
              "        \n",
              "        load = 0;\n",
              "        \n",
              "        // Shift a few bits\n",
              "        #10;\n",
              "        #10;\n",
              "        #10;\n",
              "        $display(\"After 3 shifts: Serial_out = %b, Count = %d, Shift_reg = %8b\", \n",
              "                 serial_out, DUT.count, DUT.shift_reg);\n",
              "        \n",
              "        // Reset during operation\n",
              "        rst_n = 0;\n",
              "        #10;\n",
              "        display_state(\"Reset Applied During Operation:\");\n",
              "        \n",
              "        rst_n = 1;\n",
              "        #10;\n",
              "        display_state(\"Reset Released:\");\n",
              "        \n",
              "        $display(\"\\n==========================================\");\n",
              "        $display(\"Test completed!\");\n",
              "        \n",
              "        #20;\n",
              "        $finish;\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Starting Parallel-to-Serial Converter Test\n",
            "==========================================\n",
            "\n",
            "After Reset:\n",
            "Time:   10 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "Reset Released:\n",
            "Time:   20 | Load: 0 | Parallel_in: 00000000 (00) | Serial_out: 0 | Done: 0 |\n",
            "Count: 1 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "\n",
            "=== TEST 1: Converting 0xAA (10101010) ===\n",
            "Data Loaded:\n",
            "Time:   30 | Load: 1 | Parallel_in: 10101010 (aa) | Serial_out: 1 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 10101010\n",
            "---------------------------------------------------------\n",
            "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01010100\n",
            "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 10101000\n",
            "Cycle           3: Serial_out = 0, Done = 0, Count = 3, Shift_reg = 01010000\n",
            "Cycle           4: Serial_out = 1, Done = 0, Count = 4, Shift_reg = 10100000\n",
            "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01000000\n",
            "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 10000000\n",
            "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
            "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
            "After all bits shifted:\n",
            "Time:  120 | Load: 0 | Parallel_in: 10101010 (aa) | Serial_out: 0 | Done: 1 |\n",
            "Count: 7 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "\n",
            "=== TEST 2: Converting 0xF0 (11110000) ===\n",
            "Data Loaded:\n",
            "Time:  130 | Load: 1 | Parallel_in: 11110000 (f0) | Serial_out: 1 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 11110000\n",
            "---------------------------------------------------------\n",
            "Cycle           1: Serial_out = 1, Done = 0, Count = 1, Shift_reg = 11100000\n",
            "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11000000\n",
            "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10000000\n",
            "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00000000\n",
            "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 00000000\n",
            "Cycle           6: Serial_out = 0, Done = 0, Count = 6, Shift_reg = 00000000\n",
            "Cycle           7: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
            "Cycle           8: Serial_out = 0, Done = 1, Count = 7, Shift_reg = 00000000\n",
            "After all bits shifted:\n",
            "Time:  220 | Load: 0 | Parallel_in: 11110000 (f0) | Serial_out: 0 | Done: 1 |\n",
            "Count: 7 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "\n",
            "=== TEST 3: Load during shifting (0x55 then 0x33) ===\n",
            "First Data Loaded (0x55):\n",
            "Time:  230 | Load: 1 | Parallel_in: 01010101 (55) | Serial_out: 0 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 01010101\n",
            "---------------------------------------------------------\n",
            "After 1 shift: Serial_out = 1, Count = 1, Shift_reg = 10101010\n",
            "After 2 shifts: Serial_out = 0, Count = 2, Shift_reg = 01010100\n",
            "New Data Loaded (0x33) - Should restart:\n",
            "Time:  260 | Load: 1 | Parallel_in: 00110011 (33) | Serial_out: 0 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 00110011\n",
            "---------------------------------------------------------\n",
            "Cycle           1: Serial_out = 0, Done = 0, Count = 1, Shift_reg = 01100110\n",
            "Cycle           2: Serial_out = 1, Done = 0, Count = 2, Shift_reg = 11001100\n",
            "Cycle           3: Serial_out = 1, Done = 0, Count = 3, Shift_reg = 10011000\n",
            "Cycle           4: Serial_out = 0, Done = 0, Count = 4, Shift_reg = 00110000\n",
            "Cycle           5: Serial_out = 0, Done = 0, Count = 5, Shift_reg = 01100000\n",
            "Cycle           6: Serial_out = 1, Done = 0, Count = 6, Shift_reg = 11000000\n",
            "Cycle           7: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
            "Cycle           8: Serial_out = 1, Done = 1, Count = 7, Shift_reg = 10000000\n",
            "\n",
            "=== TEST 4: Reset during shifting ===\n",
            "Data Loaded (0xC3):\n",
            "Time:  350 | Load: 1 | Parallel_in: 11000011 (c3) | Serial_out: 1 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 11000011\n",
            "---------------------------------------------------------\n",
            "After 3 shifts: Serial_out = 0, Count = 3, Shift_reg = 00011000\n",
            "Reset Applied During Operation:\n",
            "Time:  390 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
            "Count: 0 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "Reset Released:\n",
            "Time:  400 | Load: 0 | Parallel_in: 11000011 (c3) | Serial_out: 0 | Done: 0 |\n",
            "Count: 1 | Shift_reg: 00000000\n",
            "---------------------------------------------------------\n",
            "\n",
            "==========================================\n",
            "Test completed!\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_6__parallel_to_serial/obj_dir directory...\n",
            "Chapter_4_examples/example_6__parallel_to_serial/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 7,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_6__parallel_to_serial/\"\n",
        "files = [\"parallel_to_serial.sv\", \"parallel_to_serial_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "470b06ed",
      "metadata": {},
      "source": [
        "### Example: Generate Loop for Parameterized Design"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 8,
      "id": "6ad69505",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// ripple_carry_adder.sv\n",
              "\n",
              "// Full adder module (building block)\n",
              "module full_adder(\n",
              "    input logic a, b, cin,\n",
              "    output logic sum, cout\n",
              ");\n",
              "    assign sum = a ^ b ^ cin;\n",
              "    assign cout = (a & b) | (a & cin) | (b & cin);\n",
              "endmodule\n",
              "\n",
              "// Ripple carry adder using generate block\n",
              "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
              "    input logic [WIDTH-1:0] a, b,\n",
              "    input logic cin,\n",
              "    output logic [WIDTH-1:0] sum,\n",
              "    output logic cout\n",
              ");\n",
              "    logic [WIDTH:0] carry;\n",
              "    \n",
              "    assign carry[0] = cin;\n",
              "    \n",
              "    generate\n",
              "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
              "            full_adder fa (\n",
              "                .a(a[i]),\n",
              "                .b(b[i]),\n",
              "                .cin(carry[i]),\n",
              "                .sum(sum[i]),\n",
              "                .cout(carry[i+1])\n",
              "            );\n",
              "        end\n",
              "    endgenerate\n",
              "    \n",
              "    assign cout = carry[WIDTH];\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// ripple_carry_adder_testbench.sv\n",
              "module ripple_carry_adder_testbench;\n",
              "    // Parameters for different width testing\n",
              "    parameter WIDTH_8 = 8;\n",
              "    parameter WIDTH_4 = 4;\n",
              "    \n",
              "    // Testbench signals for 8-bit adder\n",
              "    logic [WIDTH_8-1:0] a8, b8, sum8;\n",
              "    logic cin8, cout8;\n",
              "    \n",
              "    // Testbench signals for 4-bit adder\n",
              "    logic [WIDTH_4-1:0] a4, b4, sum4;\n",
              "    logic cin4, cout4;\n",
              "    \n",
              "    // Expected results\n",
              "    logic [WIDTH_8:0] expected_result8;\n",
              "    logic [WIDTH_4:0] expected_result4;\n",
              "    \n",
              "    // Instantiate 8-bit ripple carry adder\n",
              "    ripple_carry_adder #(.WIDTH(WIDTH_8)) DUT_8bit (\n",
              "        .a(a8),\n",
              "        .b(b8),\n",
              "        .cin(cin8),\n",
              "        .sum(sum8),\n",
              "        .cout(cout8)\n",
              "    );\n",
              "    \n",
              "    // Instantiate 4-bit ripple carry adder\n",
              "    ripple_carry_adder #(.WIDTH(WIDTH_4)) DUT_4bit (\n",
              "        .a(a4),\n",
              "        .b(b4),\n",
              "        .cin(cin4),\n",
              "        .sum(sum4),\n",
              "        .cout(cout4)\n",
              "    );\n",
              "    \n",
              "    // Task to test 8-bit adder\n",
              "    task test_8bit_adder(logic [7:0] test_a, logic [7:0] test_b, logic test_cin, string description);\n",
              "        a8 = test_a;\n",
              "        b8 = test_b;\n",
              "        cin8 = test_cin;\n",
              "        expected_result8 = {1'b0, test_a} + {1'b0, test_b} + {8'b0, test_cin};\n",
              "        #1; // Wait for combinational logic\n",
              "        \n",
              "        $display(\"8-bit Test: %s\", description);\n",
              "        $display(\"  A = %8b (%3d), B = %8b (%3d), Cin = %b\", a8, a8, b8, b8, cin8);\n",
              "        $display(\"  Sum = %8b (%3d), Cout = %b\", sum8, sum8, cout8);\n",
              "        $display(\"  Expected: %9b (%3d)\", expected_result8, expected_result8);\n",
              "        $display(\"  Result: %s\", ({cout8, sum8} == expected_result8) ? \"PASS\" : \"FAIL\");\n",
              "        $display(\"  Carry chain: %b\", DUT_8bit.carry);\n",
              "        $display();\n",
              "    endtask\n",
              "    \n",
              "    // Task to test 4-bit adder\n",
              "    task test_4bit_adder(logic [3:0] test_a, logic [3:0] test_b, logic test_cin, string description);\n",
              "        a4 = test_a;\n",
              "        b4 = test_b;\n",
              "        cin4 = test_cin;\n",
              "        expected_result4 = {1'b0, test_a} + {1'b0, test_b} + {4'b0, test_cin};\n",
              "        #1; // Wait for combinational logic\n",
              "        \n",
              "        $display(\"4-bit Test: %s\", description);\n",
              "        $display(\"  A = %4b (%2d), B = %4b (%2d), Cin = %b\", a4, a4, b4, b4, cin4);\n",
              "        $display(\"  Sum = %4b (%2d), Cout = %b\", sum4, sum4, cout4);\n",
              "        $display(\"  Expected: %5b (%2d)\", expected_result4, expected_result4);\n",
              "        $display(\"  Result: %s\", ({cout4, sum4} == expected_result4) ? \"PASS\" : \"FAIL\");\n",
              "        $display(\"  Carry chain: %b\", DUT_4bit.carry);\n",
              "        $display();\n",
              "    endtask\n",
              "    \n",
              "    // Test stimulus\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"ripple_carry_adder_testbench.vcd\");\n",
              "        $dumpvars(0, ripple_carry_adder_testbench);\n",
              "        \n",
              "        $display(\"Starting Ripple Carry Adder Test\");\n",
              "        $display(\"================================\");\n",
              "        $display();\n",
              "        \n",
              "        // === 8-BIT ADDER TESTS ===\n",
              "        $display(\"=== 8-BIT RIPPLE CARRY ADDER TESTS ===\");\n",
              "        $display();\n",
              "        \n",
              "        // Basic addition tests\n",
              "        test_8bit_adder(8'd0, 8'd0, 1'b0, \"Zero + Zero\");\n",
              "        test_8bit_adder(8'd15, 8'd10, 1'b0, \"15 + 10\");\n",
              "        test_8bit_adder(8'd255, 8'd0, 1'b0, \"255 + 0\");\n",
              "        test_8bit_adder(8'd128, 8'd127, 1'b0, \"128 + 127\");\n",
              "        \n",
              "        // Test with carry in\n",
              "        test_8bit_adder(8'd100, 8'd50, 1'b1, \"100 + 50 + 1 (with carry in)\");\n",
              "        test_8bit_adder(8'd255, 8'd255, 1'b1, \"255 + 255 + 1 (maximum with carry)\");\n",
              "        \n",
              "        // Overflow tests\n",
              "        test_8bit_adder(8'd255, 8'd1, 1'b0, \"255 + 1 (overflow)\");\n",
              "        test_8bit_adder(8'd200, 8'd100, 1'b0, \"200 + 100 (overflow)\");\n",
              "        \n",
              "        // Pattern tests\n",
              "        test_8bit_adder(8'b10101010, 8'b01010101, 1'b0, \"Alternating patterns\");\n",
              "        test_8bit_adder(8'b11110000, 8'b00001111, 1'b0, \"Complementary patterns\");\n",
              "        \n",
              "        $display(\"=== 4-BIT RIPPLE CARRY ADDER TESTS ===\");\n",
              "        $display();\n",
              "        \n",
              "        // === 4-BIT ADDER TESTS ===\n",
              "        test_4bit_adder(4'd0, 4'd0, 1'b0, \"Zero + Zero\");\n",
              "        test_4bit_adder(4'd7, 4'd8, 1'b0, \"7 + 8\");\n",
              "        test_4bit_adder(4'd15, 4'd0, 1'b0, \"15 + 0\");\n",
              "        test_4bit_adder(4'd9, 4'd6, 1'b1, \"9 + 6 + 1 (with carry in)\");\n",
              "        test_4bit_adder(4'd15, 4'd15, 1'b0, \"15 + 15 (maximum)\");\n",
              "        test_4bit_adder(4'd15, 4'd15, 1'b1, \"15 + 15 + 1 (maximum with carry)\");\n",
              "        \n",
              "        // Overflow tests\n",
              "        test_4bit_adder(4'd15, 4'd1, 1'b0, \"15 + 1 (overflow)\");\n",
              "        test_4bit_adder(4'd10, 4'd8, 1'b0, \"10 + 8 (overflow)\");\n",
              "        \n",
              "        // === EXHAUSTIVE 4-BIT TEST ===\n",
              "        $display(\"=== EXHAUSTIVE 4-BIT TEST (selected cases) ===\");\n",
              "        $display();\n",
              "        \n",
              "        // Test a few representative cases from exhaustive testing\n",
              "        for (int i = 0; i < 16; i += 5) begin\n",
              "            for (int j = 0; j < 16; j += 7) begin\n",
              "                for (int c = 0; c < 2; c++) begin\n",
              "                    test_4bit_adder(i[3:0], j[3:0], c[0], $sformatf(\"Exhaustive: %d + %d + %d\", i, j, c));\n",
              "                end\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        // === TIMING TEST ===\n",
              "        $display(\"=== PROPAGATION DELAY TEST ===\");\n",
              "        $display();\n",
              "        \n",
              "        // Test carry propagation through all stages\n",
              "        a8 = 8'b11111111;\n",
              "        b8 = 8'b00000000;\n",
              "        cin8 = 1'b1;\n",
              "        $display(\"Testing carry propagation: 11111111 + 00000000 + 1\");\n",
              "        $display(\"This should cause carry to ripple through all stages\");\n",
              "        \n",
              "        #1;\n",
              "        $display(\"Final result: Sum = %8b, Cout = %b\", sum8, cout8);\n",
              "        $display(\"Carry chain: %b\", DUT_8bit.carry);\n",
              "        $display();\n",
              "        \n",
              "        $display(\"================================\");\n",
              "        $display(\"All tests completed!\");\n",
              "        $display(\"================================\");\n",
              "        \n",
              "        $finish;\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Starting Ripple Carry Adder Test\n",
            "================================\n",
            "\n",
            "=== 8-BIT RIPPLE CARRY ADDER TESTS ===\n",
            "\n",
            "8-bit Test: Zero + Zero\n",
            "  A = 00000000 (  0), B = 00000000 (  0), Cin = 0\n",
            "  Sum = 00000000 (  0), Cout = 0\n",
            "  Expected: 000000000 (  0)\n",
            "  Result: PASS\n",
            "  Carry chain: 000000000\n",
            "\n",
            "8-bit Test: 15 + 10\n",
            "  A = 00001111 ( 15), B = 00001010 ( 10), Cin = 0\n",
            "  Sum = 00011001 ( 25), Cout = 0\n",
            "  Expected: 000011001 ( 25)\n",
            "  Result: PASS\n",
            "  Carry chain: 000011100\n",
            "\n",
            "8-bit Test: 255 + 0\n",
            "  A = 11111111 (255), B = 00000000 (  0), Cin = 0\n",
            "  Sum = 11111111 (255), Cout = 0\n",
            "  Expected: 011111111 (255)\n",
            "  Result: PASS\n",
            "  Carry chain: 000000000\n",
            "\n",
            "8-bit Test: 128 + 127\n",
            "  A = 10000000 (128), B = 01111111 (127), Cin = 0\n",
            "  Sum = 11111111 (255), Cout = 0\n",
            "  Expected: 011111111 (255)\n",
            "  Result: PASS\n",
            "  Carry chain: 000000000\n",
            "\n",
            "8-bit Test: 100 + 50 + 1 (with carry in)\n",
            "  A = 01100100 (100), B = 00110010 ( 50), Cin = 1\n",
            "  Sum = 10010111 (151), Cout = 0\n",
            "  Expected: 010010111 (151)\n",
            "  Result: PASS\n",
            "  Carry chain: 011000001\n",
            "\n",
            "8-bit Test: 255 + 255 + 1 (maximum with carry)\n",
            "  A = 11111111 (255), B = 11111111 (255), Cin = 1\n",
            "  Sum = 11111111 (255), Cout = 1\n",
            "  Expected: 111111111 (511)\n",
            "  Result: PASS\n",
            "  Carry chain: 111111111\n",
            "\n",
            "8-bit Test: 255 + 1 (overflow)\n",
            "  A = 11111111 (255), B = 00000001 (  1), Cin = 0\n",
            "  Sum = 00000000 (  0), Cout = 1\n",
            "  Expected: 100000000 (256)\n",
            "  Result: PASS\n",
            "  Carry chain: 111111110\n",
            "\n",
            "8-bit Test: 200 + 100 (overflow)\n",
            "  A = 11001000 (200), B = 01100100 (100), Cin = 0\n",
            "  Sum = 00101100 ( 44), Cout = 1\n",
            "  Expected: 100101100 (300)\n",
            "  Result: PASS\n",
            "  Carry chain: 110000000\n",
            "\n",
            "8-bit Test: Alternating patterns\n",
            "  A = 10101010 (170), B = 01010101 ( 85), Cin = 0\n",
            "  Sum = 11111111 (255), Cout = 0\n",
            "  Expected: 011111111 (255)\n",
            "  Result: PASS\n",
            "  Carry chain: 000000000\n",
            "\n",
            "8-bit Test: Complementary patterns\n",
            "  A = 11110000 (240), B = 00001111 ( 15), Cin = 0\n",
            "  Sum = 11111111 (255), Cout = 0\n",
            "  Expected: 011111111 (255)\n",
            "  Result: PASS\n",
            "  Carry chain: 000000000\n",
            "\n",
            "=== 4-BIT RIPPLE CARRY ADDER TESTS ===\n",
            "\n",
            "4-bit Test: Zero + Zero\n",
            "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 0000 ( 0), Cout = 0\n",
            "  Expected: 00000 ( 0)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: 7 + 8\n",
            "  A = 0111 ( 7), B = 1000 ( 8), Cin = 0\n",
            "  Sum = 1111 (15), Cout = 0\n",
            "  Expected: 01111 (15)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: 15 + 0\n",
            "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 1111 (15), Cout = 0\n",
            "  Expected: 01111 (15)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: 9 + 6 + 1 (with carry in)\n",
            "  A = 1001 ( 9), B = 0110 ( 6), Cin = 1\n",
            "  Sum = 0000 ( 0), Cout = 1\n",
            "  Expected: 10000 (16)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: 15 + 15 (maximum)\n",
            "  A = 1111 (15), B = 1111 (15), Cin = 0\n",
            "  Sum = 1110 (14), Cout = 1\n",
            "  Expected: 11110 (30)\n",
            "  Result: PASS\n",
            "  Carry chain: 11110\n",
            "\n",
            "4-bit Test: 15 + 15 + 1 (maximum with carry)\n",
            "  A = 1111 (15), B = 1111 (15), Cin = 1\n",
            "  Sum = 1111 (15), Cout = 1\n",
            "  Expected: 11111 (31)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: 15 + 1 (overflow)\n",
            "  A = 1111 (15), B = 0001 ( 1), Cin = 0\n",
            "  Sum = 0000 ( 0), Cout = 1\n",
            "  Expected: 10000 (16)\n",
            "  Result: PASS\n",
            "  Carry chain: 11110\n",
            "\n",
            "4-bit Test: 10 + 8 (overflow)\n",
            "  A = 1010 (10), B = 1000 ( 8), Cin = 0\n",
            "  Sum = 0010 ( 2), Cout = 1\n",
            "  Expected: 10010 (18)\n",
            "  Result: PASS\n",
            "  Carry chain: 10000\n",
            "\n",
            "=== EXHAUSTIVE 4-BIT TEST (selected cases) ===\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +           0 +           0\n",
            "  A = 0000 ( 0), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 0000 ( 0), Cout = 0\n",
            "  Expected: 00000 ( 0)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +           0 +           1\n",
            "  A = 0000 ( 0), B = 0000 ( 0), Cin = 1\n",
            "  Sum = 0001 ( 1), Cout = 0\n",
            "  Expected: 00001 ( 1)\n",
            "  Result: PASS\n",
            "  Carry chain: 00001\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +           7 +           0\n",
            "  A = 0000 ( 0), B = 0111 ( 7), Cin = 0\n",
            "  Sum = 0111 ( 7), Cout = 0\n",
            "  Expected: 00111 ( 7)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +           7 +           1\n",
            "  A = 0000 ( 0), B = 0111 ( 7), Cin = 1\n",
            "  Sum = 1000 ( 8), Cout = 0\n",
            "  Expected: 01000 ( 8)\n",
            "  Result: PASS\n",
            "  Carry chain: 01111\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +          14 +           0\n",
            "  A = 0000 ( 0), B = 1110 (14), Cin = 0\n",
            "  Sum = 1110 (14), Cout = 0\n",
            "  Expected: 01110 (14)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:           0 +          14 +           1\n",
            "  A = 0000 ( 0), B = 1110 (14), Cin = 1\n",
            "  Sum = 1111 (15), Cout = 0\n",
            "  Expected: 01111 (15)\n",
            "  Result: PASS\n",
            "  Carry chain: 00001\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +           0 +           0\n",
            "  A = 0101 ( 5), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 0101 ( 5), Cout = 0\n",
            "  Expected: 00101 ( 5)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +           0 +           1\n",
            "  A = 0101 ( 5), B = 0000 ( 0), Cin = 1\n",
            "  Sum = 0110 ( 6), Cout = 0\n",
            "  Expected: 00110 ( 6)\n",
            "  Result: PASS\n",
            "  Carry chain: 00011\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +           7 +           0\n",
            "  A = 0101 ( 5), B = 0111 ( 7), Cin = 0\n",
            "  Sum = 1100 (12), Cout = 0\n",
            "  Expected: 01100 (12)\n",
            "  Result: PASS\n",
            "  Carry chain: 01110\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +           7 +           1\n",
            "  A = 0101 ( 5), B = 0111 ( 7), Cin = 1\n",
            "  Sum = 1101 (13), Cout = 0\n",
            "  Expected: 01101 (13)\n",
            "  Result: PASS\n",
            "  Carry chain: 01111\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +          14 +           0\n",
            "  A = 0101 ( 5), B = 1110 (14), Cin = 0\n",
            "  Sum = 0011 ( 3), Cout = 1\n",
            "  Expected: 10011 (19)\n",
            "  Result: PASS\n",
            "  Carry chain: 11000\n",
            "\n",
            "4-bit Test: Exhaustive:           5 +          14 +           1\n",
            "  A = 0101 ( 5), B = 1110 (14), Cin = 1\n",
            "  Sum = 0100 ( 4), Cout = 1\n",
            "  Expected: 10100 (20)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +           0 +           0\n",
            "  A = 1010 (10), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 1010 (10), Cout = 0\n",
            "  Expected: 01010 (10)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +           0 +           1\n",
            "  A = 1010 (10), B = 0000 ( 0), Cin = 1\n",
            "  Sum = 1011 (11), Cout = 0\n",
            "  Expected: 01011 (11)\n",
            "  Result: PASS\n",
            "  Carry chain: 00001\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +           7 +           0\n",
            "  A = 1010 (10), B = 0111 ( 7), Cin = 0\n",
            "  Sum = 0001 ( 1), Cout = 1\n",
            "  Expected: 10001 (17)\n",
            "  Result: PASS\n",
            "  Carry chain: 11100\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +           7 +           1\n",
            "  A = 1010 (10), B = 0111 ( 7), Cin = 1\n",
            "  Sum = 0010 ( 2), Cout = 1\n",
            "  Expected: 10010 (18)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +          14 +           0\n",
            "  A = 1010 (10), B = 1110 (14), Cin = 0\n",
            "  Sum = 1000 ( 8), Cout = 1\n",
            "  Expected: 11000 (24)\n",
            "  Result: PASS\n",
            "  Carry chain: 11100\n",
            "\n",
            "4-bit Test: Exhaustive:          10 +          14 +           1\n",
            "  A = 1010 (10), B = 1110 (14), Cin = 1\n",
            "  Sum = 1001 ( 9), Cout = 1\n",
            "  Expected: 11001 (25)\n",
            "  Result: PASS\n",
            "  Carry chain: 11101\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +           0 +           0\n",
            "  A = 1111 (15), B = 0000 ( 0), Cin = 0\n",
            "  Sum = 1111 (15), Cout = 0\n",
            "  Expected: 01111 (15)\n",
            "  Result: PASS\n",
            "  Carry chain: 00000\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +           0 +           1\n",
            "  A = 1111 (15), B = 0000 ( 0), Cin = 1\n",
            "  Sum = 0000 ( 0), Cout = 1\n",
            "  Expected: 10000 (16)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +           7 +           0\n",
            "  A = 1111 (15), B = 0111 ( 7), Cin = 0\n",
            "  Sum = 0110 ( 6), Cout = 1\n",
            "  Expected: 10110 (22)\n",
            "  Result: PASS\n",
            "  Carry chain: 11110\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +           7 +           1\n",
            "  A = 1111 (15), B = 0111 ( 7), Cin = 1\n",
            "  Sum = 0111 ( 7), Cout = 1\n",
            "  Expected: 10111 (23)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +          14 +           0\n",
            "  A = 1111 (15), B = 1110 (14), Cin = 0\n",
            "  Sum = 1101 (13), Cout = 1\n",
            "  Expected: 11101 (29)\n",
            "  Result: PASS\n",
            "  Carry chain: 11100\n",
            "\n",
            "4-bit Test: Exhaustive:          15 +          14 +           1\n",
            "  A = 1111 (15), B = 1110 (14), Cin = 1\n",
            "  Sum = 1110 (14), Cout = 1\n",
            "  Expected: 11110 (30)\n",
            "  Result: PASS\n",
            "  Carry chain: 11111\n",
            "\n",
            "=== PROPAGATION DELAY TEST ===\n",
            "\n",
            "Testing carry propagation: 11111111 + 00000000 + 1\n",
            "This should cause carry to ripple through all stages\n",
            "Final result: Sum = 00000000, Cout = 1\n",
            "Carry chain: 111111111\n",
            "\n",
            "================================\n",
            "All tests completed!\n",
            "================================\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_7__ripple_carry_adder/obj_dir directory...\n",
            "Chapter_4_examples/example_7__ripple_carry_adder/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 8,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_7__ripple_carry_adder/\"\n",
        "files = [\"ripple_carry_adder.sv\", \"ripple_carry_adder_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "ebb3da7d",
      "metadata": {},
      "source": [
        "## while Loop\n",
        "\n",
        "The `while` loop continues as long as the condition is true.\n",
        "\n",
        "```systemverilog\n",
        "while (condition) begin\n",
        "    // statements\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "44589748",
      "metadata": {},
      "source": [
        "### Example 8: Testbench with while Loop"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 9,
      "id": "96d1277d",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// counter_4bit.sv\n",
              "module counter_4bit (\n",
              "    input  logic       clk,\n",
              "    input  logic       rst_n,\n",
              "    input  logic       enable,\n",
              "    output logic [3:0] count\n",
              ");\n",
              "\n",
              "    always_ff @(posedge clk or negedge rst_n) begin\n",
              "        if (!rst_n) begin\n",
              "            count <= 4'b0000;\n",
              "            $display(\"Counter reset - count = %0d\", count);\n",
              "        end\n",
              "        else if (enable) begin\n",
              "            count <= count + 1;\n",
              "            $display(\"Counter enabled - count = %0d\", count + 1);\n",
              "        end\n",
              "        else begin\n",
              "            $display(\"Counter disabled - count = %0d\", count);\n",
              "        end\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// counter_4bit_testbench.sv\n",
              "module counter_4bit_testbench;\n",
              "    logic clk, rst_n, enable;\n",
              "    logic [3:0] count;\n",
              "    integer test_cycles;\n",
              "    \n",
              "    // Instantiate the 4-bit counter design under test\n",
              "    counter_4bit dut_counter (\n",
              "        .clk(clk),\n",
              "        .rst_n(rst_n),\n",
              "        .enable(enable),\n",
              "        .count(count)\n",
              "    );\n",
              "    \n",
              "    // Clock generation - 10ns period (100MHz)\n",
              "    initial begin\n",
              "        clk = 0;\n",
              "        forever #5 clk = ~clk;\n",
              "    end\n",
              "    \n",
              "    // Main test sequence\n",
              "    initial begin\n",
              "        // Setup waveform dumping\n",
              "        $dumpfile(\"counter_4bit_testbench.vcd\");\n",
              "        $dumpvars(0, counter_4bit_testbench);\n",
              "        \n",
              "        // Initialize test signals\n",
              "        rst_n = 0;\n",
              "        enable = 0;\n",
              "        test_cycles = 0;\n",
              "        \n",
              "        $display(\"=== 4-bit Counter Testbench Started ===\");\n",
              "        $display(\"Time: %0t\", $time);\n",
              "        $display();\n",
              "        \n",
              "        // Apply reset for 10ns\n",
              "        #10 rst_n = 1;\n",
              "        $display(\"Reset deasserted at time %0t\", $time);\n",
              "        \n",
              "        // Enable counting after reset\n",
              "        #10 enable = 1;\n",
              "        $display(\"Counter enabled at time %0t\", $time);\n",
              "        $display();\n",
              "        \n",
              "        // Run test for 20 clock cycles\n",
              "        while (test_cycles < 20) begin\n",
              "            @(posedge clk);\n",
              "            $display(\"Cycle %2d: count = %2d (0x%h) at time %0t\", \n",
              "                     test_cycles, count, count, $time);\n",
              "            test_cycles++;\n",
              "            \n",
              "            // Test disable functionality at cycle 10\n",
              "            if (test_cycles == 10) begin\n",
              "                enable = 0;\n",
              "                $display(\">>> Counter disabled at cycle %0d <<<\", test_cycles);\n",
              "            end\n",
              "            \n",
              "            // Re-enable at cycle 15\n",
              "            if (test_cycles == 15) begin\n",
              "                enable = 1;\n",
              "                $display(\">>> Counter re-enabled at cycle %0d <<<\", test_cycles);\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        $display();\n",
              "        $display(\"=== Testbench Completed Successfully ===\");\n",
              "        $display(\"Final count value: %0d\", count);\n",
              "        $display(\"Total simulation time: %0t\", $time);\n",
              "        $finish;\n",
              "    end\n",
              "    \n",
              "    // Overflow detection monitor\n",
              "    always @(posedge clk) begin\n",
              "        if (rst_n && enable && count == 4'b1111) begin\n",
              "            $display(\"*** OVERFLOW WARNING: Counter reached maximum value (15) ***\");\n",
              "        end\n",
              "    end\n",
              "    \n",
              "    // Value change monitor for debugging\n",
              "    always @(count) begin\n",
              "        if (rst_n) begin\n",
              "            $display(\"Count changed to: %0d\", count);\n",
              "        end\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "=== 4-bit Counter Testbench Started ===\n",
            "Time: 0\n",
            "\n",
            "Counter reset - count = 0\n",
            "Reset deasserted at time 10\n",
            "Counter disabled - count = 0\n",
            "Counter enabled at time 20\n",
            "\n",
            "Cycle  0: count =  0 (0x0) at time 25\n",
            "Counter enabled - count = 1\n",
            "Count changed to: 1\n",
            "Cycle  1: count =  1 (0x1) at time 35\n",
            "Counter enabled - count = 2\n",
            "Count changed to: 2\n",
            "Cycle  2: count =  2 (0x2) at time 45\n",
            "Counter enabled - count = 3\n",
            "Count changed to: 3\n",
            "Cycle  3: count =  3 (0x3) at time 55\n",
            "Counter enabled - count = 4\n",
            "Count changed to: 4\n",
            "Cycle  4: count =  4 (0x4) at time 65\n",
            "Counter enabled - count = 5\n",
            "Count changed to: 5\n",
            "Cycle  5: count =  5 (0x5) at time 75\n",
            "Counter enabled - count = 6\n",
            "Count changed to: 6\n",
            "Cycle  6: count =  6 (0x6) at time 85\n",
            "Counter enabled - count = 7\n",
            "Count changed to: 7\n",
            "Cycle  7: count =  7 (0x7) at time 95\n",
            "Counter enabled - count = 8\n",
            "Count changed to: 8\n",
            "Cycle  8: count =  8 (0x8) at time 105\n",
            "Counter enabled - count = 9\n",
            "Count changed to: 9\n",
            "Cycle  9: count =  9 (0x9) at time 115\n",
            ">>> Counter disabled at cycle 10 <<<\n",
            "Counter disabled - count = 9\n",
            "Cycle 10: count =  9 (0x9) at time 125\n",
            "Counter disabled - count = 9\n",
            "Cycle 11: count =  9 (0x9) at time 135\n",
            "Counter disabled - count = 9\n",
            "Cycle 12: count =  9 (0x9) at time 145\n",
            "Counter disabled - count = 9\n",
            "Cycle 13: count =  9 (0x9) at time 155\n",
            "Counter disabled - count = 9\n",
            "Cycle 14: count =  9 (0x9) at time 165\n",
            ">>> Counter re-enabled at cycle 15 <<<\n",
            "Counter enabled - count = 10\n",
            "Count changed to: 10\n",
            "Cycle 15: count = 10 (0xa) at time 175\n",
            "Counter enabled - count = 11\n",
            "Count changed to: 11\n",
            "Cycle 16: count = 11 (0xb) at time 185\n",
            "Counter enabled - count = 12\n",
            "Count changed to: 12\n",
            "Cycle 17: count = 12 (0xc) at time 195\n",
            "Counter enabled - count = 13\n",
            "Count changed to: 13\n",
            "Cycle 18: count = 13 (0xd) at time 205\n",
            "Counter enabled - count = 14\n",
            "Count changed to: 14\n",
            "Cycle 19: count = 14 (0xe) at time 215\n",
            "\n",
            "=== Testbench Completed Successfully ===\n",
            "Final count value: 14\n",
            "Total simulation time: 215\n",
            "- counter_4bit_testbench.sv:69: Verilog $finish\n",
            "Counter enabled - count = 15\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_8__counter_4bit/obj_dir directory...\n",
            "Chapter_4_examples/example_8__counter_4bit/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 9,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_8__counter_4bit/\"\n",
        "files = [\"counter_4bit.sv\", \"counter_4bit_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "830e5854",
      "metadata": {},
      "source": [
        "## do-while Loop\n",
        "\n",
        "The `do-while` loop executes at least once before checking the condition.\n",
        "\n",
        "```systemverilog\n",
        "do begin\n",
        "    // statements\n",
        "end while (condition);\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "6ee409d4",
      "metadata": {},
      "source": [
        "### Example 9: Random Test Generation"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 10,
      "id": "44b5d9b2",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// unique_random_generator.sv\n",
              "module unique_random_generator ();               // Design under test\n",
              "  \n",
              "  // Test class that generates unique consecutive random values\n",
              "  class random_test;\n",
              "    rand bit [7:0] data;\n",
              "    bit [7:0] prev_value;\n",
              "    \n",
              "    // Function to generate values different from previous one\n",
              "    function void generate_unique_values();\n",
              "      int success;\n",
              "      do begin\n",
              "        success = randomize();\n",
              "        if (success == 0) begin\n",
              "          $error(\"Randomization failed!\");\n",
              "          break;\n",
              "        end\n",
              "      end while (data == prev_value);\n",
              "      prev_value = data;\n",
              "    endfunction\n",
              "  endclass\n",
              "\n",
              "  // Design logic with random test functionality\n",
              "  initial begin\n",
              "    random_test rnd_gen;\n",
              "    bit [7:0] value_history[5];\n",
              "    \n",
              "    $display();                               // Display empty line\n",
              "    $display(\"Hello from design!\");          // Display message\n",
              "    $display(\"=== Unique Random Value Generation ===\");\n",
              "    \n",
              "    // Create instance of random test class\n",
              "    rnd_gen = new();\n",
              "    \n",
              "    // Generate and display 5 unique consecutive values\n",
              "    for (int i = 0; i < 5; i++) begin\n",
              "      rnd_gen.generate_unique_values();\n",
              "      value_history[i] = rnd_gen.data;\n",
              "      \n",
              "      $display(\"Generation %0d: Value=0x%02h, Previous=0x%02h\", \n",
              "               i+1, \n",
              "               rnd_gen.data, \n",
              "               rnd_gen.prev_value);\n",
              "    end\n",
              "    \n",
              "    $display(\"Design random generation completed!\");\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// unique_random_generator_testbench.sv\n",
              "module unique_random_generator_testbench;  // Testbench module\n",
              "  unique_random_generator UNIQUE_RANDOM_GENERATOR();  // Instantiate design under test\n",
              "\n",
              "  // Additional testbench-specific random testing\n",
              "  class random_test;\n",
              "    rand bit [7:0] data;\n",
              "    bit [7:0] prev_value;\n",
              "    \n",
              "    function void generate_unique_values();\n",
              "      int success;\n",
              "      do begin\n",
              "        success = randomize();\n",
              "        if (success == 0) begin\n",
              "          $error(\"Randomization failed!\");\n",
              "          break;\n",
              "        end\n",
              "      end while (data == prev_value);\n",
              "      prev_value = data;\n",
              "    endfunction\n",
              "  endclass\n",
              "\n",
              "  initial begin\n",
              "    random_test tb_rnd_gen;\n",
              "    \n",
              "    // Dump waves\n",
              "    $dumpfile(\"unique_random_generator_testbench.vcd\");       // Specify the VCD file\n",
              "    $dumpvars(0, unique_random_generator_testbench);          // Dump all variables in the test module\n",
              "    #1;                                       // Wait for a time unit\n",
              "    $display(\"Hello from testbench!\");        // Display message\n",
              "    $display();                               // Display empty line\n",
              "    \n",
              "    // Testbench-specific random value testing\n",
              "    $display(\"=== Testbench Random Value Verification ===\");\n",
              "    tb_rnd_gen = new();\n",
              "    \n",
              "    // Test multiple generations to verify uniqueness\n",
              "    for (int i = 0; i < 8; i++) begin\n",
              "      tb_rnd_gen.generate_unique_values();\n",
              "      $display(\"TB Test %0d: Generated=0x%02h, Previous=0x%02h, Unique=%s\", \n",
              "               i+1,\n",
              "               tb_rnd_gen.data,\n",
              "               tb_rnd_gen.prev_value,\n",
              "               (i == 0) ? \"N/A\" : \"YES\");\n",
              "      #5; // Small delay between generations\n",
              "    end\n",
              "    \n",
              "    $display(\"Testbench verification completed!\");\n",
              "    #10;\n",
              "    $finish;\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "- Verilator: Walltime 32.008 s (elab=0.003, cvt=0.094, bld=30.907); cpu 0.066 s\n",
            "on 1 threads; alloced 20.176 MB\n",
            "\n",
            "Hello from design!\n",
            "=== Unique Random Value Generation ===\n",
            "Generation 1: Value=0xc4, Previous=0xc4\n",
            "Generation 2: Value=0x9c, Previous=0x9c\n",
            "Generation 3: Value=0x02, Previous=0x02\n",
            "Generation 4: Value=0xe4, Previous=0xe4\n",
            "Generation 5: Value=0x78, Previous=0x78\n",
            "Design random generation completed!\n",
            "Hello from testbench!\n",
            "\n",
            "=== Testbench Random Value Verification ===\n",
            "TB Test 1: Generated=0x9c, Previous=0x9c, Unique=N/A\n",
            "TB Test 2: Generated=0x02, Previous=0x02, Unique=YES\n",
            "TB Test 3: Generated=0xe4, Previous=0xe4, Unique=YES\n",
            "TB Test 4: Generated=0x78, Previous=0x78, Unique=YES\n",
            "TB Test 5: Generated=0xbc, Previous=0xbc, Unique=YES\n",
            "TB Test 6: Generated=0xb6, Previous=0xb6, Unique=YES\n",
            "TB Test 7: Generated=0xe4, Previous=0xe4, Unique=YES\n",
            "TB Test 8: Generated=0xb7, Previous=0xb7, Unique=YES\n",
            "Testbench verification completed!\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_9__unique_random_generator/obj_dir directory...\n",
            "Chapter_4_examples/example_9__unique_random_generator/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 10,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_9__unique_random_generator/\"\n",
        "files = [\"unique_random_generator.sv\", \"unique_random_generator_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "164f1278",
      "metadata": {},
      "source": [
        "## foreach Loops\n",
        "\n",
        "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
        "\n",
        "```systemverilog\n",
        "foreach (array_name[i]) begin\n",
        "    // statements using array_name[i]\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "02f73453",
      "metadata": {},
      "source": [
        "### Example 10: Array Processing"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 21,
      "id": "4e528a75",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// array_processor.sv\n",
              "module array_processor ();                    // Design under test\n",
              "  \n",
              "  // Array processing class with various operations\n",
              "  class array_operations;\n",
              "    logic [7:0] data_array[16];\n",
              "    logic [15:0] sum;                         // Fixed: Increased to 16-bit to prevent overflow\n",
              "    logic [7:0] avg;\n",
              "    logic [7:0] min_val;\n",
              "    logic [7:0] max_val;\n",
              "    integer array_size;\n",
              "    \n",
              "    function new();\n",
              "      array_size = 16;\n",
              "      initialize_array();\n",
              "    endfunction\n",
              "    \n",
              "    // Function to initialize array with pattern\n",
              "    function void initialize_array();\n",
              "      foreach (data_array[i]) begin\n",
              "        data_array[i] = 8'(i * 2 + 1);  // Odd numbers: 1, 3, 5, 7, ...\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to calculate sum of array elements\n",
              "    function void calculate_sum();\n",
              "      sum = 16'h0000;\n",
              "      foreach (data_array[i]) begin\n",
              "        sum = sum + 16'(data_array[i]);  // Fixed: Explicit cast and assignment to avoid width warnings\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to calculate average\n",
              "    function void calculate_average();\n",
              "      calculate_sum();\n",
              "      avg = 8'(sum / array_size);             // Fixed: Now uses correct sum value\n",
              "    endfunction\n",
              "    \n",
              "    // Function to find minimum and maximum values\n",
              "    function void find_min_max();\n",
              "      min_val = data_array[0];\n",
              "      max_val = data_array[0];\n",
              "      \n",
              "      foreach (data_array[i]) begin\n",
              "        if (data_array[i] < min_val) min_val = data_array[i];\n",
              "        if (data_array[i] > max_val) max_val = data_array[i];\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to display array contents\n",
              "    function void display_array();\n",
              "      $display(\"Array contents:\");\n",
              "      foreach (data_array[i]) begin\n",
              "        $display(\"  data_array[%0d] = %0d (0x%02h)\", i, data_array[i], data_array[i]);\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to display statistics\n",
              "    function void display_statistics();\n",
              "      $display(\"Array Statistics:\");\n",
              "      $display(\"  Size: %0d elements\", array_size);\n",
              "      $display(\"  Sum:  %0d\", sum);\n",
              "      $display(\"  Avg:  %0d\", avg);\n",
              "      $display(\"  Min:  %0d\", min_val);\n",
              "      $display(\"  Max:  %0d\", max_val);\n",
              "    endfunction\n",
              "  endclass\n",
              "\n",
              "  // Design logic with array processing functionality\n",
              "  initial begin\n",
              "    array_operations arr_proc;\n",
              "    \n",
              "    $display();                               // Display empty line\n",
              "    $display(\"Hello from design!\");          // Display message\n",
              "    $display(\"=== Array Processing Operations ===\");\n",
              "    \n",
              "    // Create instance of array operations class\n",
              "    arr_proc = new();\n",
              "    \n",
              "    // Display initial array\n",
              "    arr_proc.display_array();\n",
              "    $display();\n",
              "    \n",
              "    // Perform array operations\n",
              "    arr_proc.calculate_sum();\n",
              "    arr_proc.calculate_average();\n",
              "    arr_proc.find_min_max();\n",
              "    \n",
              "    // Display results\n",
              "    arr_proc.display_statistics();\n",
              "    \n",
              "    $display(\"Design array processing completed!\");\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// array_processor_testbench.sv\n",
              "module array_processor_testbench;             // Testbench module\n",
              "  array_processor ARRAY_PROCESSOR();          // Instantiate design under test\n",
              "\n",
              "  // Extended testbench class for additional array testing\n",
              "  class array_test;\n",
              "    logic [7:0] test_array[16];\n",
              "    logic [15:0] expected_sum;                // Fixed: Increased to 16-bit to prevent overflow\n",
              "    logic [15:0] actual_sum;                  // Fixed: Increased to 16-bit to prevent overflow\n",
              "    integer test_size;\n",
              "    \n",
              "    function new();\n",
              "      test_size = 16;\n",
              "    endfunction\n",
              "    \n",
              "    // Function to initialize test array with different pattern\n",
              "    function void initialize_test_array();\n",
              "      foreach (test_array[i]) begin\n",
              "        // Fixed: Proper casting and clearer logic\n",
              "        if (i % 2 == 0) begin\n",
              "          test_array[i] = 8'(i * 3);         // Even indices: 0, 6, 12, 18, ...\n",
              "        end else begin\n",
              "          test_array[i] = 8'(i + 10);        // Odd indices: 11, 12, 13, 14, ...\n",
              "        end\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to calculate expected sum\n",
              "    function void calculate_expected_sum();\n",
              "      expected_sum = 16'h0000;\n",
              "      foreach (test_array[i]) begin\n",
              "        expected_sum = expected_sum + 16'(test_array[i]);  // Fixed: Explicit cast and assignment\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to verify array operations\n",
              "    function bit verify_sum();\n",
              "      actual_sum = 16'h0000;\n",
              "      foreach (test_array[i]) begin\n",
              "        actual_sum = actual_sum + 16'(test_array[i]);    // Fixed: Explicit cast and assignment\n",
              "      end\n",
              "      return (actual_sum == expected_sum);\n",
              "    endfunction\n",
              "    \n",
              "    // Function to display test array\n",
              "    function void display_test_array();\n",
              "      $display(\"Test Array Pattern:\");\n",
              "      foreach (test_array[i]) begin\n",
              "        $display(\"  test_array[%0d] = %0d (0x%02h)\", i, test_array[i], test_array[i]);\n",
              "      end\n",
              "    endfunction\n",
              "    \n",
              "    // Function to run verification\n",
              "    function void run_verification();\n",
              "      bit sum_check;\n",
              "      \n",
              "      // Array is already initialized, just calculate and verify\n",
              "      calculate_expected_sum();\n",
              "      sum_check = verify_sum();\n",
              "      \n",
              "      $display(\"=== Verification Results ===\");\n",
              "      $display(\"Expected Sum: %0d\", expected_sum);\n",
              "      $display(\"Actual Sum:   %0d\", actual_sum);\n",
              "      $display(\"Sum Check:    %s\", sum_check ? \"PASS\" : \"FAIL\");\n",
              "      \n",
              "      if (sum_check) begin\n",
              "        $display(\"Array sum verification PASSED\");\n",
              "      end else begin\n",
              "        $display(\"Array sum verification FAILED\");\n",
              "      end\n",
              "    endfunction\n",
              "  endclass\n",
              "\n",
              "  initial begin\n",
              "    array_test tb_arr_test;\n",
              "    \n",
              "    // Dump waves\n",
              "    $dumpfile(\"array_processor_testbench.vcd\");    // Specify the VCD file\n",
              "    $dumpvars(0, array_processor_testbench);       // Dump all variables in the test module\n",
              "    #10;                                            // Wait for 10 time units\n",
              "    $display(\"Hello from testbench!\");             // Display message\n",
              "    $display();                                    // Display empty line\n",
              "    \n",
              "    // Testbench-specific array testing\n",
              "    $display(\"=== Testbench Array Verification ===\");\n",
              "    tb_arr_test = new();\n",
              "\n",
              "    // Initialize test array first, then display\n",
              "    tb_arr_test.initialize_test_array();\n",
              "    tb_arr_test.display_test_array();\n",
              "    $display();\n",
              "    \n",
              "    // Run verification tests\n",
              "    tb_arr_test.run_verification();\n",
              "    \n",
              "    $display();\n",
              "    $display(\"=== Additional Array Tests ===\");\n",
              "    \n",
              "    // Test with different array sizes conceptually\n",
              "    for (int test_case = 1; test_case <= 3; test_case++) begin\n",
              "      $display(\"Test Case %0d: Running array operations...\", test_case);\n",
              "      \n",
              "      // Simulate different processing scenarios\n",
              "      case (test_case)\n",
              "        1: $display(\"  Processing sequential data pattern\");\n",
              "        2: $display(\"  Processing alternating data pattern\");  \n",
              "        3: $display(\"  Processing random-like data pattern\");\n",
              "      endcase\n",
              "      \n",
              "      #5; // Small delay between test cases\n",
              "    end\n",
              "    \n",
              "    $display(\"Testbench verification completed!\");\n",
              "    #10;\n",
              "    $display();\n",
              "    $finish;\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Hello from design!\n",
            "=== Array Processing Operations ===\n",
            "Array contents:\n",
            "  data_array[0] = 1 (0x01)\n",
            "  data_array[1] = 3 (0x03)\n",
            "  data_array[2] = 5 (0x05)\n",
            "  data_array[3] = 7 (0x07)\n",
            "  data_array[4] = 9 (0x09)\n",
            "  data_array[5] = 11 (0x0b)\n",
            "  data_array[6] = 13 (0x0d)\n",
            "  data_array[7] = 15 (0x0f)\n",
            "  data_array[8] = 17 (0x11)\n",
            "  data_array[9] = 19 (0x13)\n",
            "  data_array[10] = 21 (0x15)\n",
            "  data_array[11] = 23 (0x17)\n",
            "  data_array[12] = 25 (0x19)\n",
            "  data_array[13] = 27 (0x1b)\n",
            "  data_array[14] = 29 (0x1d)\n",
            "  data_array[15] = 31 (0x1f)\n",
            "\n",
            "Array Statistics:\n",
            "  Size: 16 elements\n",
            "  Sum:  256\n",
            "  Avg:  16\n",
            "  Min:  1\n",
            "  Max:  31\n",
            "Design array processing completed!\n",
            "Hello from testbench!\n",
            "\n",
            "=== Testbench Array Verification ===\n",
            "Test Array Pattern:\n",
            "  test_array[0] = 0 (0x00)\n",
            "  test_array[1] = 11 (0x0b)\n",
            "  test_array[2] = 6 (0x06)\n",
            "  test_array[3] = 13 (0x0d)\n",
            "  test_array[4] = 12 (0x0c)\n",
            "  test_array[5] = 15 (0x0f)\n",
            "  test_array[6] = 18 (0x12)\n",
            "  test_array[7] = 17 (0x11)\n",
            "  test_array[8] = 24 (0x18)\n",
            "  test_array[9] = 19 (0x13)\n",
            "  test_array[10] = 30 (0x1e)\n",
            "  test_array[11] = 21 (0x15)\n",
            "  test_array[12] = 36 (0x24)\n",
            "  test_array[13] = 23 (0x17)\n",
            "  test_array[14] = 42 (0x2a)\n",
            "  test_array[15] = 25 (0x19)\n",
            "\n",
            "=== Verification Results ===\n",
            "Expected Sum: 312\n",
            "Actual Sum:   312\n",
            "Sum Check:    PASS\n",
            "Array sum verification PASSED\n",
            "\n",
            "=== Additional Array Tests ===\n",
            "Test Case 1: Running array operations...\n",
            "  Processing sequential data pattern\n",
            "Test Case 2: Running array operations...\n",
            "  Processing alternating data pattern\n",
            "Test Case 3: Running array operations...\n",
            "  Processing random-like data pattern\n",
            "Testbench verification completed!\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_10__array_processor/obj_dir directory...\n",
            "Chapter_4_examples/example_10__array_processor/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 21,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_10__array_processor/\"\n",
        "files = [\"array_processor.sv\", \"array_processor_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "f0831c59",
      "metadata": {},
      "source": [
        "### Example 11: Multi-dimensional Array"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 12,
      "id": "0168f2c2",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// matrix_processor.sv\n",
              "module matrix_processor ();               // Matrix operations design under test\n",
              "    logic [7:0] matrix[4][4];\n",
              "    logic [7:0] row_sum[4];\n",
              "    \n",
              "    initial begin\n",
              "        $display();\n",
              "        $display(\"Matrix Processor: Starting operations...\");\n",
              "        \n",
              "        // Initialize matrix\n",
              "        foreach (matrix[i]) begin\n",
              "            foreach (matrix[i][j]) begin\n",
              "                matrix[i][j] = 8'(i + j);\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        // Calculate row sums\n",
              "        foreach (row_sum[i]) begin\n",
              "            row_sum[i] = 0;\n",
              "            foreach (matrix[i][j]) begin\n",
              "                row_sum[i] += matrix[i][j];\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        // Display results\n",
              "        $display(\"Matrix values and row sums:\");\n",
              "        foreach (row_sum[i]) begin\n",
              "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
              "        end\n",
              "        \n",
              "        $display(\"Matrix Processor: Operations completed.\");\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// matrix_processor_testbench.sv\n",
              "module matrix_processor_testbench;  // Testbench module\n",
              "  matrix_processor MATRIX_DUT();    // Instantiate matrix processor design under test\n",
              "\n",
              "  initial begin\n",
              "    // Dump waves\n",
              "    $dumpfile(\"matrix_processor_testbench.vcd\");    // Specify the VCD file\n",
              "    $dumpvars(0, matrix_processor_testbench);       // Dump all variables in the test module\n",
              "    #1;                                             // Wait for a time unit\n",
              "\n",
              "    $display(\"Testbench: Starting matrix processor validation...\");\n",
              "    $display();                                     // Display empty line\n",
              "    \n",
              "    // Wait for design to complete\n",
              "    #10;\n",
              "    \n",
              "    $display(\"Testbench: Matrix processor validation completed!\");\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Matrix Processor: Starting operations...\n",
            "Matrix values and row sums:\n",
            "Row 0 sum = 6\n",
            "Row 1 sum = 10\n",
            "Row 2 sum = 14\n",
            "Row 3 sum = 18\n",
            "Matrix Processor: Operations completed.\n",
            "Testbench: Starting matrix processor validation...\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_11__matrix_processor/obj_dir directory...\n",
            "Chapter_4_examples/example_11__matrix_processor/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 12,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_11__matrix_processor/\"\n",
        "files = [\"matrix_processor.sv\", \"matrix_processor_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "eb0f58c9",
      "metadata": {},
      "source": [
        "## repeat Statements\n",
        "\n",
        "The `repeat` statement executes a block a specified number of times.\n",
        "\n",
        "```systemverilog\n",
        "repeat (expression) begin\n",
        "    // statements\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "61e65798",
      "metadata": {},
      "source": [
        "### Example 12: Clock Generation"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 13,
      "id": "8c4cb91a",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// clock_generator.sv\n",
              "module clock_generator ();               // Clock generator design under test\n",
              "    logic clk;\n",
              "    \n",
              "    initial begin\n",
              "        $display(\"Clock Generator: Initializing clock signal...\");\n",
              "        clk = 0;\n",
              "        \n",
              "        $display(\"Clock Generator: Starting 100 clock cycles...\");\n",
              "        repeat (100) begin\n",
              "            #5 clk = ~clk;\n",
              "            #5 clk = ~clk;\n",
              "        end\n",
              "        \n",
              "        $display(\"Clock Generator: Generated 100 clock cycles\");\n",
              "        $display(\"Clock Generator: Simulation completed.\");\n",
              "        $finish;\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// clock_generator_testbench.sv\n",
              "module clock_generator_testbench;  // Testbench module\n",
              "  clock_generator CLK_GEN_DUT();   // Instantiate clock generator design under test\n",
              "\n",
              "  initial begin\n",
              "    // Dump waves\n",
              "    $dumpfile(\"clock_generator_testbench.vcd\");     // Specify the VCD file\n",
              "    $dumpvars(0, clock_generator_testbench);        // Dump all variables in the test module\n",
              "    #1;                                             // Wait for a time unit\n",
              "    $display(\"Testbench: Starting clock generator validation...\");\n",
              "    \n",
              "    // Monitor clock transitions\n",
              "    $monitor(\"Time: %0t, Clock: %b\", $time, CLK_GEN_DUT.clk);\n",
              "    \n",
              "    $display();                                     // Display empty line\n",
              "    $display(\"Testbench: Clock generator validation initiated!\");\n",
              "    $display();                                     // Display empty line\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Clock Generator: Initializing clock signal...\n",
            "Clock Generator: Starting 100 clock cycles...\n",
            "Testbench: Starting clock generator validation...\n",
            "\n",
            "Testbench: Clock generator validation initiated!\n",
            "\n",
            "Time: 5, Clock: 1\n",
            "Time: 10, Clock: 0\n",
            "Time: 15, Clock: 1\n",
            "Time: 20, Clock: 0\n",
            "Time: 25, Clock: 1\n",
            "Time: 30, Clock: 0\n",
            "Time: 35, Clock: 1\n",
            "Time: 40, Clock: 0\n",
            "Time: 45, Clock: 1\n",
            "Time: 50, Clock: 0\n",
            "Time: 55, Clock: 1\n",
            "Time: 60, Clock: 0\n",
            "Time: 65, Clock: 1\n",
            "Time: 70, Clock: 0\n",
            "Time: 75, Clock: 1\n",
            "Time: 80, Clock: 0\n",
            "Time: 85, Clock: 1\n",
            "Time: 90, Clock: 0\n",
            "Time: 95, Clock: 1\n",
            "Time: 100, Clock: 0\n",
            "Time: 105, Clock: 1\n",
            "Time: 110, Clock: 0\n",
            "Time: 115, Clock: 1\n",
            "Time: 120, Clock: 0\n",
            "Time: 125, Clock: 1\n",
            "Time: 130, Clock: 0\n",
            "Time: 135, Clock: 1\n",
            "Time: 140, Clock: 0\n",
            "Time: 145, Clock: 1\n",
            "Time: 150, Clock: 0\n",
            "Time: 155, Clock: 1\n",
            "Time: 160, Clock: 0\n",
            "Time: 165, Clock: 1\n",
            "Time: 170, Clock: 0\n",
            "Time: 175, Clock: 1\n",
            "Time: 180, Clock: 0\n",
            "Time: 185, Clock: 1\n",
            "Time: 190, Clock: 0\n",
            "Time: 195, Clock: 1\n",
            "Time: 200, Clock: 0\n",
            "Time: 205, Clock: 1\n",
            "Time: 210, Clock: 0\n",
            "Time: 215, Clock: 1\n",
            "Time: 220, Clock: 0\n",
            "Time: 225, Clock: 1\n",
            "Time: 230, Clock: 0\n",
            "Time: 235, Clock: 1\n",
            "Time: 240, Clock: 0\n",
            "Time: 245, Clock: 1\n",
            "Time: 250, Clock: 0\n",
            "Time: 255, Clock: 1\n",
            "Time: 260, Clock: 0\n",
            "Time: 265, Clock: 1\n",
            "Time: 270, Clock: 0\n",
            "Time: 275, Clock: 1\n",
            "Time: 280, Clock: 0\n",
            "Time: 285, Clock: 1\n",
            "Time: 290, Clock: 0\n",
            "Time: 295, Clock: 1\n",
            "Time: 300, Clock: 0\n",
            "Time: 305, Clock: 1\n",
            "Time: 310, Clock: 0\n",
            "Time: 315, Clock: 1\n",
            "Time: 320, Clock: 0\n",
            "Time: 325, Clock: 1\n",
            "Time: 330, Clock: 0\n",
            "Time: 335, Clock: 1\n",
            "Time: 340, Clock: 0\n",
            "Time: 345, Clock: 1\n",
            "Time: 350, Clock: 0\n",
            "Time: 355, Clock: 1\n",
            "Time: 360, Clock: 0\n",
            "Time: 365, Clock: 1\n",
            "Time: 370, Clock: 0\n",
            "Time: 375, Clock: 1\n",
            "Time: 380, Clock: 0\n",
            "Time: 385, Clock: 1\n",
            "Time: 390, Clock: 0\n",
            "Time: 395, Clock: 1\n",
            "Time: 400, Clock: 0\n",
            "Time: 405, Clock: 1\n",
            "Time: 410, Clock: 0\n",
            "Time: 415, Clock: 1\n",
            "Time: 420, Clock: 0\n",
            "Time: 425, Clock: 1\n",
            "Time: 430, Clock: 0\n",
            "Time: 435, Clock: 1\n",
            "Time: 440, Clock: 0\n",
            "Time: 445, Clock: 1\n",
            "Time: 450, Clock: 0\n",
            "Time: 455, Clock: 1\n",
            "Time: 460, Clock: 0\n",
            "Time: 465, Clock: 1\n",
            "Time: 470, Clock: 0\n",
            "Time: 475, Clock: 1\n",
            "Time: 480, Clock: 0\n",
            "Time: 485, Clock: 1\n",
            "Time: 490, Clock: 0\n",
            "Time: 495, Clock: 1\n",
            "Time: 500, Clock: 0\n",
            "Time: 505, Clock: 1\n",
            "Time: 510, Clock: 0\n",
            "Time: 515, Clock: 1\n",
            "Time: 520, Clock: 0\n",
            "Time: 525, Clock: 1\n",
            "Time: 530, Clock: 0\n",
            "Time: 535, Clock: 1\n",
            "Time: 540, Clock: 0\n",
            "Time: 545, Clock: 1\n",
            "Time: 550, Clock: 0\n",
            "Time: 555, Clock: 1\n",
            "Time: 560, Clock: 0\n",
            "Time: 565, Clock: 1\n",
            "Time: 570, Clock: 0\n",
            "Time: 575, Clock: 1\n",
            "Time: 580, Clock: 0\n",
            "Time: 585, Clock: 1\n",
            "Time: 590, Clock: 0\n",
            "Time: 595, Clock: 1\n",
            "Time: 600, Clock: 0\n",
            "Time: 605, Clock: 1\n",
            "Time: 610, Clock: 0\n",
            "Time: 615, Clock: 1\n",
            "Time: 620, Clock: 0\n",
            "Time: 625, Clock: 1\n",
            "Time: 630, Clock: 0\n",
            "Time: 635, Clock: 1\n",
            "Time: 640, Clock: 0\n",
            "Time: 645, Clock: 1\n",
            "Time: 650, Clock: 0\n",
            "Time: 655, Clock: 1\n",
            "Time: 660, Clock: 0\n",
            "Time: 665, Clock: 1\n",
            "Time: 670, Clock: 0\n",
            "Time: 675, Clock: 1\n",
            "Time: 680, Clock: 0\n",
            "Time: 685, Clock: 1\n",
            "Time: 690, Clock: 0\n",
            "Time: 695, Clock: 1\n",
            "Time: 700, Clock: 0\n",
            "Time: 705, Clock: 1\n",
            "Time: 710, Clock: 0\n",
            "Time: 715, Clock: 1\n",
            "Time: 720, Clock: 0\n",
            "Time: 725, Clock: 1\n",
            "Time: 730, Clock: 0\n",
            "Time: 735, Clock: 1\n",
            "Time: 740, Clock: 0\n",
            "Time: 745, Clock: 1\n",
            "Time: 750, Clock: 0\n",
            "Time: 755, Clock: 1\n",
            "Time: 760, Clock: 0\n",
            "Time: 765, Clock: 1\n",
            "Time: 770, Clock: 0\n",
            "Time: 775, Clock: 1\n",
            "Time: 780, Clock: 0\n",
            "Time: 785, Clock: 1\n",
            "Time: 790, Clock: 0\n",
            "Time: 795, Clock: 1\n",
            "Time: 800, Clock: 0\n",
            "Time: 805, Clock: 1\n",
            "Time: 810, Clock: 0\n",
            "Time: 815, Clock: 1\n",
            "Time: 820, Clock: 0\n",
            "Time: 825, Clock: 1\n",
            "Time: 830, Clock: 0\n",
            "Time: 835, Clock: 1\n",
            "Time: 840, Clock: 0\n",
            "Time: 845, Clock: 1\n",
            "Time: 850, Clock: 0\n",
            "Time: 855, Clock: 1\n",
            "Time: 860, Clock: 0\n",
            "Time: 865, Clock: 1\n",
            "Time: 870, Clock: 0\n",
            "Time: 875, Clock: 1\n",
            "Time: 880, Clock: 0\n",
            "Time: 885, Clock: 1\n",
            "Time: 890, Clock: 0\n",
            "Time: 895, Clock: 1\n",
            "Time: 900, Clock: 0\n",
            "Time: 905, Clock: 1\n",
            "Time: 910, Clock: 0\n",
            "Time: 915, Clock: 1\n",
            "Time: 920, Clock: 0\n",
            "Time: 925, Clock: 1\n",
            "Time: 930, Clock: 0\n",
            "Time: 935, Clock: 1\n",
            "Time: 940, Clock: 0\n",
            "Time: 945, Clock: 1\n",
            "Time: 950, Clock: 0\n",
            "Time: 955, Clock: 1\n",
            "Time: 960, Clock: 0\n",
            "Time: 965, Clock: 1\n",
            "Time: 970, Clock: 0\n",
            "Time: 975, Clock: 1\n",
            "Time: 980, Clock: 0\n",
            "Time: 985, Clock: 1\n",
            "Time: 990, Clock: 0\n",
            "Time: 995, Clock: 1\n",
            "Clock Generator: Generated 100 clock cycles\n",
            "Clock Generator: Simulation completed.\n",
            "- clock_generator.sv:17: Verilog $finish\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_12__clock_generator/obj_dir directory...\n",
            "Chapter_4_examples/example_12__clock_generator/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 13,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_12__clock_generator/\"\n",
        "files = [\"clock_generator.sv\", \"clock_generator_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "eadd6490",
      "metadata": {},
      "source": [
        "### Example 13: Shift Register Test"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 14,
      "id": "2e62d756",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// shift_register.sv\n",
              "module shift_register (\n",
              "    input  logic       clk,\n",
              "    input  logic       rst_n,\n",
              "    input  logic       serial_in,\n",
              "    output logic [7:0] parallel_out\n",
              ");\n",
              "\n",
              "    always_ff @(posedge clk or negedge rst_n) begin\n",
              "        if (!rst_n) begin\n",
              "            parallel_out <= 8'h00;\n",
              "            $display(\"Shift Register: Reset - parallel_out cleared\");\n",
              "        end else begin\n",
              "            parallel_out <= {parallel_out[6:0], serial_in};\n",
              "            $display(\"Shift Register: Shifted in %b, parallel_out = %b\", serial_in, {parallel_out[6:0], serial_in});\n",
              "        end\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// shift_register_testbench.sv\n",
              "module shift_register_testbench;    // Testbench module\n",
              "    logic clk, rst_n, serial_in;\n",
              "    logic [7:0] parallel_out;\n",
              "    logic [7:0] test_pattern = 8'b10110011;\n",
              "    \n",
              "    shift_register SHIFT_REG_DUT (.*);  // Instantiate shift register design under test\n",
              "    \n",
              "    // Clock generation\n",
              "    initial begin\n",
              "        clk = 0;\n",
              "        forever #5 clk = ~clk;\n",
              "    end\n",
              "    \n",
              "    // Main test sequence\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"shift_register_testbench.vcd\");      // Specify the VCD file\n",
              "        $dumpvars(0, shift_register_testbench);         // Dump all variables in the test module\n",
              "        \n",
              "        $display();                                     // Display empty line\n",
              "        $display(\"Testbench: Starting shift register validation...\");\n",
              "        $display();                                     // Display empty line\n",
              "        \n",
              "        rst_n = 0;\n",
              "        serial_in = 0;\n",
              "        \n",
              "        #10 rst_n = 1;\n",
              "        $display(\"Testbench: Reset released, starting shift operations...\");\n",
              "        \n",
              "        // Shift in test pattern 10110011\n",
              "        for (int i = 7; i >= 0; i--) begin\n",
              "            @(posedge clk);\n",
              "            serial_in = test_pattern[i];\n",
              "        end\n",
              "        \n",
              "        @(posedge clk);\n",
              "        $display();                                     // Display empty line\n",
              "        $display(\"Testbench: Final parallel output: %b\", parallel_out);\n",
              "        $display(\"Testbench: Shift register validation completed!\");\n",
              "        $display();                                     // Display empty line\n",
              "        $finish;\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Testbench: Starting shift register validation...\n",
            "\n",
            "Shift Register: Reset - parallel_out cleared\n",
            "Testbench: Reset released, starting shift operations...\n",
            "Shift Register: Shifted in 1, parallel_out = 00000001\n",
            "Shift Register: Shifted in 0, parallel_out = 00000010\n",
            "Shift Register: Shifted in 1, parallel_out = 00000101\n",
            "Shift Register: Shifted in 1, parallel_out = 00001011\n",
            "Shift Register: Shifted in 0, parallel_out = 00010110\n",
            "Shift Register: Shifted in 0, parallel_out = 00101100\n",
            "Shift Register: Shifted in 1, parallel_out = 01011001\n",
            "Shift Register: Shifted in 1, parallel_out = 10110011\n",
            "\n",
            "Testbench: Final parallel output: 10110011\n",
            "Testbench: Shift register validation completed!\n",
            "\n",
            "- shift_register_testbench.sv:42: Verilog $finish\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_13__shift_register/obj_dir directory...\n",
            "Chapter_4_examples/example_13__shift_register/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 14,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_13__shift_register/\"\n",
        "files = [\"shift_register.sv\", \"shift_register_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "5fd247e4",
      "metadata": {},
      "source": [
        "## break and continue Statements\n",
        "\n",
        "SystemVerilog supports `break` and `continue` statements for loop control."
      ]
    },
    {
      "cell_type": "markdown",
      "id": "d3f3e363",
      "metadata": {},
      "source": [
        "### break Statement\n",
        "\n",
        "The `break` statement exits the innermost loop immediately.\n",
        "\n",
        "```systemverilog\n",
        "for (int i = 0; i < 100; i++) begin\n",
        "    if (error_condition)\n",
        "        break;\n",
        "    // normal processing\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "a2951499",
      "metadata": {},
      "source": [
        "### continue Statement\n",
        "\n",
        "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
        "\n",
        "```systemverilog\n",
        "for (int i = 0; i < 100; i++) begin\n",
        "    if (skip_condition)\n",
        "        continue;\n",
        "    // processing for valid iterations\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "3cb525c8",
      "metadata": {},
      "source": [
        "### Example 14: Data Validation Loop"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 15,
      "id": "1c21edb1",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// data_validator.sv\n",
              "module data_validator ();               // Data validation processor design under test\n",
              "    logic [7:0] data_stream[100];\n",
              "    logic [7:0] valid_data[$];\n",
              "    \n",
              "    initial begin\n",
              "        $display(\"Data Validator: Starting data validation process...\");\n",
              "        \n",
              "        // Initialize test data with fixed seed approach\n",
              "        for (int i = 0; i < 100; i++) begin\n",
              "            data_stream[i] = 8'((i * 17 + 42) % 256);  // Generate pseudo-random pattern\n",
              "        end\n",
              "\n",
              "        $display();\n",
              "        $display(\"Data Validator: Test data initialized, beginning validation...\");\n",
              "        \n",
              "        // Process data with validation\n",
              "        foreach (data_stream[i]) begin\n",
              "            // Skip invalid data (value 0 or 255)\n",
              "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
              "                $display(\"Data Validator: Skipping invalid data at index %0d: %0d\", \n",
              "                        i, data_stream[i]);\n",
              "                continue;\n",
              "            end\n",
              "            \n",
              "            // Break on error pattern (redundant check since 255 is already filtered above)\n",
              "            if (data_stream[i] == 8'hFF) begin\n",
              "                $display(\"Data Validator: Error pattern detected at index %0d\", i);\n",
              "                break;\n",
              "            end\n",
              "            \n",
              "            // Store valid data\n",
              "            valid_data.push_back(data_stream[i]);\n",
              "            $display(\"Data Validator: Valid data stored at index %0d: %0d\", i, data_stream[i]);\n",
              "        end\n",
              "        \n",
              "        $display(\"Data Validator: Processing completed!\");\n",
              "        $display(\"Data Validator: Processed %0d valid data items out of 100 total\", valid_data.size());\n",
              "        \n",
              "        // Display first few valid items for verification\n",
              "        $display(\"Data Validator: First 10 valid items:\");\n",
              "        for (int i = 0; i < 10 && i < valid_data.size(); i++) begin\n",
              "            $display(\"  valid_data[%0d] = %0d\", i, valid_data[i]);\n",
              "        end\n",
              "\n",
              "        $display();\n",
              "\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// data_validator_testbench.sv\n",
              "module data_validator_testbench;  // Testbench module\n",
              "  data_validator DATA_VAL_DUT();  // Instantiate data validator design under test\n",
              "\n",
              "  initial begin\n",
              "    // Dump waves\n",
              "    $dumpfile(\"data_validator_testbench.vcd\");      // Specify the VCD file\n",
              "    $dumpvars(0, data_validator_testbench);         // Dump all variables in the test module\n",
              "    #1;                                             // Wait for a time unit\n",
              "\n",
              "    $display();                                     // Display empty line\n",
              "    $display(\"Testbench: Starting data validator verification...\");\n",
              "    $display();                                     // Display empty line\n",
              "    \n",
              "    // Wait for design to complete processing\n",
              "    #100;\n",
              "    \n",
              "    $display(\"Testbench: Data validator verification completed!\");\n",
              "    $display(\"Testbench: Check output for validation results and statistics.\");\n",
              "    $display();                                     // Display empty line\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Data Validator: Starting data validation process...\n",
            "\n",
            "Data Validator: Test data initialized, beginning validation...\n",
            "Data Validator: Valid data stored at index 0: 42\n",
            "Data Validator: Valid data stored at index 1: 59\n",
            "Data Validator: Valid data stored at index 2: 76\n",
            "Data Validator: Valid data stored at index 3: 93\n",
            "Data Validator: Valid data stored at index 4: 110\n",
            "Data Validator: Valid data stored at index 5: 127\n",
            "Data Validator: Valid data stored at index 6: 144\n",
            "Data Validator: Valid data stored at index 7: 161\n",
            "Data Validator: Valid data stored at index 8: 178\n",
            "Data Validator: Valid data stored at index 9: 195\n",
            "Data Validator: Valid data stored at index 10: 212\n",
            "Data Validator: Valid data stored at index 11: 229\n",
            "Data Validator: Valid data stored at index 12: 246\n",
            "Data Validator: Valid data stored at index 13: 7\n",
            "Data Validator: Valid data stored at index 14: 24\n",
            "Data Validator: Valid data stored at index 15: 41\n",
            "Data Validator: Valid data stored at index 16: 58\n",
            "Data Validator: Valid data stored at index 17: 75\n",
            "Data Validator: Valid data stored at index 18: 92\n",
            "Data Validator: Valid data stored at index 19: 109\n",
            "Data Validator: Valid data stored at index 20: 126\n",
            "Data Validator: Valid data stored at index 21: 143\n",
            "Data Validator: Valid data stored at index 22: 160\n",
            "Data Validator: Valid data stored at index 23: 177\n",
            "Data Validator: Valid data stored at index 24: 194\n",
            "Data Validator: Valid data stored at index 25: 211\n",
            "Data Validator: Valid data stored at index 26: 228\n",
            "Data Validator: Valid data stored at index 27: 245\n",
            "Data Validator: Valid data stored at index 28: 6\n",
            "Data Validator: Valid data stored at index 29: 23\n",
            "Data Validator: Valid data stored at index 30: 40\n",
            "Data Validator: Valid data stored at index 31: 57\n",
            "Data Validator: Valid data stored at index 32: 74\n",
            "Data Validator: Valid data stored at index 33: 91\n",
            "Data Validator: Valid data stored at index 34: 108\n",
            "Data Validator: Valid data stored at index 35: 125\n",
            "Data Validator: Valid data stored at index 36: 142\n",
            "Data Validator: Valid data stored at index 37: 159\n",
            "Data Validator: Valid data stored at index 38: 176\n",
            "Data Validator: Valid data stored at index 39: 193\n",
            "Data Validator: Valid data stored at index 40: 210\n",
            "Data Validator: Valid data stored at index 41: 227\n",
            "Data Validator: Valid data stored at index 42: 244\n",
            "Data Validator: Valid data stored at index 43: 5\n",
            "Data Validator: Valid data stored at index 44: 22\n",
            "Data Validator: Valid data stored at index 45: 39\n",
            "Data Validator: Valid data stored at index 46: 56\n",
            "Data Validator: Valid data stored at index 47: 73\n",
            "Data Validator: Valid data stored at index 48: 90\n",
            "Data Validator: Valid data stored at index 49: 107\n",
            "Data Validator: Valid data stored at index 50: 124\n",
            "Data Validator: Valid data stored at index 51: 141\n",
            "Data Validator: Valid data stored at index 52: 158\n",
            "Data Validator: Valid data stored at index 53: 175\n",
            "Data Validator: Valid data stored at index 54: 192\n",
            "Data Validator: Valid data stored at index 55: 209\n",
            "Data Validator: Valid data stored at index 56: 226\n",
            "Data Validator: Valid data stored at index 57: 243\n",
            "Data Validator: Valid data stored at index 58: 4\n",
            "Data Validator: Valid data stored at index 59: 21\n",
            "Data Validator: Valid data stored at index 60: 38\n",
            "Data Validator: Valid data stored at index 61: 55\n",
            "Data Validator: Valid data stored at index 62: 72\n",
            "Data Validator: Valid data stored at index 63: 89\n",
            "Data Validator: Valid data stored at index 64: 106\n",
            "Data Validator: Valid data stored at index 65: 123\n",
            "Data Validator: Valid data stored at index 66: 140\n",
            "Data Validator: Valid data stored at index 67: 157\n",
            "Data Validator: Valid data stored at index 68: 174\n",
            "Data Validator: Valid data stored at index 69: 191\n",
            "Data Validator: Valid data stored at index 70: 208\n",
            "Data Validator: Valid data stored at index 71: 225\n",
            "Data Validator: Valid data stored at index 72: 242\n",
            "Data Validator: Valid data stored at index 73: 3\n",
            "Data Validator: Valid data stored at index 74: 20\n",
            "Data Validator: Valid data stored at index 75: 37\n",
            "Data Validator: Valid data stored at index 76: 54\n",
            "Data Validator: Valid data stored at index 77: 71\n",
            "Data Validator: Valid data stored at index 78: 88\n",
            "Data Validator: Valid data stored at index 79: 105\n",
            "Data Validator: Valid data stored at index 80: 122\n",
            "Data Validator: Valid data stored at index 81: 139\n",
            "Data Validator: Valid data stored at index 82: 156\n",
            "Data Validator: Valid data stored at index 83: 173\n",
            "Data Validator: Valid data stored at index 84: 190\n",
            "Data Validator: Valid data stored at index 85: 207\n",
            "Data Validator: Valid data stored at index 86: 224\n",
            "Data Validator: Valid data stored at index 87: 241\n",
            "Data Validator: Valid data stored at index 88: 2\n",
            "Data Validator: Valid data stored at index 89: 19\n",
            "Data Validator: Valid data stored at index 90: 36\n",
            "Data Validator: Valid data stored at index 91: 53\n",
            "Data Validator: Valid data stored at index 92: 70\n",
            "Data Validator: Valid data stored at index 93: 87\n",
            "Data Validator: Valid data stored at index 94: 104\n",
            "Data Validator: Valid data stored at index 95: 121\n",
            "Data Validator: Valid data stored at index 96: 138\n",
            "Data Validator: Valid data stored at index 97: 155\n",
            "Data Validator: Valid data stored at index 98: 172\n",
            "Data Validator: Valid data stored at index 99: 189\n",
            "Data Validator: Processing completed!\n",
            "Data Validator: Processed 100 valid data items out of 100 total\n",
            "Data Validator: First 10 valid items:\n",
            "  valid_data[0] = 42\n",
            "  valid_data[1] = 59\n",
            "  valid_data[2] = 76\n",
            "  valid_data[3] = 93\n",
            "  valid_data[4] = 110\n",
            "  valid_data[5] = 127\n",
            "  valid_data[6] = 144\n",
            "  valid_data[7] = 161\n",
            "  valid_data[8] = 178\n",
            "  valid_data[9] = 195\n",
            "\n",
            "\n",
            "Testbench: Starting data validator verification...\n",
            "\n",
            "Testbench: Data validator verification completed!\n",
            "Testbench: Check output for validation results and statistics.\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_14__data_validator/obj_dir directory...\n",
            "Chapter_4_examples/example_14__data_validator/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 15,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_14__data_validator/\"\n",
        "files = [\"data_validator.sv\", \"data_validator_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "de8e322e",
      "metadata": {},
      "source": [
        "### Example 15: Search Algorithm\n",
        "```systemverilog\n",
        "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
        "    foreach (array[i]) begin\n",
        "        if (array[i] == target) begin\n",
        "            return i;  // Found match, return index\n",
        "        end\n",
        "        \n",
        "        // Skip processing for special values\n",
        "        if (array[i] == 8'hXX) begin\n",
        "            continue;\n",
        "        end\n",
        "        \n",
        "        // Additional processing could go here\n",
        "    end\n",
        "    \n",
        "    return -1; // Not found\n",
        "endfunction\n",
        "```"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 16,
      "id": "fcdc8559",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// find_first_match.sv\n",
              "module array_searcher ();               // Array search processor design under test\n",
              "    logic [7:0] test_array[50];\n",
              "    logic [7:0] search_targets[5];\n",
              "    int search_results[5];\n",
              "    \n",
              "    // Function to find first match in array\n",
              "    function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
              "        foreach (array[i]) begin\n",
              "            if (array[i] == target) begin\n",
              "                return i;  // Found match, return index\n",
              "            end\n",
              "            \n",
              "            // Skip processing for special values (undefined/don't care)\n",
              "            if (array[i] === 8'bxxxxxxxx) begin\n",
              "                $display(\"Array Searcher: Skipping undefined value at index %0d\", i);\n",
              "                continue;\n",
              "            end\n",
              "            \n",
              "            // Additional processing could go here for logging\n",
              "            // $display(\"Array Searcher: Checking index %0d, value %0d\", i, array[i]);\n",
              "        end\n",
              "        \n",
              "        return -1; // Not found\n",
              "    endfunction\n",
              "    \n",
              "    initial begin\n",
              "        $display(\"Array Searcher: Starting array search demonstration...\");\n",
              "        $display();\n",
              "        \n",
              "        // Initialize test array with sample data\n",
              "        for (int i = 0; i < 50; i++) begin\n",
              "            if (i == 15 || i == 25) begin\n",
              "                test_array[i] = 8'bxxxxxxxx;  // Insert undefined values\n",
              "            end else begin\n",
              "                test_array[i] = 8'((i * 7 + 13) % 128);  // Generate test pattern\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        // Define search targets\n",
              "        search_targets[0] = 8'd20;\n",
              "        search_targets[1] = 8'd50;\n",
              "        search_targets[2] = 8'd99;\n",
              "        search_targets[3] = 8'd0;\n",
              "        search_targets[4] = 8'd127;\n",
              "        \n",
              "        $display(\"Array Searcher: Test array initialized with 50 elements\");\n",
              "        $display(\"Array Searcher: Undefined values inserted at indices 15 and 25\");\n",
              "        $display();\n",
              "        \n",
              "        // Display first 10 array elements for reference\n",
              "        $display(\"Array Searcher: First 10 array elements:\");\n",
              "        for (int i = 0; i < 10; i++) begin\n",
              "            if (test_array[i] === 8'bxxxxxxxx) begin\n",
              "                $display(\"  test_array[%0d] = XX (undefined)\", i);\n",
              "            end else begin\n",
              "                $display(\"  test_array[%0d] = %0d\", i, test_array[i]);\n",
              "            end\n",
              "        end\n",
              "        $display();\n",
              "        \n",
              "        // Perform searches\n",
              "        $display(\"Array Searcher: Performing searches...\");\n",
              "        foreach (search_targets[j]) begin\n",
              "            search_results[j] = find_first_match(test_array, search_targets[j]);\n",
              "            \n",
              "            if (search_results[j] >= 0) begin\n",
              "                $display(\"Array Searcher: Target %0d found at index %0d\", \n",
              "                        search_targets[j], search_results[j]);\n",
              "            end else begin\n",
              "                $display(\"Array Searcher: Target %0d not found in array\", \n",
              "                        search_targets[j]);\n",
              "            end\n",
              "        end\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Array Searcher: Search operations completed!\");\n",
              "        \n",
              "        // Summary of results\n",
              "        $display(\"Array Searcher: Search Results Summary:\");\n",
              "        foreach (search_targets[k]) begin\n",
              "            $display(\"  Target %0d: %s\", \n",
              "                    search_targets[k], \n",
              "                    (search_results[k] >= 0) ? $sformatf(\"Found at index %0d\", search_results[k]) : \"Not found\");\n",
              "        end\n",
              "        \n",
              "        $display();\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// find_first_match_testbench.sv\n",
              "module find_first_match_testbench;  // Testbench module\n",
              "  array_searcher SEARCH_DUT();  // Instantiate array searcher design under test\n",
              "\n",
              "  initial begin\n",
              "    // Dump waves\n",
              "    $dumpfile(\"find_first_match_testbench.vcd\");      // Specify the VCD file\n",
              "    $dumpvars(0, find_first_match_testbench);         // Dump all variables in the test module\n",
              "    #1;                                               // Wait for a time unit\n",
              "\n",
              "    $display();                                       // Display empty line\n",
              "    $display(\"Testbench: Starting array search function verification...\");\n",
              "    $display();                                       // Display empty line\n",
              "    \n",
              "    // Wait for design to complete processing\n",
              "    #150;\n",
              "    \n",
              "    $display(\"Testbench: Array search function verification completed!\");\n",
              "    $display(\"Testbench: Check output for search results and function behavior.\");\n",
              "    $display();                                       // Display empty line\n",
              "    \n",
              "    // End simulation\n",
              "    $finish;\n",
              "  end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Array Searcher: Starting array search demonstration...\n",
            "\n",
            "Array Searcher: Test array initialized with 50 elements\n",
            "Array Searcher: Undefined values inserted at indices 15 and 25\n",
            "\n",
            "Array Searcher: First 10 array elements:\n",
            "  test_array[0] = 13\n",
            "  test_array[1] = 20\n",
            "  test_array[2] = 27\n",
            "  test_array[3] = 34\n",
            "  test_array[4] = 41\n",
            "  test_array[5] = 48\n",
            "  test_array[6] = 55\n",
            "  test_array[7] = 62\n",
            "  test_array[8] = 69\n",
            "  test_array[9] = 76\n",
            "\n",
            "Array Searcher: Performing searches...\n",
            "Array Searcher: Target 20 found at index 1\n",
            "Array Searcher: Target 50 not found in array\n",
            "Array Searcher: Target 99 not found in array\n",
            "Array Searcher: Target 0 found at index 15\n",
            "Array Searcher: Target 127 not found in array\n",
            "\n",
            "Array Searcher: Search operations completed!\n",
            "Array Searcher: Search Results Summary:\n",
            "  Target 20: Found at index 1\n",
            "  Target 50: Not found\n",
            "  Target 99: Not found\n",
            "  Target 0: Found at index 15\n",
            "  Target 127: Not found\n",
            "\n",
            "\n",
            "Testbench: Starting array search function verification...\n",
            "\n",
            "Testbench: Array search function verification completed!\n",
            "Testbench: Check output for search results and function behavior.\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_15__find_first_match/obj_dir directory...\n",
            "Chapter_4_examples/example_15__find_first_match/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 16,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_15__find_first_match/\"\n",
        "files = [\"find_first_match.sv\", \"find_first_match_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "systemverilog_learning",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.13.3"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 5
}