#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 16 23:36:08 2018
# Process ID: 2796
# Current directory: C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.runs/synth_1
# Command line: vivado.exe -log pipeline_IUM_FPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_IUM_FPGA.tcl
# Log file: C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.runs/synth_1/pipeline_IUM_FPGA.vds
# Journal file: C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipeline_IUM_FPGA.tcl -notrace
Command: synth_design -top pipeline_IUM_FPGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14084 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/AND5.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 357.684 ; gain = 113.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline_IUM_FPGA' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_IUM_FPGA.v:23]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (1#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'pipeline_unsigned_integer_multiplier' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'flopenr' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (2#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/flopenr.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'q' does not match port width (4) of module 'flopenr' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:60]
WARNING: [Synth 8-350] instance 'B_IN_REG' of module 'flopenr' requires 5 connections, but only 4 given [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:56]
WARNING: [Synth 8-689] width (5) of port connection 'q' does not match port width (4) of module 'flopenr' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:66]
WARNING: [Synth 8-350] instance 'A_IN_REG' of module 'flopenr' requires 5 connections, but only 4 given [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:62]
INFO: [Synth 8-638] synthesizing module 'flopenr__parameterized0' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr__parameterized0' (2#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/flopenr.v:23]
WARNING: [Synth 8-350] instance 'P_OUT_REG' of module 'flopenr' requires 5 connections, but only 4 given [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-350] instance 'STAGE_PP2_PLUS_PP3_REG' of module 'flopenr' requires 5 connections, but only 4 given [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:74]
WARNING: [Synth 8-350] instance 'STAGE_PP0_PLUS_PP1_REG' of module 'flopenr' requires 5 connections, but only 4 given [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:80]
INFO: [Synth 8-638] synthesizing module 'AND5' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/AND5.v:23]
INFO: [Synth 8-256] done synthesizing module 'AND5' (3#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/AND5.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'A' does not match port width (4) of module 'AND5' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:86]
WARNING: [Synth 8-689] width (5) of port connection 'A' does not match port width (4) of module 'AND5' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:87]
WARNING: [Synth 8-689] width (5) of port connection 'A' does not match port width (4) of module 'AND5' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:88]
WARNING: [Synth 8-689] width (5) of port connection 'A' does not match port width (4) of module 'AND5' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:89]
INFO: [Synth 8-638] synthesizing module 'bit_shifter_rotator' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/bit_shifter_rotator.v:23]
INFO: [Synth 8-256] done synthesizing module 'bit_shifter_rotator' (4#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/bit_shifter_rotator.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_adder_8bit' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_adder_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_adder_4bit' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_top.v:23]
INFO: [Synth 8-638] synthesizing module 'add_half' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/add_half.v:23]
INFO: [Synth 8-638] synthesizing module 'my_xor' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/my_xor.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_xor' (5#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/my_xor.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_half' (6#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/add_half.v:23]
INFO: [Synth 8-638] synthesizing module 'CLAgen_4bit' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLAgen_4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLAgen_4bit' (7#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLAgen_4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_adder_4bit' (8#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_adder_8bit' (9#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_adder_8bit.v:23]
WARNING: [Synth 8-3848] Net P_final in module/entity pipeline_unsigned_integer_multiplier does not have driver. [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:50]
INFO: [Synth 8-256] done synthesizing module 'pipeline_unsigned_integer_multiplier' (10#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'P_to_BCD_8bit' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/sum_to_bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'P_to_BCD_8bit' (11#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/sum_to_bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (12#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/led_mux.v:35]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (13#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (14#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'pipeline_IUM_FPGA' (15#1) [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_IUM_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 389.063 ; gain = 145.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin B_IN_REG:reset to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:56]
WARNING: [Synth 8-3295] tying undriven pin A_IN_REG:reset to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:62]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:reset to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[7] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[6] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[5] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[4] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[3] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[2] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[1] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin P_OUT_REG:d[0] to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:68]
WARNING: [Synth 8-3295] tying undriven pin STAGE_PP2_PLUS_PP3_REG:reset to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:74]
WARNING: [Synth 8-3295] tying undriven pin STAGE_PP0_PLUS_PP1_REG:reset to constant 0 [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 389.063 ; gain = 145.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/constrs_1/new/UIM_pipeline_FPGA.xdc]
Finished Parsing XDC File [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/constrs_1/new/UIM_pipeline_FPGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/constrs_1/new/UIM_pipeline_FPGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_IUM_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_IUM_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 751.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flopenr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CLA_adder_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/clk_gen.v:9]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.srcs/sources_1/new/clk_gen.v:9]
INFO: [Synth 8-5546] ROM "DBNC/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[7]' (FDC) to 'UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[6] )
INFO: [Synth 8-3886] merging instance 'UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[1]' (FDC) to 'UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[6]) is unused and will be removed from module pipeline_IUM_FPGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 751.309 ; gain = 507.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 763.809 ; gain = 519.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[7]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[6]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[5]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[4]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[1]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/P_OUT_REG/q_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[15]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[14]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[13]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[12]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[11]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[10]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[9]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[8]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[7]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[6]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[5]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[4]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[1]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/history_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (DBNC/debounced_button_reg) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/B_IN_REG/q_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/B_IN_REG/q_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/B_IN_REG/q_reg[1]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/B_IN_REG/q_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/A_IN_REG/q_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/A_IN_REG/q_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/A_IN_REG/q_reg[1]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/A_IN_REG/q_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[7]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[6]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[5]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[4]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP2_PLUS_PP3_REG/q_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[5]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[4]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[3]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[2]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[1]) is unused and will be removed from module pipeline_IUM_FPGA.
WARNING: [Synth 8-3332] Sequential element (UIM/STAGE_PP0_PLUS_PP1_REG/q_reg[0]) is unused and will be removed from module pipeline_IUM_FPGA.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    12|
|6     |LUT4   |     5|
|7     |LUT5   |    10|
|8     |FDRE   |    36|
|9     |IBUF   |    11|
|10    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   110|
|2     |  CLK    |clk_gen |    56|
|3     |  LED    |led_mux |    17|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 765.012 ; gain = 158.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.012 ; gain = 521.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 74 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 768.383 ; gain = 537.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick Schiffer/Documents/School/CMPE125/Labs/parallel_unsigned_integer_multiplier/parallel_unsigned_integer_multiplier.runs/synth_1/pipeline_IUM_FPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_IUM_FPGA_utilization_synth.rpt -pb pipeline_IUM_FPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 768.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 23:36:58 2018...
