<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>CPLD.rpt</ascFile><devFile>/host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xc2c32a.chp</devFile><mfdFile>CPLD.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-16-2012" design="CPLD" device="XC2C32A" eqnType="1" pkg="QFG32" speed="-4" status="1" statusStr="Successful" swVersion="O.76xd" time="  6:00PM" version="1.0"/><pin id="FB1_MC4_PIN3" iostd="LVCMOS18" pinnum="3" signal="ADDR0" use="O"/><pin id="FB1_MC5_PIN2" iostd="LVCMOS18" pinnum="2" signal="ADDR1" use="O"/><pin id="FB1_MC6_PIN1" iostd="LVCMOS18" pinnum="1" signal="BANK0" use="O"/><pin id="FB1_MC7_PIN32" iostd="LVCMOS18" pinnum="32" signal="BANK1" use="O"/><pin id="FB1_MC8_PIN31" iostd="LVCMOS18" pinnum="31" signal="MAPRAM" use="O"/><pin id="FB1_MC9_PIN30" pinnum="30"/><pin id="FB1_MC10_PIN29" pinnum="29"/><pin id="FB1_MC11_PIN28" pinnum="28"/><pin id="FB1_MC12_PIN24" pinnum="24"/><pin id="FB1_MC14_PIN23" pinnum="23"/><pin id="FB2_MC1_PIN5" pinnum="5"/><pin id="FB2_MC5_PIN6" pinnum="6"/><pin id="FB2_MC6_PIN7" pinnum="7"/><pin id="FB2_MC7_PIN8" pinnum="8"/><pin id="FB2_MC8_PIN9" pinnum="9"/><pin id="FB2_MC9_PIN10" pinnum="10"/><pin id="FB2_MC12_PIN13" pinnum="13"/><pin id="FB2_MC13_PIN17" pinnum="17"/><pin id="FB2_MC14_PIN18" pinnum="18"/><pin id="FB2_MC15_PIN19" pinnum="19"/><pin id="FB_PIN4" pinnum="4" use="VCCAUX"/><pin id="FB_PIN12" pinnum="12" use="VCCIO-UNUSED"/><pin id="FB_PIN20" pinnum="20" use="VCC"/><pin id="FB_PIN27" pinnum="27" use="VCCIO-1.8"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN3" sigUse="0" signal="ADDR0"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2" sigUse="0" signal="ADDR1"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN1" sigUse="0" signal="BANK0"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN32" sigUse="0" signal="BANK1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN31" sigUse="0" signal="MAPRAM"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN30"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN29"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN28"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN24"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN23"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/><equation id="ADDR0"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="ADDR1"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="BANK0"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="BANK1"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="MAPRAM"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN5"/><macrocell id="FB2_MC2"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN6"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN7"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN8"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN9"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN10"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN13"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN17"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN18"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN19"/><macrocell id="FB2_MC16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'CPLD.ise'.</warning><warning>Cpld:1006 - Design 'CPLD' has no inputs.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c*-*-*" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/></document>
