

================================================================
== Vitis HLS Report for 'calculateLayer2'
================================================================
* Date:           Mon Dec 30 16:17:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.160 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26424|    26424|  1.321 ms|  1.321 ms|  26424|  26424|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3  |    26422|    26422|        85|         26|          1|  1014|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 26, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HW_CNN.cpp:40]   --->   Operation 88 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HW_CNN.cpp:40]   --->   Operation 89 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 90 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HW_CNN.cpp:40]   --->   Operation 91 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 92 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Weights_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_buff = alloca i64 1" [HW_CNN.cpp:41]   --->   Operation 95 'alloca' 'conv_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_buff_addr = getelementptr i32 %conv_buff, i64 0, i64 0"   --->   Operation 96 'getelementptr' 'conv_buff_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_buff_addr_10 = getelementptr i32 %conv_buff, i64 0, i64 840" [HW_CNN.cpp:55]   --->   Operation 97 'getelementptr' 'conv_buff_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_buff_addr_11 = getelementptr i32 %conv_buff, i64 0, i64 839" [HW_CNN.cpp:55]   --->   Operation 98 'getelementptr' 'conv_buff_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_buff_addr_12 = getelementptr i32 %conv_buff, i64 0, i64 838" [HW_CNN.cpp:55]   --->   Operation 99 'getelementptr' 'conv_buff_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_buff_addr_13 = getelementptr i32 %conv_buff, i64 0, i64 837" [HW_CNN.cpp:55]   --->   Operation 100 'getelementptr' 'conv_buff_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_buff_addr_14 = getelementptr i32 %conv_buff, i64 0, i64 836" [HW_CNN.cpp:55]   --->   Operation 101 'getelementptr' 'conv_buff_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_buff_addr_15 = getelementptr i32 %conv_buff, i64 0, i64 835" [HW_CNN.cpp:55]   --->   Operation 102 'getelementptr' 'conv_buff_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_buff_addr_16 = getelementptr i32 %conv_buff, i64 0, i64 834" [HW_CNN.cpp:55]   --->   Operation 103 'getelementptr' 'conv_buff_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_buff_addr_17 = getelementptr i32 %conv_buff, i64 0, i64 833" [HW_CNN.cpp:55]   --->   Operation 104 'getelementptr' 'conv_buff_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_buff_addr_18 = getelementptr i32 %conv_buff, i64 0, i64 832" [HW_CNN.cpp:55]   --->   Operation 105 'getelementptr' 'conv_buff_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 0, i3 %i" [HW_CNN.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 0, i4 %j" [HW_CNN.cpp:40]   --->   Operation 109 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 0, i4 %k" [HW_CNN.cpp:40]   --->   Operation 110 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln43 = br void %VITIS_LOOP_48_4" [HW_CNN.cpp:43]   --->   Operation 111 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [HW_CNN.cpp:43]   --->   Operation 112 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten12_load, i10 1014" [HW_CNN.cpp:43]   --->   Operation 113 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln43 = add i10 %indvar_flatten12_load, i10 1" [HW_CNN.cpp:43]   --->   Operation 114 'add' 'add_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc47, void %for.end49" [HW_CNN.cpp:43]   --->   Operation 115 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [HW_CNN.cpp:44]   --->   Operation 116 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [HW_CNN.cpp:43]   --->   Operation 117 'load' 'i_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.91ns)   --->   "%icmp_ln44 = icmp_eq  i8 %indvar_flatten_load, i8 169" [HW_CNN.cpp:44]   --->   Operation 118 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.65ns)   --->   "%add_ln43_1 = add i3 %i_load, i3 1" [HW_CNN.cpp:43]   --->   Operation 119 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.98ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i3 %add_ln43_1, i3 %i_load" [HW_CNN.cpp:43]   --->   Operation 120 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %select_ln43" [HW_CNN.cpp:44]   --->   Operation 121 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 122 [3/3] (1.05ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln44 = mul i10 %zext_ln44, i10 169" [HW_CNN.cpp:44]   --->   Operation 122 'mul' 'mul_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:47]   --->   Operation 123 'read' 'Layer1_Weights_stream_read' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln44_1 = add i8 %indvar_flatten_load, i8 1" [HW_CNN.cpp:44]   --->   Operation 124 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (1.24ns)   --->   "%select_ln44_1 = select i1 %icmp_ln44, i8 1, i8 %add_ln44_1" [HW_CNN.cpp:44]   --->   Operation 125 'select' 'select_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %indvar_flatten12" [HW_CNN.cpp:43]   --->   Operation 126 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 %select_ln43, i3 %i" [HW_CNN.cpp:40]   --->   Operation 127 'store' 'store_ln40' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln44 = store i8 %select_ln44_1, i8 %indvar_flatten" [HW_CNN.cpp:44]   --->   Operation 128 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [HW_CNN.cpp:45]   --->   Operation 129 'load' 'k_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [HW_CNN.cpp:40]   --->   Operation 130 'load' 'j_load' <Predicate = (!icmp_ln43 & !icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.02ns)   --->   "%select_ln40 = select i1 %icmp_ln44, i4 0, i4 %j_load" [HW_CNN.cpp:40]   --->   Operation 131 'select' 'select_ln40' <Predicate = (!icmp_ln43)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln44, i1 1" [HW_CNN.cpp:40]   --->   Operation 132 'xor' 'xor_ln40' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.73ns)   --->   "%icmp_ln45 = icmp_eq  i4 %k_load, i4 13" [HW_CNN.cpp:45]   --->   Operation 133 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [HW_CNN.cpp:40]   --->   Operation 134 'and' 'and_ln40' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln44 = add i4 %select_ln40, i4 1" [HW_CNN.cpp:44]   --->   Operation 135 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%or_ln40 = or i1 %and_ln40, i1 %icmp_ln44" [HW_CNN.cpp:40]   --->   Operation 136 'or' 'or_ln40' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %or_ln40, i4 0, i4 %k_load" [HW_CNN.cpp:40]   --->   Operation 137 'select' 'select_ln40_1' <Predicate = (!icmp_ln43)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.02ns)   --->   "%select_ln44 = select i1 %and_ln40, i4 %add_ln44, i4 %select_ln40" [HW_CNN.cpp:44]   --->   Operation 138 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [2/3] (1.05ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln44 = mul i10 %zext_ln44, i10 169" [HW_CNN.cpp:44]   --->   Operation 139 'mul' 'mul_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %select_ln44" [HW_CNN.cpp:44]   --->   Operation 140 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 141 [3/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%empty = mul i8 %zext_ln44_1, i8 13" [HW_CNN.cpp:44]   --->   Operation 141 'mul' 'empty' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 142 'read' 'Layer1_Neurons_stream_read' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %Layer1_Neurons_stream_read" [HW_CNN.cpp:54]   --->   Operation 143 'bitcast' 'bitcast_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.61ns)   --->   "%p_027 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr, i32 %bitcast_ln54, i1 1" [HW_CNN.cpp:54]   --->   Operation 144 'memshiftread' 'p_027' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_2 : Operation 145 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 145 'read' 'Layer1_Weights_stream_read_1' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 146 [1/1] (1.73ns)   --->   "%add_ln45 = add i4 %select_ln40_1, i4 1" [HW_CNN.cpp:45]   --->   Operation 146 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %select_ln44, i4 %j" [HW_CNN.cpp:40]   --->   Operation 147 'store' 'store_ln40' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %add_ln45, i4 %k" [HW_CNN.cpp:40]   --->   Operation 148 'store' 'store_ln40' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 15.0>
ST_3 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln44 = mul i10 %zext_ln44, i10 169" [HW_CNN.cpp:44]   --->   Operation 149 'mul' 'mul_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%empty = mul i8 %zext_ln44_1, i8 13" [HW_CNN.cpp:44]   --->   Operation 150 'mul' 'empty' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i4 %select_ln40_1" [HW_CNN.cpp:45]   --->   Operation 151 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %Layer1_Weights_stream_read_1" [HW_CNN.cpp:55]   --->   Operation 152 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 153 'read' 'Layer1_Neurons_stream_read_1' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %Layer1_Neurons_stream_read_1" [HW_CNN.cpp:54]   --->   Operation 154 'bitcast' 'bitcast_ln54_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.61ns)   --->   "%p_s = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_10, i32 %bitcast_ln54_1, i1 1" [HW_CNN.cpp:54]   --->   Operation 155 'memshiftread' 'p_s' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_3 : Operation 156 [2/2] (12.3ns)   --->   "%mul = fmul i32 %p_s, i32 %bitcast_ln55" [HW_CNN.cpp:55]   --->   Operation 156 'fmul' 'mul' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 157 'read' 'Layer1_Weights_stream_read_2' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i10 %mul_ln44, i10 %zext_ln45_1" [HW_CNN.cpp:58]   --->   Operation 158 'add' 'add_ln58_1' <Predicate = (!icmp_ln43)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%empty = mul i8 %zext_ln44_1, i8 13" [HW_CNN.cpp:44]   --->   Operation 159 'mul' 'empty' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%zext_ln45 = zext i8 %empty" [HW_CNN.cpp:45]   --->   Operation 160 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer1_Weights_stream_read" [HW_CNN.cpp:47]   --->   Operation 161 'bitcast' 'somme' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 162 [1/2] (12.3ns)   --->   "%mul = fmul i32 %p_s, i32 %bitcast_ln55" [HW_CNN.cpp:55]   --->   Operation 162 'fmul' 'mul' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [2/2] (22.5ns)   --->   "%somme_26 = fadd i32 %somme, i32 %mul" [HW_CNN.cpp:55]   --->   Operation 163 'fadd' 'somme_26' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %Layer1_Weights_stream_read_2" [HW_CNN.cpp:55]   --->   Operation 164 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 165 'read' 'Layer1_Neurons_stream_read_2' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i32 %Layer1_Neurons_stream_read_2" [HW_CNN.cpp:54]   --->   Operation 166 'bitcast' 'bitcast_ln54_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.61ns)   --->   "%p_24 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_11, i32 %bitcast_ln54_2, i1 1" [HW_CNN.cpp:54]   --->   Operation 167 'memshiftread' 'p_24' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_4 : Operation 168 [2/2] (12.3ns)   --->   "%mul_s = fmul i32 %p_24, i32 %bitcast_ln55_1" [HW_CNN.cpp:55]   --->   Operation 168 'fmul' 'mul_s' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 169 'read' 'Layer1_Weights_stream_read_3' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i10 %mul_ln44, i10 %zext_ln45_1" [HW_CNN.cpp:58]   --->   Operation 170 'add' 'add_ln58_1' <Predicate = (!icmp_ln43)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i10 %add_ln58_1, i10 %zext_ln45" [HW_CNN.cpp:58]   --->   Operation 171 'add' 'add_ln58' <Predicate = (!icmp_ln43)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 172 [1/2] (22.5ns)   --->   "%somme_26 = fadd i32 %somme, i32 %mul" [HW_CNN.cpp:55]   --->   Operation 172 'fadd' 'somme_26' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (12.3ns)   --->   "%mul_s = fmul i32 %p_24, i32 %bitcast_ln55_1" [HW_CNN.cpp:55]   --->   Operation 173 'fmul' 'mul_s' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %Layer1_Weights_stream_read_3" [HW_CNN.cpp:55]   --->   Operation 174 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 175 'read' 'Layer1_Neurons_stream_read_3' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln54_3 = bitcast i32 %Layer1_Neurons_stream_read_3" [HW_CNN.cpp:54]   --->   Operation 176 'bitcast' 'bitcast_ln54_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.61ns)   --->   "%p_25 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_12, i32 %bitcast_ln54_3, i1 1" [HW_CNN.cpp:54]   --->   Operation 177 'memshiftread' 'p_25' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_5 : Operation 178 [2/2] (12.3ns)   --->   "%mul_5 = fmul i32 %p_25, i32 %bitcast_ln55_2" [HW_CNN.cpp:55]   --->   Operation 178 'fmul' 'mul_5' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 179 'read' 'Layer1_Weights_stream_read_4' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 180 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i10 %add_ln58_1, i10 %zext_ln45" [HW_CNN.cpp:58]   --->   Operation 180 'add' 'add_ln58' <Predicate = (!icmp_ln43)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 181 [2/2] (22.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul_s" [HW_CNN.cpp:55]   --->   Operation 181 'fadd' 'somme_27' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/2] (12.3ns)   --->   "%mul_5 = fmul i32 %p_25, i32 %bitcast_ln55_2" [HW_CNN.cpp:55]   --->   Operation 182 'fmul' 'mul_5' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %Layer1_Weights_stream_read_4" [HW_CNN.cpp:55]   --->   Operation 183 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 184 'read' 'Layer1_Neurons_stream_read_4' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln54_4 = bitcast i32 %Layer1_Neurons_stream_read_4" [HW_CNN.cpp:54]   --->   Operation 185 'bitcast' 'bitcast_ln54_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.61ns)   --->   "%p_26 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_13, i32 %bitcast_ln54_4, i1 1" [HW_CNN.cpp:54]   --->   Operation 186 'memshiftread' 'p_26' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_6 : Operation 187 [2/2] (12.3ns)   --->   "%mul_6 = fmul i32 %p_26, i32 %bitcast_ln55_3" [HW_CNN.cpp:55]   --->   Operation 187 'fmul' 'mul_6' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 188 'read' 'Layer1_Weights_stream_read_5' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 189 [1/2] (22.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul_s" [HW_CNN.cpp:55]   --->   Operation 189 'fadd' 'somme_27' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/2] (12.3ns)   --->   "%mul_6 = fmul i32 %p_26, i32 %bitcast_ln55_3" [HW_CNN.cpp:55]   --->   Operation 190 'fmul' 'mul_6' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %Layer1_Weights_stream_read_5" [HW_CNN.cpp:55]   --->   Operation 191 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 192 'read' 'Layer1_Neurons_stream_read_5' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln54_5 = bitcast i32 %Layer1_Neurons_stream_read_5" [HW_CNN.cpp:54]   --->   Operation 193 'bitcast' 'bitcast_ln54_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.61ns)   --->   "%p_27 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_14, i32 %bitcast_ln54_5, i1 1" [HW_CNN.cpp:54]   --->   Operation 194 'memshiftread' 'p_27' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_7 : Operation 195 [2/2] (12.3ns)   --->   "%mul_7 = fmul i32 %p_27, i32 %bitcast_ln55_4" [HW_CNN.cpp:55]   --->   Operation 195 'fmul' 'mul_7' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 196 'read' 'Layer1_Weights_stream_read_6' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 197 [2/2] (22.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul_5" [HW_CNN.cpp:55]   --->   Operation 197 'fadd' 'somme_28' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/2] (12.3ns)   --->   "%mul_7 = fmul i32 %p_27, i32 %bitcast_ln55_4" [HW_CNN.cpp:55]   --->   Operation 198 'fmul' 'mul_7' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i32 %Layer1_Weights_stream_read_6" [HW_CNN.cpp:55]   --->   Operation 199 'bitcast' 'bitcast_ln55_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 200 'read' 'Layer1_Neurons_stream_read_6' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln54_6 = bitcast i32 %Layer1_Neurons_stream_read_6" [HW_CNN.cpp:54]   --->   Operation 201 'bitcast' 'bitcast_ln54_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (1.61ns)   --->   "%p_28 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_11, i32 %bitcast_ln54_6, i1 1" [HW_CNN.cpp:54]   --->   Operation 202 'memshiftread' 'p_28' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_8 : Operation 203 [2/2] (12.3ns)   --->   "%mul_1 = fmul i32 %p_28, i32 %bitcast_ln55_5" [HW_CNN.cpp:55]   --->   Operation 203 'fmul' 'mul_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 204 'read' 'Layer1_Weights_stream_read_7' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 205 [1/2] (22.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul_5" [HW_CNN.cpp:55]   --->   Operation 205 'fadd' 'somme_28' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/2] (12.3ns)   --->   "%mul_1 = fmul i32 %p_28, i32 %bitcast_ln55_5" [HW_CNN.cpp:55]   --->   Operation 206 'fmul' 'mul_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i32 %Layer1_Weights_stream_read_7" [HW_CNN.cpp:55]   --->   Operation 207 'bitcast' 'bitcast_ln55_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 208 'read' 'Layer1_Neurons_stream_read_7' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln54_7 = bitcast i32 %Layer1_Neurons_stream_read_7" [HW_CNN.cpp:54]   --->   Operation 209 'bitcast' 'bitcast_ln54_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (1.61ns)   --->   "%p_29 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_12, i32 %bitcast_ln54_7, i1 1" [HW_CNN.cpp:54]   --->   Operation 210 'memshiftread' 'p_29' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_9 : Operation 211 [2/2] (12.3ns)   --->   "%mul_1_1 = fmul i32 %p_29, i32 %bitcast_ln55_6" [HW_CNN.cpp:55]   --->   Operation 211 'fmul' 'mul_1_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_8 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 212 'read' 'Layer1_Weights_stream_read_8' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 213 [2/2] (22.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul_6" [HW_CNN.cpp:55]   --->   Operation 213 'fadd' 'somme_29' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/2] (12.3ns)   --->   "%mul_1_1 = fmul i32 %p_29, i32 %bitcast_ln55_6" [HW_CNN.cpp:55]   --->   Operation 214 'fmul' 'mul_1_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i32 %Layer1_Weights_stream_read_8" [HW_CNN.cpp:55]   --->   Operation 215 'bitcast' 'bitcast_ln55_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_8 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 216 'read' 'Layer1_Neurons_stream_read_8' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln54_8 = bitcast i32 %Layer1_Neurons_stream_read_8" [HW_CNN.cpp:54]   --->   Operation 217 'bitcast' 'bitcast_ln54_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (1.61ns)   --->   "%p_30 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_13, i32 %bitcast_ln54_8, i1 1" [HW_CNN.cpp:54]   --->   Operation 218 'memshiftread' 'p_30' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_10 : Operation 219 [2/2] (12.3ns)   --->   "%mul_1_2 = fmul i32 %p_30, i32 %bitcast_ln55_7" [HW_CNN.cpp:55]   --->   Operation 219 'fmul' 'mul_1_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_9 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 220 'read' 'Layer1_Weights_stream_read_9' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 221 [1/2] (22.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul_6" [HW_CNN.cpp:55]   --->   Operation 221 'fadd' 'somme_29' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/2] (12.3ns)   --->   "%mul_1_2 = fmul i32 %p_30, i32 %bitcast_ln55_7" [HW_CNN.cpp:55]   --->   Operation 222 'fmul' 'mul_1_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i32 %Layer1_Weights_stream_read_9" [HW_CNN.cpp:55]   --->   Operation 223 'bitcast' 'bitcast_ln55_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_9 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 224 'read' 'Layer1_Neurons_stream_read_9' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln54_9 = bitcast i32 %Layer1_Neurons_stream_read_9" [HW_CNN.cpp:54]   --->   Operation 225 'bitcast' 'bitcast_ln54_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (1.61ns)   --->   "%p_31 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_14, i32 %bitcast_ln54_9, i1 1" [HW_CNN.cpp:54]   --->   Operation 226 'memshiftread' 'p_31' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_11 : Operation 227 [2/2] (12.3ns)   --->   "%mul_1_3 = fmul i32 %p_31, i32 %bitcast_ln55_8" [HW_CNN.cpp:55]   --->   Operation 227 'fmul' 'mul_1_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 228 'read' 'Layer1_Weights_stream_read_10' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 229 [2/2] (22.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul_7" [HW_CNN.cpp:55]   --->   Operation 229 'fadd' 'somme_30' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/2] (12.3ns)   --->   "%mul_1_3 = fmul i32 %p_31, i32 %bitcast_ln55_8" [HW_CNN.cpp:55]   --->   Operation 230 'fmul' 'mul_1_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i32 %Layer1_Weights_stream_read_10" [HW_CNN.cpp:55]   --->   Operation 231 'bitcast' 'bitcast_ln55_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 232 'read' 'Layer1_Neurons_stream_read_10' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln54_10 = bitcast i32 %Layer1_Neurons_stream_read_10" [HW_CNN.cpp:54]   --->   Operation 233 'bitcast' 'bitcast_ln54_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.61ns)   --->   "%p_32 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_15, i32 %bitcast_ln54_10, i1 1" [HW_CNN.cpp:54]   --->   Operation 234 'memshiftread' 'p_32' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_12 : Operation 235 [2/2] (12.3ns)   --->   "%mul_1_4 = fmul i32 %p_32, i32 %bitcast_ln55_9" [HW_CNN.cpp:55]   --->   Operation 235 'fmul' 'mul_1_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 236 'read' 'Layer1_Weights_stream_read_11' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 237 [1/2] (22.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul_7" [HW_CNN.cpp:55]   --->   Operation 237 'fadd' 'somme_30' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/2] (12.3ns)   --->   "%mul_1_4 = fmul i32 %p_32, i32 %bitcast_ln55_9" [HW_CNN.cpp:55]   --->   Operation 238 'fmul' 'mul_1_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i32 %Layer1_Weights_stream_read_11" [HW_CNN.cpp:55]   --->   Operation 239 'bitcast' 'bitcast_ln55_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 240 'read' 'Layer1_Neurons_stream_read_11' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln54_11 = bitcast i32 %Layer1_Neurons_stream_read_11" [HW_CNN.cpp:54]   --->   Operation 241 'bitcast' 'bitcast_ln54_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (1.61ns)   --->   "%p_33 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_12, i32 %bitcast_ln54_11, i1 1" [HW_CNN.cpp:54]   --->   Operation 242 'memshiftread' 'p_33' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_13 : Operation 243 [2/2] (12.3ns)   --->   "%mul_2 = fmul i32 %p_33, i32 %bitcast_ln55_10" [HW_CNN.cpp:55]   --->   Operation 243 'fmul' 'mul_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_12 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 244 'read' 'Layer1_Weights_stream_read_12' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 245 [2/2] (22.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul_1" [HW_CNN.cpp:55]   --->   Operation 245 'fadd' 'somme_31' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/2] (12.3ns)   --->   "%mul_2 = fmul i32 %p_33, i32 %bitcast_ln55_10" [HW_CNN.cpp:55]   --->   Operation 246 'fmul' 'mul_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i32 %Layer1_Weights_stream_read_12" [HW_CNN.cpp:55]   --->   Operation 247 'bitcast' 'bitcast_ln55_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_12 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 248 'read' 'Layer1_Neurons_stream_read_12' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln54_12 = bitcast i32 %Layer1_Neurons_stream_read_12" [HW_CNN.cpp:54]   --->   Operation 249 'bitcast' 'bitcast_ln54_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (1.61ns)   --->   "%p_34 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_13, i32 %bitcast_ln54_12, i1 1" [HW_CNN.cpp:54]   --->   Operation 250 'memshiftread' 'p_34' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_14 : Operation 251 [2/2] (12.3ns)   --->   "%mul_2_1 = fmul i32 %p_34, i32 %bitcast_ln55_11" [HW_CNN.cpp:55]   --->   Operation 251 'fmul' 'mul_2_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 252 'read' 'Layer1_Weights_stream_read_13' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 253 [1/2] (22.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul_1" [HW_CNN.cpp:55]   --->   Operation 253 'fadd' 'somme_31' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/2] (12.3ns)   --->   "%mul_2_1 = fmul i32 %p_34, i32 %bitcast_ln55_11" [HW_CNN.cpp:55]   --->   Operation 254 'fmul' 'mul_2_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i32 %Layer1_Weights_stream_read_13" [HW_CNN.cpp:55]   --->   Operation 255 'bitcast' 'bitcast_ln55_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 256 'read' 'Layer1_Neurons_stream_read_13' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln54_13 = bitcast i32 %Layer1_Neurons_stream_read_13" [HW_CNN.cpp:54]   --->   Operation 257 'bitcast' 'bitcast_ln54_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (1.61ns)   --->   "%p_35 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_14, i32 %bitcast_ln54_13, i1 1" [HW_CNN.cpp:54]   --->   Operation 258 'memshiftread' 'p_35' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_15 : Operation 259 [2/2] (12.3ns)   --->   "%mul_2_2 = fmul i32 %p_35, i32 %bitcast_ln55_12" [HW_CNN.cpp:55]   --->   Operation 259 'fmul' 'mul_2_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_14 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 260 'read' 'Layer1_Weights_stream_read_14' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 261 [2/2] (22.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul_1_1" [HW_CNN.cpp:55]   --->   Operation 261 'fadd' 'somme_32' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/2] (12.3ns)   --->   "%mul_2_2 = fmul i32 %p_35, i32 %bitcast_ln55_12" [HW_CNN.cpp:55]   --->   Operation 262 'fmul' 'mul_2_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i32 %Layer1_Weights_stream_read_14" [HW_CNN.cpp:55]   --->   Operation 263 'bitcast' 'bitcast_ln55_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_14 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 264 'read' 'Layer1_Neurons_stream_read_14' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln54_14 = bitcast i32 %Layer1_Neurons_stream_read_14" [HW_CNN.cpp:54]   --->   Operation 265 'bitcast' 'bitcast_ln54_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (1.61ns)   --->   "%p_36 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_15, i32 %bitcast_ln54_14, i1 1" [HW_CNN.cpp:54]   --->   Operation 266 'memshiftread' 'p_36' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_16 : Operation 267 [2/2] (12.3ns)   --->   "%mul_2_3 = fmul i32 %p_36, i32 %bitcast_ln55_13" [HW_CNN.cpp:55]   --->   Operation 267 'fmul' 'mul_2_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_15 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 268 'read' 'Layer1_Weights_stream_read_15' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 269 [1/2] (22.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul_1_1" [HW_CNN.cpp:55]   --->   Operation 269 'fadd' 'somme_32' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [1/2] (12.3ns)   --->   "%mul_2_3 = fmul i32 %p_36, i32 %bitcast_ln55_13" [HW_CNN.cpp:55]   --->   Operation 270 'fmul' 'mul_2_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i32 %Layer1_Weights_stream_read_15" [HW_CNN.cpp:55]   --->   Operation 271 'bitcast' 'bitcast_ln55_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_15 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 272 'read' 'Layer1_Neurons_stream_read_15' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln54_15 = bitcast i32 %Layer1_Neurons_stream_read_15" [HW_CNN.cpp:54]   --->   Operation 273 'bitcast' 'bitcast_ln54_15' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (1.61ns)   --->   "%p_37 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_16, i32 %bitcast_ln54_15, i1 1" [HW_CNN.cpp:54]   --->   Operation 274 'memshiftread' 'p_37' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_17 : Operation 275 [2/2] (12.3ns)   --->   "%mul_2_4 = fmul i32 %p_37, i32 %bitcast_ln55_14" [HW_CNN.cpp:55]   --->   Operation 275 'fmul' 'mul_2_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_16 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 276 'read' 'Layer1_Weights_stream_read_16' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 277 [2/2] (22.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul_1_2" [HW_CNN.cpp:55]   --->   Operation 277 'fadd' 'somme_33' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/2] (12.3ns)   --->   "%mul_2_4 = fmul i32 %p_37, i32 %bitcast_ln55_14" [HW_CNN.cpp:55]   --->   Operation 278 'fmul' 'mul_2_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i32 %Layer1_Weights_stream_read_16" [HW_CNN.cpp:55]   --->   Operation 279 'bitcast' 'bitcast_ln55_15' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_16 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 280 'read' 'Layer1_Neurons_stream_read_16' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln54_16 = bitcast i32 %Layer1_Neurons_stream_read_16" [HW_CNN.cpp:54]   --->   Operation 281 'bitcast' 'bitcast_ln54_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (1.61ns)   --->   "%p_38 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_13, i32 %bitcast_ln54_16, i1 1" [HW_CNN.cpp:54]   --->   Operation 282 'memshiftread' 'p_38' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_18 : Operation 283 [2/2] (12.3ns)   --->   "%mul_3 = fmul i32 %p_38, i32 %bitcast_ln55_15" [HW_CNN.cpp:55]   --->   Operation 283 'fmul' 'mul_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_17 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 284 'read' 'Layer1_Weights_stream_read_17' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 285 [1/2] (22.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul_1_2" [HW_CNN.cpp:55]   --->   Operation 285 'fadd' 'somme_33' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/2] (12.3ns)   --->   "%mul_3 = fmul i32 %p_38, i32 %bitcast_ln55_15" [HW_CNN.cpp:55]   --->   Operation 286 'fmul' 'mul_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i32 %Layer1_Weights_stream_read_17" [HW_CNN.cpp:55]   --->   Operation 287 'bitcast' 'bitcast_ln55_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_17 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 288 'read' 'Layer1_Neurons_stream_read_17' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln54_17 = bitcast i32 %Layer1_Neurons_stream_read_17" [HW_CNN.cpp:54]   --->   Operation 289 'bitcast' 'bitcast_ln54_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (1.61ns)   --->   "%p_39 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_14, i32 %bitcast_ln54_17, i1 1" [HW_CNN.cpp:54]   --->   Operation 290 'memshiftread' 'p_39' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_19 : Operation 291 [2/2] (12.3ns)   --->   "%mul_3_1 = fmul i32 %p_39, i32 %bitcast_ln55_16" [HW_CNN.cpp:55]   --->   Operation 291 'fmul' 'mul_3_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_18 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 292 'read' 'Layer1_Weights_stream_read_18' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 293 [2/2] (22.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul_1_3" [HW_CNN.cpp:55]   --->   Operation 293 'fadd' 'somme_34' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/2] (12.3ns)   --->   "%mul_3_1 = fmul i32 %p_39, i32 %bitcast_ln55_16" [HW_CNN.cpp:55]   --->   Operation 294 'fmul' 'mul_3_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln55_17 = bitcast i32 %Layer1_Weights_stream_read_18" [HW_CNN.cpp:55]   --->   Operation 295 'bitcast' 'bitcast_ln55_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_18 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 296 'read' 'Layer1_Neurons_stream_read_18' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln54_18 = bitcast i32 %Layer1_Neurons_stream_read_18" [HW_CNN.cpp:54]   --->   Operation 297 'bitcast' 'bitcast_ln54_18' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (1.61ns)   --->   "%p_40 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_15, i32 %bitcast_ln54_18, i1 1" [HW_CNN.cpp:54]   --->   Operation 298 'memshiftread' 'p_40' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_20 : Operation 299 [2/2] (12.3ns)   --->   "%mul_3_2 = fmul i32 %p_40, i32 %bitcast_ln55_17" [HW_CNN.cpp:55]   --->   Operation 299 'fmul' 'mul_3_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_19 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 300 'read' 'Layer1_Weights_stream_read_19' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 301 [1/2] (22.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul_1_3" [HW_CNN.cpp:55]   --->   Operation 301 'fadd' 'somme_34' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/2] (12.3ns)   --->   "%mul_3_2 = fmul i32 %p_40, i32 %bitcast_ln55_17" [HW_CNN.cpp:55]   --->   Operation 302 'fmul' 'mul_3_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln55_18 = bitcast i32 %Layer1_Weights_stream_read_19" [HW_CNN.cpp:55]   --->   Operation 303 'bitcast' 'bitcast_ln55_18' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_19 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 304 'read' 'Layer1_Neurons_stream_read_19' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln54_19 = bitcast i32 %Layer1_Neurons_stream_read_19" [HW_CNN.cpp:54]   --->   Operation 305 'bitcast' 'bitcast_ln54_19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (1.61ns)   --->   "%p_41 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_16, i32 %bitcast_ln54_19, i1 1" [HW_CNN.cpp:54]   --->   Operation 306 'memshiftread' 'p_41' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_21 : Operation 307 [2/2] (12.3ns)   --->   "%mul_3_3 = fmul i32 %p_41, i32 %bitcast_ln55_18" [HW_CNN.cpp:55]   --->   Operation 307 'fmul' 'mul_3_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_20 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 308 'read' 'Layer1_Weights_stream_read_20' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 309 [2/2] (22.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul_1_4" [HW_CNN.cpp:55]   --->   Operation 309 'fadd' 'somme_35' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/2] (12.3ns)   --->   "%mul_3_3 = fmul i32 %p_41, i32 %bitcast_ln55_18" [HW_CNN.cpp:55]   --->   Operation 310 'fmul' 'mul_3_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln55_19 = bitcast i32 %Layer1_Weights_stream_read_20" [HW_CNN.cpp:55]   --->   Operation 311 'bitcast' 'bitcast_ln55_19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_20 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 312 'read' 'Layer1_Neurons_stream_read_20' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln54_20 = bitcast i32 %Layer1_Neurons_stream_read_20" [HW_CNN.cpp:54]   --->   Operation 313 'bitcast' 'bitcast_ln54_20' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (1.61ns)   --->   "%p_42 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_17, i32 %bitcast_ln54_20, i1 1" [HW_CNN.cpp:54]   --->   Operation 314 'memshiftread' 'p_42' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_22 : Operation 315 [2/2] (12.3ns)   --->   "%mul_3_4 = fmul i32 %p_42, i32 %bitcast_ln55_19" [HW_CNN.cpp:55]   --->   Operation 315 'fmul' 'mul_3_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_21 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 316 'read' 'Layer1_Weights_stream_read_21' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 317 [1/2] (22.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul_1_4" [HW_CNN.cpp:55]   --->   Operation 317 'fadd' 'somme_35' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/2] (12.3ns)   --->   "%mul_3_4 = fmul i32 %p_42, i32 %bitcast_ln55_19" [HW_CNN.cpp:55]   --->   Operation 318 'fmul' 'mul_3_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln55_20 = bitcast i32 %Layer1_Weights_stream_read_21" [HW_CNN.cpp:55]   --->   Operation 319 'bitcast' 'bitcast_ln55_20' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_21 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 320 'read' 'Layer1_Neurons_stream_read_21' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln54_21 = bitcast i32 %Layer1_Neurons_stream_read_21" [HW_CNN.cpp:54]   --->   Operation 321 'bitcast' 'bitcast_ln54_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (1.61ns)   --->   "%p_43 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_14, i32 %bitcast_ln54_21, i1 1" [HW_CNN.cpp:54]   --->   Operation 322 'memshiftread' 'p_43' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_23 : Operation 323 [2/2] (12.3ns)   --->   "%mul_4 = fmul i32 %p_43, i32 %bitcast_ln55_20" [HW_CNN.cpp:55]   --->   Operation 323 'fmul' 'mul_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_22 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 324 'read' 'Layer1_Weights_stream_read_22' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 325 [2/2] (22.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul_2" [HW_CNN.cpp:55]   --->   Operation 325 'fadd' 'somme_36' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/2] (12.3ns)   --->   "%mul_4 = fmul i32 %p_43, i32 %bitcast_ln55_20" [HW_CNN.cpp:55]   --->   Operation 326 'fmul' 'mul_4' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln55_21 = bitcast i32 %Layer1_Weights_stream_read_22" [HW_CNN.cpp:55]   --->   Operation 327 'bitcast' 'bitcast_ln55_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_22 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 328 'read' 'Layer1_Neurons_stream_read_22' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln54_22 = bitcast i32 %Layer1_Neurons_stream_read_22" [HW_CNN.cpp:54]   --->   Operation 329 'bitcast' 'bitcast_ln54_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (1.61ns)   --->   "%p_44 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_15, i32 %bitcast_ln54_22, i1 1" [HW_CNN.cpp:54]   --->   Operation 330 'memshiftread' 'p_44' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_24 : Operation 331 [2/2] (12.3ns)   --->   "%mul_4_1 = fmul i32 %p_44, i32 %bitcast_ln55_21" [HW_CNN.cpp:55]   --->   Operation 331 'fmul' 'mul_4_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_23 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 332 'read' 'Layer1_Weights_stream_read_23' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 333 [1/2] (22.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul_2" [HW_CNN.cpp:55]   --->   Operation 333 'fadd' 'somme_36' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/2] (12.3ns)   --->   "%mul_4_1 = fmul i32 %p_44, i32 %bitcast_ln55_21" [HW_CNN.cpp:55]   --->   Operation 334 'fmul' 'mul_4_1' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln55_22 = bitcast i32 %Layer1_Weights_stream_read_23" [HW_CNN.cpp:55]   --->   Operation 335 'bitcast' 'bitcast_ln55_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_23 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 336 'read' 'Layer1_Neurons_stream_read_23' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln54_23 = bitcast i32 %Layer1_Neurons_stream_read_23" [HW_CNN.cpp:54]   --->   Operation 337 'bitcast' 'bitcast_ln54_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (1.61ns)   --->   "%p_45 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_16, i32 %bitcast_ln54_23, i1 1" [HW_CNN.cpp:54]   --->   Operation 338 'memshiftread' 'p_45' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_25 : Operation 339 [2/2] (12.3ns)   --->   "%mul_4_2 = fmul i32 %p_45, i32 %bitcast_ln55_22" [HW_CNN.cpp:55]   --->   Operation 339 'fmul' 'mul_4_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 340 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_24 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 340 'read' 'Layer1_Weights_stream_read_24' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 341 [2/2] (22.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul_2_1" [HW_CNN.cpp:55]   --->   Operation 341 'fadd' 'somme_37' <Predicate = (!icmp_ln43)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/2] (12.3ns)   --->   "%mul_4_2 = fmul i32 %p_45, i32 %bitcast_ln55_22" [HW_CNN.cpp:55]   --->   Operation 342 'fmul' 'mul_4_2' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln55_23 = bitcast i32 %Layer1_Weights_stream_read_24" [HW_CNN.cpp:55]   --->   Operation 343 'bitcast' 'bitcast_ln55_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_26 : Operation 344 [1/1] (1.00ns)   --->   "%Layer1_Neurons_stream_read_24 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Neurons_stream" [HW_CNN.cpp:54]   --->   Operation 344 'read' 'Layer1_Neurons_stream_read_24' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln54_24 = bitcast i32 %Layer1_Neurons_stream_read_24" [HW_CNN.cpp:54]   --->   Operation 345 'bitcast' 'bitcast_ln54_24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (1.61ns)   --->   "%p_46 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_17, i32 %bitcast_ln54_24, i1 1" [HW_CNN.cpp:54]   --->   Operation 346 'memshiftread' 'p_46' <Predicate = (!icmp_ln43)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_26 : Operation 347 [2/2] (12.3ns)   --->   "%mul_4_3 = fmul i32 %p_46, i32 %bitcast_ln55_23" [HW_CNN.cpp:55]   --->   Operation 347 'fmul' 'mul_4_3' <Predicate = (!icmp_ln43)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 348 [1/1] (1.00ns)   --->   "%Layer1_Weights_stream_read_25 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer1_Weights_stream" [HW_CNN.cpp:55]   --->   Operation 348 'read' 'Layer1_Weights_stream_read_25' <Predicate = (!icmp_ln43)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 349 [1/2] (22.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul_2_1" [HW_CNN.cpp:55]   --->   Operation 349 'fadd' 'somme_37' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 350 [1/2] (12.3ns)   --->   "%mul_4_3 = fmul i32 %p_46, i32 %bitcast_ln55_23" [HW_CNN.cpp:55]   --->   Operation 350 'fmul' 'mul_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 351 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i32 @_ssdm_op_MemShiftRead.[841 x float]P0A, i10 %conv_buff_addr_18, i32 <undef>, i1 0" [HW_CNN.cpp:55]   --->   Operation 351 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 841> <ShiftMem>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln55_24 = bitcast i32 %Layer1_Weights_stream_read_25" [HW_CNN.cpp:55]   --->   Operation 352 'bitcast' 'bitcast_ln55_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 353 [2/2] (12.3ns)   --->   "%mul_4_4 = fmul i32 %p_0, i32 %bitcast_ln55_24" [HW_CNN.cpp:55]   --->   Operation 353 'fmul' 'mul_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 354 [2/2] (22.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul_2_2" [HW_CNN.cpp:55]   --->   Operation 354 'fadd' 'somme_38' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 355 [1/2] (12.3ns)   --->   "%mul_4_4 = fmul i32 %p_0, i32 %bitcast_ln55_24" [HW_CNN.cpp:55]   --->   Operation 355 'fmul' 'mul_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 356 [1/2] (22.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul_2_2" [HW_CNN.cpp:55]   --->   Operation 356 'fadd' 'somme_38' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 357 [2/2] (22.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul_2_3" [HW_CNN.cpp:55]   --->   Operation 357 'fadd' 'somme_39' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 22.5>
ST_32 : Operation 358 [1/2] (22.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul_2_3" [HW_CNN.cpp:55]   --->   Operation 358 'fadd' 'somme_39' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 359 [2/2] (22.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul_2_4" [HW_CNN.cpp:55]   --->   Operation 359 'fadd' 'somme_40' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 360 [1/2] (22.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul_2_4" [HW_CNN.cpp:55]   --->   Operation 360 'fadd' 'somme_40' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 22.5>
ST_35 : Operation 361 [2/2] (22.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul_3" [HW_CNN.cpp:55]   --->   Operation 361 'fadd' 'somme_41' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 22.5>
ST_36 : Operation 362 [1/2] (22.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul_3" [HW_CNN.cpp:55]   --->   Operation 362 'fadd' 'somme_41' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 22.5>
ST_37 : Operation 363 [2/2] (22.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul_3_1" [HW_CNN.cpp:55]   --->   Operation 363 'fadd' 'somme_42' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 22.5>
ST_38 : Operation 364 [1/2] (22.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul_3_1" [HW_CNN.cpp:55]   --->   Operation 364 'fadd' 'somme_42' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 22.5>
ST_39 : Operation 365 [2/2] (22.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul_3_2" [HW_CNN.cpp:55]   --->   Operation 365 'fadd' 'somme_43' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 22.5>
ST_40 : Operation 366 [1/2] (22.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul_3_2" [HW_CNN.cpp:55]   --->   Operation 366 'fadd' 'somme_43' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 22.5>
ST_41 : Operation 367 [2/2] (22.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul_3_3" [HW_CNN.cpp:55]   --->   Operation 367 'fadd' 'somme_44' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 22.5>
ST_42 : Operation 368 [1/2] (22.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul_3_3" [HW_CNN.cpp:55]   --->   Operation 368 'fadd' 'somme_44' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 22.5>
ST_43 : Operation 369 [2/2] (22.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul_3_4" [HW_CNN.cpp:55]   --->   Operation 369 'fadd' 'somme_45' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 22.5>
ST_44 : Operation 370 [1/2] (22.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul_3_4" [HW_CNN.cpp:55]   --->   Operation 370 'fadd' 'somme_45' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 22.5>
ST_45 : Operation 371 [2/2] (22.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul_4" [HW_CNN.cpp:55]   --->   Operation 371 'fadd' 'somme_46' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 22.5>
ST_46 : Operation 372 [1/2] (22.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul_4" [HW_CNN.cpp:55]   --->   Operation 372 'fadd' 'somme_46' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 22.5>
ST_47 : Operation 373 [2/2] (22.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul_4_1" [HW_CNN.cpp:55]   --->   Operation 373 'fadd' 'somme_47' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 22.5>
ST_48 : Operation 374 [1/2] (22.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul_4_1" [HW_CNN.cpp:55]   --->   Operation 374 'fadd' 'somme_47' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 22.5>
ST_49 : Operation 375 [2/2] (22.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul_4_2" [HW_CNN.cpp:55]   --->   Operation 375 'fadd' 'somme_48' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 22.5>
ST_50 : Operation 376 [1/2] (22.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul_4_2" [HW_CNN.cpp:55]   --->   Operation 376 'fadd' 'somme_48' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 22.5>
ST_51 : Operation 377 [2/2] (22.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul_4_3" [HW_CNN.cpp:55]   --->   Operation 377 'fadd' 'somme_49' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 22.5>
ST_52 : Operation 378 [1/2] (22.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul_4_3" [HW_CNN.cpp:55]   --->   Operation 378 'fadd' 'somme_49' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 22.5>
ST_53 : Operation 379 [2/2] (22.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul_4_4" [HW_CNN.cpp:55]   --->   Operation 379 'fadd' 'somme_50' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 22.5>
ST_54 : Operation 380 [1/2] (22.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul_4_4" [HW_CNN.cpp:55]   --->   Operation 380 'fadd' 'somme_50' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 18.4>
ST_55 : Operation 381 [1/1] (18.4ns)   --->   "%conv = fpext i32 %somme_50" [HW_CNN.cpp:58]   --->   Operation 381 'fpext' 'conv' <Predicate = true> <Delay = 18.4> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 18.4> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 32.3>
ST_56 : Operation 382 [2/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [HW_CNN.cpp:58]   --->   Operation 382 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 32.3>
ST_57 : Operation 383 [1/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [HW_CNN.cpp:58]   --->   Operation 383 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 31.0>
ST_59 : Operation 384 [24/24] (31.0ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 384 'call' 'tmp' <Predicate = true> <Delay = 31.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 418 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [HW_CNN.cpp:62]   --->   Operation 418 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 35.1>
ST_60 : Operation 385 [23/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 385 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 35.1>
ST_61 : Operation 386 [22/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 386 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 35.1>
ST_62 : Operation 387 [21/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 387 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 35.1>
ST_63 : Operation 388 [20/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 388 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 35.1>
ST_64 : Operation 389 [19/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 389 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 35.1>
ST_65 : Operation 390 [18/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 390 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 35.1>
ST_66 : Operation 391 [17/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 391 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 35.1>
ST_67 : Operation 392 [16/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 392 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 35.1>
ST_68 : Operation 393 [15/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 393 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 35.1>
ST_69 : Operation 394 [14/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 394 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 35.1>
ST_70 : Operation 395 [13/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 395 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 35.1>
ST_71 : Operation 396 [12/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 396 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 35.1>
ST_72 : Operation 397 [11/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 397 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 35.1>
ST_73 : Operation 398 [10/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 398 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 35.1>
ST_74 : Operation 399 [9/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 399 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 35.1>
ST_75 : Operation 400 [8/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 400 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 35.1>
ST_76 : Operation 401 [7/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 401 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 35.1>
ST_77 : Operation 402 [6/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 402 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 35.1>
ST_78 : Operation 403 [5/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 403 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 35.1>
ST_79 : Operation 404 [4/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 404 'call' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 35.1>
ST_80 : Operation 405 [3/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 405 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 35.1>
ST_81 : Operation 406 [2/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 406 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 34.4>
ST_82 : Operation 407 [1/24] (34.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58]   --->   Operation 407 'call' 'tmp' <Predicate = true> <Delay = 34.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 32.3>
ST_83 : Operation 408 [2/2] (32.3ns)   --->   "%mul4 = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:58]   --->   Operation 408 'dmul' 'mul4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 32.3>
ST_84 : Operation 409 [1/2] (32.3ns)   --->   "%mul4 = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:58]   --->   Operation 409 'dmul' 'mul4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 24.9>
ST_85 : Operation 410 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"   --->   Operation 410 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 411 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 411 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 412 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [HW_CNN.cpp:46]   --->   Operation 412 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 413 [1/1] (21.6ns)   --->   "%conv2 = fptrunc i64 %mul4" [HW_CNN.cpp:58]   --->   Operation 413 'fptrunc' 'conv2' <Predicate = true> <Delay = 21.6> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %add_ln58" [HW_CNN.cpp:58]   --->   Operation 414 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 415 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58" [HW_CNN.cpp:58]   --->   Operation 415 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %conv2, i10 %Layer2_Neurons_CPU_addr" [HW_CNN.cpp:58]   --->   Operation 416 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_85 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_4" [HW_CNN.cpp:45]   --->   Operation 417 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50.000ns, clock uncertainty: 13.500ns.

 <State 1>: 6.339ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [27]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', HW_CNN.cpp:44) on local variable 'indvar_flatten' [39]  (0.000 ns)
	'add' operation 8 bit ('add_ln44_1', HW_CNN.cpp:44) [250]  (1.915 ns)
	'select' operation 8 bit ('select_ln44_1', HW_CNN.cpp:44) [251]  (1.248 ns)
	'store' operation 0 bit ('store_ln44', HW_CNN.cpp:44) of variable 'select_ln44_1', HW_CNN.cpp:44 on local variable 'indvar_flatten' [254]  (1.588 ns)

 <State 2>: 7.060ns
The critical path consists of the following:
	'load' operation 4 bit ('k_load', HW_CNN.cpp:45) on local variable 'k', HW_CNN.cpp:40 [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', HW_CNN.cpp:45) [46]  (1.735 ns)
	'and' operation 1 bit ('and_ln40', HW_CNN.cpp:40) [47]  (0.978 ns)
	'or' operation 1 bit ('or_ln40', HW_CNN.cpp:40) [51]  (0.000 ns)
	'select' operation 4 bit ('select_ln40_1', HW_CNN.cpp:40) [52]  (1.024 ns)
	'add' operation 4 bit ('add_ln45', HW_CNN.cpp:45) [249]  (1.735 ns)
	'store' operation 0 bit ('store_ln40', HW_CNN.cpp:40) of variable 'add_ln45', HW_CNN.cpp:45 on local variable 'k', HW_CNN.cpp:40 [256]  (1.588 ns)

 <State 3>: 15.000ns
The critical path consists of the following:
	axis read operation ('Layer1_Neurons_stream_read_1', HW_CNN.cpp:54) on port 'Layer1_Neurons_stream' (HW_CNN.cpp:54) [68]  (1.000 ns)
	'memshiftread' operation 32 bit ('p_s', HW_CNN.cpp:54) [70]  (1.617 ns)
	'fmul' operation 32 bit ('mul', HW_CNN.cpp:55) [71]  (12.383 ns)

 <State 4>: 34.961ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HW_CNN.cpp:55) [71]  (12.383 ns)
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [72]  (22.578 ns)

 <State 5>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [72]  (22.578 ns)

 <State 6>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [79]  (22.578 ns)

 <State 7>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [79]  (22.578 ns)

 <State 8>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [86]  (22.578 ns)

 <State 9>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [86]  (22.578 ns)

 <State 10>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [93]  (22.578 ns)

 <State 11>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [93]  (22.578 ns)

 <State 12>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [100]  (22.578 ns)

 <State 13>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [100]  (22.578 ns)

 <State 14>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [107]  (22.578 ns)

 <State 15>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [107]  (22.578 ns)

 <State 16>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [114]  (22.578 ns)

 <State 17>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [114]  (22.578 ns)

 <State 18>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [121]  (22.578 ns)

 <State 19>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [121]  (22.578 ns)

 <State 20>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [128]  (22.578 ns)

 <State 21>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [128]  (22.578 ns)

 <State 22>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [135]  (22.578 ns)

 <State 23>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [135]  (22.578 ns)

 <State 24>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [142]  (22.578 ns)

 <State 25>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [142]  (22.578 ns)

 <State 26>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [149]  (22.578 ns)

 <State 27>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [149]  (22.578 ns)

 <State 28>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [156]  (22.578 ns)

 <State 29>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [156]  (22.578 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [163]  (22.578 ns)

 <State 32>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [163]  (22.578 ns)

 <State 33>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [170]  (22.578 ns)

 <State 34>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [170]  (22.578 ns)

 <State 35>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [177]  (22.578 ns)

 <State 36>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [177]  (22.578 ns)

 <State 37>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [184]  (22.578 ns)

 <State 38>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [184]  (22.578 ns)

 <State 39>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [191]  (22.578 ns)

 <State 40>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [191]  (22.578 ns)

 <State 41>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [198]  (22.578 ns)

 <State 42>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [198]  (22.578 ns)

 <State 43>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [205]  (22.578 ns)

 <State 44>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [205]  (22.578 ns)

 <State 45>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [212]  (22.578 ns)

 <State 46>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [212]  (22.578 ns)

 <State 47>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [219]  (22.578 ns)

 <State 48>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [219]  (22.578 ns)

 <State 49>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [226]  (22.578 ns)

 <State 50>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [226]  (22.578 ns)

 <State 51>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [233]  (22.578 ns)

 <State 52>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [233]  (22.578 ns)

 <State 53>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [238]  (22.578 ns)

 <State 54>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:55) [238]  (22.578 ns)

 <State 55>: 18.485ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', HW_CNN.cpp:58) [239]  (18.485 ns)

 <State 56>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', HW_CNN.cpp:58) [240]  (32.353 ns)

 <State 57>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', HW_CNN.cpp:58) [240]  (32.353 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 31.062ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (31.062 ns)

 <State 60>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 61>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 62>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 63>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 64>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 65>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 66>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 67>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 68>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 69>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 70>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 71>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 72>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 73>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 74>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 75>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 76>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 77>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 78>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 79>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 80>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 81>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (35.160 ns)

 <State 82>: 34.489ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:58) to 'generic_tanh<double>' [241]  (34.489 ns)

 <State 83>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', HW_CNN.cpp:58) [242]  (32.353 ns)

 <State 84>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', HW_CNN.cpp:58) [242]  (32.353 ns)

 <State 85>: 24.929ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('conv2', HW_CNN.cpp:58) [243]  (21.675 ns)
	'store' operation 0 bit ('store_ln58', HW_CNN.cpp:58) of variable 'conv2', HW_CNN.cpp:58 on array 'Layer2_Neurons_CPU' [248]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
