Release 14.7 Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation 

Using Flow File:
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation/
fpga.flw 
Using Option File(s): 
 /home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system.ngc" ...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_debug_module_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_led_strip_driver_0_wrapper.ngc"...
Loading design module
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/bee/FinalProject/github/PhotoLite-Brite-X/edk/FirstAttempt/implementation
/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<0>"          LOC = "T12" |>
   [system.ucf(186)]: NET "JA<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<0>"          LOC = "T12" |> [system.ucf(186)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(186)]: NET "JA<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<1>"          LOC = "V12" |>
   [system.ucf(187)]: NET "JA<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<1>"          LOC = "V12" |> [system.ucf(187)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(187)]: NET "JA<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<2>"          LOC = "N10" |>
   [system.ucf(188)]: NET "JA<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<2>"          LOC = "N10" |> [system.ucf(188)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(188)]: NET "JA<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<3>"          LOC = "P11" |>
   [system.ucf(189)]: NET "JA<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<3>"          LOC = "P11" |> [system.ucf(189)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(189)]: NET "JA<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<4>"          LOC = "M10" |>
   [system.ucf(190)]: NET "JA<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<4>"          LOC = "M10" |> [system.ucf(190)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(190)]: NET "JA<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<5>"          LOC = "N9"  |>
   [system.ucf(191)]: NET "JA<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<5>"          LOC = "N9"  |> [system.ucf(191)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(191)]: NET "JA<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<6>"          LOC = "U11" |>
   [system.ucf(192)]: NET "JA<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<6>"          LOC = "U11" |> [system.ucf(192)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(192)]: NET "JA<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "JA<7>"          LOC = "V11" |>
   [system.ucf(193)]: NET "JA<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "JA<7>"          LOC = "V11" |> [system.ucf(193)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(193)]: NET "JA<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:  12

Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:   57 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
