<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 2ï¸âƒ£</h1>

<p align="center">
<img alt="week2" src="https://github.com/user-attachments/assets/your-image-id-here" width="400" />
</p>

---

<div align="center">

# ğŸš€ Week 2 â€” Functional Modeling & BabySoC Simulation

ğŸŒŸ This is **Week 2** of the **VSD RISC-V SoC Tapeout Program** â€”  
I explored **SoC fundamentals**, studied the **BabySoC architecture**,  
understood the concept of **functional modeling**,  
and performed **simulations using Icarus Verilog and GTKWave** to observe BabySoC behavior.

</div>

---


ğŸ‘‰ Main Repo Link :  
[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)
