setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/zmir/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:00:44  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:44  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:00:53  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:00:53  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:00:53  511371.2      1.24      27.8      33.7                           1136934528.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:00:53  511371.2      1.24      27.8      33.7                           1136934528.0000
    0:00:53  511364.3      1.24      27.9      33.7                           1136306176.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:53  511350.9      1.24      27.9      33.7                           1134650368.0000
    0:00:54  511348.8      1.24      27.8      39.4                           1134056832.0000
    0:00:54  511348.8      1.24      27.8      39.4                           1134056832.0000
    0:00:54  511347.8      1.24      27.8      39.4                           1133842048.0000
    0:00:54  511347.8      1.24      27.8      39.4                           1133842048.0000
    0:01:00  511373.5      1.24      28.2      39.4                           1138408064.0000
    0:01:00  511373.5      1.24      28.2      39.4                           1138408064.0000
    0:01:00  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:00  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:02  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:02  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:08  511376.0      1.24      27.9      39.4                           1142703616.0000
    0:01:08  511376.0      1.24      27.9      39.4                           1142703616.0000
    0:01:10  511377.8      1.24      27.9      39.4                           1142609280.0000
    0:01:10  511377.8      1.24      27.9      39.4                           1142609280.0000
    0:01:15  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:15  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:16  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:16  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:20  511380.9      1.24      27.9      39.4                           1143434368.0000
    0:01:20  511380.9      1.24      27.9      39.4                           1143434368.0000
    0:01:26  511391.5      1.24      27.8      39.4                           1144239616.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:26  511391.5      1.24      27.8      39.4                           1144239616.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:01:26  511404.2      1.27      27.8      27.8 rptr_empty/rempty_reg/D   1145814528.0000
    0:01:27  511455.3      1.30      27.9      26.9                           1154064128.0000
    0:01:50  511457.9      1.25      27.4      33.7                           1149115136.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:50  511457.9      1.25      27.4      33.7                           1149115136.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:01:51  511351.6      1.29      27.5      27.9                           1129478144.0000
    0:02:01  511346.0      1.24      27.2      33.7                           1127972096.0000
    0:02:01  511346.0      1.24      27.2      33.7                           1127972096.0000
    0:02:01  511338.4      1.24      27.1      33.7                           1125775872.0000
    0:02:01  511338.4      1.24      27.1      33.7                           1125775872.0000
    0:02:03  511346.8      1.24      27.0      33.7                           1126452864.0000
    0:02:03  511346.8      1.24      27.0      33.7                           1126452864.0000
    0:02:03  511347.8      1.22      26.8      33.7                           1126994048.0000
    0:02:03  511347.8      1.22      26.8      33.7                           1126994048.0000
    0:02:06  511361.8      1.22      26.9      33.7                           1127873408.0000
    0:02:06  511361.8      1.22      26.9      33.7                           1127873408.0000
    0:02:08  511358.5      1.22      27.1      33.7                           1127810432.0000
    0:02:08  511358.5      1.22      27.1      33.7                           1127810432.0000
    0:02:12  511360.8      1.22      27.2      33.7                           1127662336.0000
    0:02:12  511360.8      1.22      27.2      33.7                           1127662336.0000
    0:02:15  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:15  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:18  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:18  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:19  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:19  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:21  511384.9      1.22      26.8      33.7                           1133885696.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:22  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:22  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:22  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:22  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:22  511347.6      1.29      27.2      27.9                           1125344256.0000
    0:02:23  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:23  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:23  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:23  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:23  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:23  511330.3      1.22      26.7      33.7                           1122952448.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:40:47 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.58 r        -0.55  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.02           1.41 r        -0.38  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.03           1.36 r        -0.33  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.02           1.35 r        -0.33  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.02           1.35 r        -0.32  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.03           1.35 r        -0.32  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.36 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.02           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.03           1.32 r        -0.30  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.02           1.30 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.29 r        -0.27  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.29 r        -0.26  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.28 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.28 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.27 r        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.06           1.29 f        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.28 f        -0.23  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.25 r        -0.22  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.03           1.24 f        -0.21  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.03           1.22 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.02           1.22 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.03           1.22 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.21 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.05           1.23 f        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.21 r        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.19 r        -0.16  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.18 r        -0.16  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.80 f        -1.11  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.93  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1126726400.00  -1126726400.00
                                                                    (VIOLATED)


1
dc_shell> report_constraint -all_violators
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:43:17 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.58 r        -0.55  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.02           1.41 r        -0.38  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.03           1.36 r        -0.33  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.02           1.35 r        -0.33  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.02           1.35 r        -0.32  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.03           1.35 r        -0.32  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.36 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.02           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.03           1.32 r        -0.30  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.02           1.30 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.29 r        -0.27  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.29 r        -0.26  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.28 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.28 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.27 r        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.06           1.29 f        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.28 f        -0.23  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.25 r        -0.22  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.03           1.24 f        -0.21  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.03           1.22 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.02           1.22 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.03           1.22 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.21 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.05           1.23 f        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.21 r        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.19 r        -0.16  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.18 r        -0.16  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.80 f        -1.11  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.50           0.38 f        -0.12  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.93  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1126726400.00  -1126726400.00
                                                                    (VIOLATED)


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 1 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:59  511598.4      1.96      97.7   28911.2                           1199524352.0000
    0:06:59  511594.6      1.96      97.8   28911.2                           1199396608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:06:59  511516.6      3.87     191.8   28924.0                           1180552832.0000
    0:07:09  511511.0      1.98      97.9   28908.0                           1168352256.0000
    0:07:09  511511.0      1.98      97.9   28908.0                           1168352256.0000
    0:07:10  511509.5      1.98      97.9   28908.0                           1168250112.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:07:10  511507.4      1.98      97.9   28908.0                           1168147456.0000
    0:07:10  511507.4      1.98      97.9   28908.0                           1168147456.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:07:10  511500.3      1.98      97.9   28908.0                           1167735296.0000
    0:07:10  511510.7      1.95      97.7   28908.0                           1170586624.0000
    0:07:10  511510.7      1.95      97.7   28908.0                           1170586624.0000
    0:07:10  511510.7      1.95      97.7   28908.0                           1170586624.0000
    0:07:10  511510.7      1.95      97.7   28908.0                           1170586624.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:20  511591.8      1.96      98.2   28908.0                           1172996736.0000
    0:07:23  511587.7      1.92      97.5   28908.0                           1174052736.0000
    0:07:23  511587.7      1.92      97.5   28908.0                           1174052736.0000
    0:07:24  511606.0      1.92      97.6   28908.0                           1177589248.0000
    0:07:24  511606.0      1.92      97.6   28908.0                           1177589248.0000
    0:07:26  511609.6      1.91      97.4   28908.0                           1178216704.0000
    0:07:26  511609.6      1.91      97.4   28908.0                           1178216704.0000
    0:07:27  511609.6      1.91      97.4   28908.0                           1178216704.0000
    0:07:27  511609.6      1.91      97.4   28908.0                           1178216704.0000
    0:07:28  511604.5      1.91      97.4   28908.0                           1176693248.0000
    0:07:28  511604.5      1.91      97.4   28908.0                           1176693248.0000
    0:07:29  511609.6      1.91      97.4   28908.0                           1178216704.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:29  511609.6      1.91      97.4   28908.0                           1178216704.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:07:29  511683.0      1.91      97.8   28495.4 rdata[5]                  1195776000.0000
    0:07:30  511731.8      1.95      98.8   28495.5 rptr_empty/rempty_reg/D   1203945216.0000
    0:07:31  511751.7      1.99     100.6   28495.2                           1208692096.0000
    0:07:32  511735.9      1.92      98.0   28501.8                           1205369856.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:32  511735.9      1.92      98.0   28501.8                           1205369856.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:07:33  511549.9      1.94      98.8   28495.8                           1165294592.0000
    0:07:35  511565.1      1.92      97.2   28501.7                           1168317312.0000
    0:07:35  511565.1      1.92      97.2   28501.7                           1168317312.0000
    0:07:35  511566.6      1.92      97.0   28501.7                           1168778496.0000
    0:07:35  511566.6      1.92      97.0   28501.7                           1168778496.0000
    0:07:36  511566.6      1.92      97.0   28501.7                           1168778496.0000
    0:07:36  511566.6      1.92      97.0   28501.7                           1168778496.0000
    0:07:36  511566.9      1.92      97.0   28501.7                           1168860416.0000
    0:07:36  511566.9      1.92      97.0   28501.7                           1168860416.0000
    0:07:36  511566.9      1.92      97.0   28501.7                           1168860416.0000
    0:07:36  511566.9      1.92      97.0   28501.7                           1168860416.0000
    0:07:39  511574.3      1.89      96.5   28501.7                           1170821632.0000
    0:07:39  511574.3      1.89      96.5   28501.7                           1170821632.0000
    0:07:54  511613.7      1.92      96.9   28501.7                           1176379648.0000
    0:07:54  511613.7      1.92      96.9   28501.7                           1176379648.0000
    0:07:58  511618.0      1.88      96.5   28501.7                           1178385280.0000
    0:07:58  511618.0      1.88      96.5   28501.7                           1178385280.0000
    0:08:00  511622.5      1.88      96.6   28501.7                           1178521216.0000
    0:08:00  511622.5      1.88      96.6   28501.7                           1178521216.0000
    0:08:04  511615.4      1.88      96.2   28501.7                           1176076928.0000
    0:08:04  511615.4      1.88      96.2   28501.7                           1176076928.0000
    0:08:05  511614.7      1.90      96.4   28501.7                           1175687808.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:05  511614.7      1.90      96.4   28501.7                           1175687808.0000
    0:08:05  511559.8      1.90      96.2   28501.7                           1164044800.0000
    0:08:06  511565.1      1.90      96.2   28501.7                           1165891840.0000
    0:08:06  511565.1      1.90      96.2   28501.7                           1165891840.0000
    0:08:06  511565.1      1.90      96.2   28501.7                           1165891840.0000
    0:08:06  511601.7      1.89      96.1   28502.0 rptr_empty/rempty_reg/D   1178176896.0000
    0:08:07  511631.4      1.88      95.9   28501.6 fifomem/n84               1184993408.0000
    0:08:09  511681.3      1.97      98.7   28496.0 rptr_empty/rempty_reg/D   1193301888.0000
    0:08:09  511696.0      1.96      99.4   28495.8                           1196421632.0000
    0:08:12  511675.4      1.88      96.3   28501.7                           1194569472.0000
    0:08:12  511675.4      1.88      96.3   28501.7                           1194569472.0000
    0:08:12  511633.7      1.88      95.9   28501.7                           1183117696.0000
    0:08:12  511633.7      1.88      95.9   28501.7                           1183117696.0000
    0:08:12  511638.8      1.88      96.0   28501.7                           1184641152.0000
    0:08:13  511597.4      1.88      95.9   28501.7                           1171721088.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:45:18 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rptr_empty/rempty_reg/D      1.03           2.91 r        -1.88  (VIOLATED)
   wptr_full/wfull_reg/D        1.03           2.90 r        -1.87  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           2.71 r        -1.68  (VIOLATED)
   wdata_reg_0_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_1_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_2_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_3_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_4_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_5_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_6_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wdata_reg_7_/D               0.48           2.16 f        -1.68  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.03           2.70 r        -1.67  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.04           2.71 r        -1.67  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           2.70 r        -1.67  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.03           2.70 r        -1.67  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.02           2.68 r        -1.66  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.02           2.68 r        -1.66  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.03           2.68 r        -1.66  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.02           2.68 r        -1.65  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.03           2.67 r        -1.65  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.02           2.67 r        -1.64  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.03           2.66 r        -1.63  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           2.65 r        -1.63  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.03           2.65 r        -1.62  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.02           2.64 r        -1.62  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.03           2.63 r        -1.61  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           2.63 r        -1.60  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           2.61 r        -1.58  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.03           2.61 r        -1.58  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           2.60 r        -1.57  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.03           2.60 r        -1.57  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.02           2.59 r        -1.57  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.03           2.59 r        -1.56  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.05           2.61 f        -1.56  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           2.59 f        -1.56  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           2.59 r        -1.56  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.02           2.58 r        -1.55  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.02           2.58 r        -1.55  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           2.58 r        -1.55  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.03           2.57 r        -1.55  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.05           2.60 f        -1.54  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.06           2.60 f        -1.54  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           2.57 r        -1.54  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           2.57 r        -1.54  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.03           2.57 r        -1.54  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.03           2.57 r        -1.54  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.06           2.59 f        -1.53  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           2.56 r        -1.53  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.03           2.56 r        -1.53  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           2.55 r        -1.53  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           2.55 r        -1.52  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           2.53 r        -1.50  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.81 f        -1.12  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.51           0.36 f        -0.15  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.51           0.41 f        -0.10  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.51           0.34 f        -0.17  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.51           0.35 f        -0.16  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.38 f        -0.12  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)
   n10                          0.39           0.71          -0.32  (VIOLATED)
       PIN :   io_b_rinc/PADIO
                                0.50           0.71          -0.21  (VIOLATED)
       PIN :   U26/Y            0.39           0.71          -0.32  (VIOLATED)
   n48                          0.39           0.68          -0.29  (VIOLATED)
       PIN :   io_b_winc/PADIO
                                0.50           0.68          -0.18  (VIOLATED)
       PIN :   U55/Y            0.39           0.68          -0.29  (VIOLATED)
   n11                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_0_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U28/Y            0.39           0.66          -0.27  (VIOLATED)
   n12                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_1_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U30/Y            0.39           0.66          -0.27  (VIOLATED)
   n13                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_2_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U32/Y            0.39           0.66          -0.27  (VIOLATED)
   n14                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_3_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U34/Y            0.39           0.66          -0.27  (VIOLATED)
   n15                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_4_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U36/Y            0.39           0.66          -0.27  (VIOLATED)
   n16                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_5_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U38/Y            0.39           0.66          -0.27  (VIOLATED)
   n17                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_6_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U40/Y            0.39           0.66          -0.27  (VIOLATED)
   n18                          0.39           0.66          -0.27  (VIOLATED)
       PIN :   io_r_wdata_in_7_/PADIO
                                0.50           0.66          -0.16  (VIOLATED)
       PIN :   U42/Y            0.39           0.66          -0.27  (VIOLATED)
   n29                          0.39           0.58          -0.19  (VIOLATED)
       PIN :   io_b_wrst_n/PADIO
                                0.50           0.58          -0.08  (VIOLATED)
       PIN :   U53/Y            0.39           0.58          -0.19  (VIOLATED)
   n30                          0.39           0.58          -0.19  (VIOLATED)
       PIN :   io_b_rrst_n/PADIO
                                0.50           0.58          -0.08  (VIOLATED)
       PIN :   U54/Y            0.39           0.58          -0.19  (VIOLATED)
   rrst_n                       0.50           0.59          -0.09  (VIOLATED)
       PIN :   U57/A            0.50           0.59          -0.09  (VIOLATED)
       PORT :  rrst_n           0.50           0.59          -0.09  (VIOLATED)
   wrst_n                       0.50           0.59          -0.09  (VIOLATED)
       PIN :   U56/A            0.50           0.59          -0.09  (VIOLATED)
       PORT :  wrst_n           0.50           0.59          -0.09  (VIOLATED)
   rinc                         0.50           0.57          -0.07  (VIOLATED)
       PIN :   U43/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  rinc             0.50           0.57          -0.07  (VIOLATED)
   wdata_in[0]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U45/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[0]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[1]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U46/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[1]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[2]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U47/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[2]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[3]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U48/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[3]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[4]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U49/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[4]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[5]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U50/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[5]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[6]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U51/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[6]      0.50           0.57          -0.07  (VIOLATED)
   wdata_in[7]                  0.50           0.57          -0.07  (VIOLATED)
       PIN :   U52/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  wdata_in[7]      0.50           0.57          -0.07  (VIOLATED)
   winc                         0.50           0.57          -0.07  (VIOLATED)
       PIN :   U44/A            0.50           0.57          -0.07  (VIOLATED)
       PORT :  winc             0.50           0.57          -0.07  (VIOLATED)

   -----------------------------------------------------------------
   Total                      34                 -7.95  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   n10                        168.00        2540.00       -2372.00  (VIOLATED)
   n11                        168.00        2540.00       -2372.00  (VIOLATED)
   n12                        168.00        2540.00       -2372.00  (VIOLATED)
   n13                        168.00        2540.00       -2372.00  (VIOLATED)
   n14                        168.00        2540.00       -2372.00  (VIOLATED)
   n15                        168.00        2540.00       -2372.00  (VIOLATED)
   n16                        168.00        2540.00       -2372.00  (VIOLATED)
   n17                        168.00        2540.00       -2372.00  (VIOLATED)
   n18                        168.00        2540.00       -2372.00  (VIOLATED)
   n29                        168.00        2540.00       -2372.00  (VIOLATED)
   n30                        168.00        2540.00       -2372.00  (VIOLATED)
   n48                        168.00        2540.00       -2372.00  (VIOLATED)
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n38                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n44                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n46                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n52                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n54                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n60                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n62                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n68                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n70                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n76                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n78                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n84                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n42                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n50                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n58                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n66                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n74                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n82                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n40                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n48                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n56                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n64                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n72                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n80                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      76              -28493.75 

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1167398656.00  -1167398656.00
                                                                    (VIOLATED)


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:00  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:16:00  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:16:00  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:16:09  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:16:09  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:16:10  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:16:10  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:16:10  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:16:10  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:16:10  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:16:10  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:16:10  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:16:10  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:16:15  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:16:15  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:16:15  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:16:15  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:16:16  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:16:16  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:16:22  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:16:22  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:16:40  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:16:40  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:16:46  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:16:46  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:16:59  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:16:59  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:17:05  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:17:05  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:17:17  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:17:17  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:17:17  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:17:18  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:17:18  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:17:18  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:17:19  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:17:23  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:17:23  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:17:23  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:17:23  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:17:25  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:17:25  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:17:25  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:17:25  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:17:26  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:17:26  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:17:30  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:17:30  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:17:33  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:17:33  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:17:35  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:17:35  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:17:36  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:17:36  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:17:40  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:17:40  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:17:42  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:17:42  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:17:42  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:17:42  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:17:42  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:17:43  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:17:43  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:17:45  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:17:45  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:17:45  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:17:45  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:17:45  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:17:45  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:54:56 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.57 r        -0.54  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.41 r        -0.37  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.38 r        -0.35  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.02           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.03           1.34 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.02           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.02           1.33 r        -0.30  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.32 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.02           1.31 r        -0.29  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.02           1.31 r        -0.28  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.03           1.31 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.27 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.29 f        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.02           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.25 r        -0.23  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.26 f        -0.21  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.23 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.02           1.23 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.05           1.24 f        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.21 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.21 r        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.05           1.23 f        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.20 r        -0.17  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.81 f        -1.12  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.93  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1132805632.00  -1132805632.00
                                                                    (VIOLATED)


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 3 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:19:36  511335.4      1.25      28.0      39.4                           1136405120.0000
    0:19:36  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:19:36  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:19:45  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:19:45  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:19:45  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:19:45  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:19:45  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:19:45  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:19:45  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:19:45  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:19:45  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:19:45  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:19:50  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:19:50  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:19:50  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:19:50  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:19:51  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:19:51  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:19:58  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:19:58  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:20:16  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:20:16  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:20:21  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:20:21  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:20:35  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:20:35  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:20:41  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:20:41  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:20:52  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:20:52  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:20:53  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:20:53  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:20:54  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:20:54  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:20:55  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:20:58  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:20:58  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:20:58  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:20:58  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:21:00  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:21:00  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:21:00  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:21:00  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:21:01  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:21:01  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:21:06  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:21:06  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:21:09  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:21:09  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:21:11  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:21:11  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:21:12  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:21:12  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:21:16  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:21:16  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:21:18  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:21:18  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:21:18  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:21:18  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:21:18  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:21:18  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:21:19  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:21:21  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:21:21  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:21:21  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:21:21  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:21:21  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:21:21  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:58:27 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.57 r        -0.54  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.41 r        -0.37  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.38 r        -0.35  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.02           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.03           1.34 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.02           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.02           1.33 r        -0.30  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.32 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.02           1.31 r        -0.29  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.02           1.31 r        -0.28  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.03           1.31 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.27 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.29 f        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.02           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.25 r        -0.23  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.26 f        -0.21  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.23 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.02           1.23 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.05           1.24 f        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.21 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.21 r        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.05           1.23 f        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.20 r        -0.17  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.81 f        -1.12  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.93  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1132806016.00  -1132806016.00
                                                                    (VIOLATED)


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:24:46  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:24:46  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:24:46  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:24:55  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:24:55  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:24:55  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:24:55  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:24:55  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:24:56  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:24:56  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:24:56  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:24:56  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:24:56  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:25:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:25:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:25:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:25:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:25:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:25:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:25:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:25:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:25:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:25:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:25:32  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:25:32  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:25:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:25:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:25:51  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:25:51  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:26:02  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:26:02  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:26:03  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:26:03  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:26:04  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:26:04  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:26:05  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:26:08  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:26:08  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:26:08  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:26:08  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:26:10  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:26:10  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:26:10  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:26:10  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:26:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:26:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:26:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:26:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:26:19  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:26:19  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:26:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:26:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:26:22  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:26:22  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:26:26  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:26:26  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:26:28  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:26:28  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:26:28  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:26:28  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:26:28  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:26:28  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:26:29  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:26:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:26:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:26:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:26:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:26:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:26:31  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 10 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:27:45  511335.4      1.25      28.0      39.5                           1136405120.0000
    0:27:45  511332.3      1.25      28.0      39.5                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:27:45  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:27:54  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:27:54  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:27:55  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:27:55  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:27:55  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:27:55  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:27:55  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:27:55  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:27:55  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:27:55  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:28:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:28:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:28:00  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:28:00  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:28:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:28:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:28:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:28:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:28:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:28:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:28:32  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:28:32  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:28:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:28:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:28:52  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:28:52  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:29:03  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:29:03  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:29:03  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:29:04  511536.6      1.30      28.7      27.0                           1154997632.0000
    0:29:04  511505.4      1.25      27.9      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:29:04  511505.4      1.25      27.9      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:29:06  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:29:09  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:29:09  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:29:09  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:29:09  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:29:11  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:29:11  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:29:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:29:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:29:12  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:29:12  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:29:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:29:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:29:19  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:29:19  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:29:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:29:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:29:22  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:29:22  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:29:27  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:29:27  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:29:29  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:29:29  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:29:29  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:29:29  511412.4      1.22      26.9      33.7                           1129895296.0000
    0:29:29  511412.4      1.22      26.9      33.7                           1129895296.0000
    0:29:29  511412.4      1.22      26.9      33.7                           1129895296.0000
    0:29:30  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:29:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:29:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:29:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:29:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:29:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:29:32  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:06:50 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.57 r        -0.54  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.41 r        -0.37  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.38 r        -0.35  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.02           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.03           1.34 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.02           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.02           1.33 r        -0.30  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.32 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.02           1.31 r        -0.29  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.02           1.31 r        -0.28  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.03           1.31 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.27 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.29 f        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.02           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.25 r        -0.23  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.26 f        -0.21  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.23 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.02           1.23 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.05           1.24 f        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.21 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.21 r        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.05           1.23 f        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.20 r        -0.17  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.81 f        -1.12  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wfull                        0.50           0.90          -0.40  (VIOLATED)
       PORT :  wfull            0.50           0.90          -0.40  (VIOLATED)
   rempty                       0.50           0.90          -0.40  (VIOLATED)
       PORT :  rempty           0.50           0.90          -0.40  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.95  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1132806016.00  -1132806016.00
                                                                    (VIOLATED)


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:31:43  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:31:43  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:31:43  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:31:52  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:31:52  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:31:52  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:31:52  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:31:52  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:31:52  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:31:52  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:31:52  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:31:53  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:31:53  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:31:57  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:31:57  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:31:57  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:31:57  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:31:58  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:31:58  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:32:05  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:32:05  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:32:23  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:32:23  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:32:29  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:32:29  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:32:42  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:32:42  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:32:48  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:32:48  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:32:59  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:32:59  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:32:59  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:33:00  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:33:00  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:00  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:33:02  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:33:05  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:33:05  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:33:05  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:33:05  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:33:07  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:33:07  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:33:07  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:33:07  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:33:08  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:33:08  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:33:12  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:33:12  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:33:16  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:33:16  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:33:17  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:33:17  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:33:18  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:33:18  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:33:22  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:33:22  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:33:24  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:24  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:33:25  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:33:25  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:33:25  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:33:25  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:33:26  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:33:27  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:33:27  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:33:27  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:33:27  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:33:27  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:33:27  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:10:35 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wptr_full/wfull_reg/D        1.03           1.57 r        -0.54  (VIOLATED)
   rptr_empty/rempty_reg/D      1.04           1.58 r        -0.54  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.04           1.41 r        -0.37  (VIOLATED)
   wdata_reg_0_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_1_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_2_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_3_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_4_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_5_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_6_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wdata_reg_7_/D               0.46           0.82 r        -0.36  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.03           1.38 r        -0.35  (VIOLATED)
   wptr_full/wptr_reg_4_/D      1.03           1.37 r        -0.34  (VIOLATED)
   rptr_empty/rptr_reg_9_/D     1.03           1.37 r        -0.34  (VIOLATED)
   wptr_full/wptr_reg_3_/D      1.03           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_4_/D     1.02           1.36 r        -0.33  (VIOLATED)
   rptr_empty/rptr_reg_7_/D     1.03           1.35 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.03           1.34 r        -0.32  (VIOLATED)
   wptr_full/wptr_reg_2_/D      1.02           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_5_/D     1.03           1.34 r        -0.31  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.03           1.34 r        -0.31  (VIOLATED)
   rptr_empty/rptr_reg_0_/D     1.02           1.33 r        -0.30  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.03           1.33 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_6_/D     1.03           1.32 r        -0.30  (VIOLATED)
   rptr_empty/rptr_reg_2_/D     1.02           1.31 r        -0.29  (VIOLATED)
   rptr_empty/rptr_reg_8_/D     1.02           1.31 r        -0.28  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.03           1.31 r        -0.28  (VIOLATED)
   rptr_empty/rptr_reg_1_/D     1.03           1.30 r        -0.27  (VIOLATED)
   wptr_full/wptr_reg_0_/D      1.03           1.27 r        -0.25  (VIOLATED)
   rptr_empty/rbin_reg_10_/D
                                1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_4_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_5_/D      1.03           1.27 r        -0.24  (VIOLATED)
   wptr_full/wbin_reg_7_/D      1.06           1.29 f        -0.24  (VIOLATED)
   rptr_empty/rbin_reg_4_/D     1.02           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_5_/D     1.03           1.26 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_7_/D     1.03           1.25 r        -0.23  (VIOLATED)
   rptr_empty/rbin_reg_1_/D     1.03           1.25 r        -0.23  (VIOLATED)
   wptr_full/wbin_reg_6_/D      1.03           1.25 r        -0.22  (VIOLATED)
   rptr_empty/rbin_reg_9_/D     1.05           1.26 f        -0.21  (VIOLATED)
   rptr_empty/rptr_reg_3_/D     1.02           1.23 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_3_/D      1.03           1.24 r        -0.21  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.02           1.23 r        -0.20  (VIOLATED)
   rptr_empty/rbin_reg_8_/D     1.05           1.25 f        -0.20  (VIOLATED)
   wptr_full/wptr_reg_1_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.05           1.24 f        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_6_/D     1.03           1.21 r        -0.19  (VIOLATED)
   rptr_empty/rbin_reg_0_/D     1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_0_/D      1.03           1.22 r        -0.19  (VIOLATED)
   wptr_full/wbin_reg_2_/D      1.03           1.21 r        -0.18  (VIOLATED)
   rptr_empty/rbin_reg_3_/D     1.05           1.23 f        -0.18  (VIOLATED)
   wptr_full/wbin_reg_1_/D      1.03           1.20 r        -0.17  (VIOLATED)
   rptr_empty/rbin_reg_2_/D     1.03           1.20 r        -0.17  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rdata[0]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[1]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[2]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[3]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[4]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[5]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[6]                     0.70           1.92 f        -1.22  (VIOLATED)
   rdata[7]                     0.70           1.92 f        -1.22  (VIOLATED)
   rempty                       0.70           1.83 f        -1.13  (VIOLATED)
   wfull                        0.69           1.81 f        -1.12  (VIOLATED)


   min_delay/hold ('rclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[6]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[5]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[4]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A2[1]
                                0.50           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_1__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_2__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_3__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_4__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_5__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_6__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_7__U/A2[3]
                                0.50           0.38 f        -0.12  (VIOLATED)
   fifomem/genblk1_0__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_1__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_2__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_3__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_4__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_5__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_6__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)
   fifomem/genblk1_7__U/A2[2]
                                0.50           0.39 f        -0.11  (VIOLATED)


   min_delay/hold ('wclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   fifomem/genblk1_0__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[0]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[1]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[2]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[3]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[4]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[5]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[6]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/I1[7]
                                0.51           0.36 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_1__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_2__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_3__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_4__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_5__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_6__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_7__U/A1[0]
                                0.51           0.37 f        -0.14  (VIOLATED)
   fifomem/genblk1_0__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[2]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[6]
                                0.50           0.37 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[4]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_1__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_2__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_3__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_4__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_5__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_6__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_7__U/A1[3]
                                0.50           0.38 f        -0.13  (VIOLATED)
   fifomem/genblk1_0__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_1__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_2__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_3__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_4__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_5__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_6__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)
   fifomem/genblk1_7__U/A1[1]
                                0.51           0.42 f        -0.09  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wfull                        0.50           0.89          -0.39  (VIOLATED)
       PORT :  wfull            0.50           0.89          -0.39  (VIOLATED)
   rempty                       0.50           0.89          -0.39  (VIOLATED)
       PORT :  rempty           0.50           0.89          -0.39  (VIOLATED)
   rdata[0]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[0]         0.50           0.89          -0.39  (VIOLATED)
   rdata[1]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[1]         0.50           0.89          -0.39  (VIOLATED)
   rdata[2]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[2]         0.50           0.89          -0.39  (VIOLATED)
   rdata[3]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[3]         0.50           0.89          -0.39  (VIOLATED)
   rdata[4]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[4]         0.50           0.89          -0.39  (VIOLATED)
   rdata[5]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[5]         0.50           0.89          -0.39  (VIOLATED)
   rdata[6]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[6]         0.50           0.89          -0.39  (VIOLATED)
   rdata[7]                     0.50           0.89          -0.39  (VIOLATED)
       PORT :  rdata[7]         0.50           0.89          -0.39  (VIOLATED)

   -----------------------------------------------------------------
   Total                      10                 -3.93  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifomem/n32                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n34                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n40                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n42                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n48                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n50                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n56                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n58                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n64                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n66                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n72                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n74                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n80                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n82                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n88                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n90                  0.03           0.51          -0.48  (VIOLATED)
   fifomem/n30                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n31                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n38                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n39                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n46                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n47                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n54                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n55                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n62                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n63                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n70                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n71                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n78                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n79                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n86                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n87                  0.03           0.49          -0.47  (VIOLATED)
   fifomem/n29                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n33                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n37                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n41                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n45                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n49                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n53                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n57                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n61                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n65                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n69                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n73                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n77                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n81                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n85                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n89                  0.03           0.48          -0.46  (VIOLATED)
   fifomem/n35                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n36                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n43                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n44                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n51                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n52                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n59                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n60                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n67                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n68                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n75                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n76                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n83                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n84                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n91                  0.03           0.47          -0.45  (VIOLATED)
   fifomem/n92                  0.03           0.47          -0.45  (VIOLATED)

   -----------------------------------------------------------------
   Total                      64                -29.73  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       1132806016.00  -1132806016.00
                                                                    (VIOLATED)


1
dc_shell> man report_timing
2.  Synopsys Commands                                        Command Reference
                                 report_timing

NAME
       report_timing
              Displays timing information about a design.

SYNTAX
       status report_timing
               [-to to_list
                | -rise_to rise_to_list
                | -fall_to fall_to_list]
               [-from from_list
                | -rise_from rise_from_list
                | -fall_from fall_from_list]
               [-through through_list]
               [-rise_through rise_through_list]
               [-fall_through fall_through_list]
               [-exclude exclude_list
                | -rise_exclude rise_exclude_list
                | -fall_exclude fall_exclude_list]
               [-path_type short | full | full_clock | full_clock_expanded | only | end]
               [-delay_type min | min_rise | min_fall | max | max_rise | max_fall]
               [-nworst paths_per_endpoint]
               [-max_paths max_path_count]
               [-input_pins]
               [-nets]
               [-transition_time]
               [-crosstalk_delta]
               [-capacitance]
               [-effective_capacitance]
               [-attributes]
               [-physical]
               [-slack_greater_than greater_slack_limit]
               [-slack_lesser_than lesser_slack_limit]
               [-lesser_path max_path_delay]
               [-greater_path min_path_delay]
               [-loops]
               [-enable_preset_clear_arcs]
               [-significant_digits digits]
               [-nosplit]
               [-sort_by group | slack]
               [-group group_name]
               [-trace_latch_borrow]
               [-derate]
               [-normalized_slack]
               [-scenarios scenario_list]
               [-temperature]
               [-voltage]
               [-unique_pins]
               [-start_end_pair]
               [-variation]
               [-ignore_infeasible_paths]

   Data Types
       to_list                 list
       rise_to_list            list
       fall_to_list            list
       from_list               list
       rise_from_list          list
       fall_from_list          list
       through_list            list
       rise_through_list       list
       fall_through_list       list
       exclude_list            list
       rise_exclude_list       list
       fall_exclude_list       list
       paths_per_endpoint      integer
       max_path_count          integer
       greater_slack_limit     float
       lesser_slack_limit      float
       max_path_delay          float
       min_path_delay          float
       digits                  integer
       group_name              string
       scenario_list           list

ARGUMENTS
       -to to_list
              Reports  only the paths to the named pins, ports, or clocks.  If
              you do not specify the -to option, the default is to report  the
              longest  path to an output port if the design has no timing con-
              straints.  If the design has timing constraints, the default  is
              to  report  the path with the worst slack within each path group
              if the -group option is not present.  If the  -group  option  is
              given,  the  default  is to report the path with the worst slack
              within the group specified by the -group option.

       -rise_to rise_to_list
              Same as the -to option, but applies only to paths rising at  the
              endpoint.   If  a clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured  by  the  rising edge of the clock at clock source, taking
              into account any logical inversions along the clock path.

       -fall_to fall_to_list
              Same as the -to option, but applies only to paths falling at the
              endpoint.   If  a clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured by the falling edge of the clock at the clock source, tak-
              ing into account any logical inversions along the clock path.

       -from from_list
              Reports only the paths from the named pins,  ports,  or  clocks.
              If you do not specify the -from option, the default is to report
              the longest path to an output port if the design has  no  timing
              constraints.   If the design has timing constraints, the default
              is to report the path with the  worst  slack  within  each  path
              group if the -group option is not present.  If the -group option
              is given, the default is to report the path with the worst slack
              within the group specified by the -group option.

       -rise_from rise_from_list
              Same  as  the  -from option, except that the path must rise from
              the objects specified.  If a clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by the rising edge of the clock at the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.

       -fall_from fall_from_list
              Same as the -from option, except that the path  must  fall  from
              the  objects  specified.   If  a clock object is specified, this
              option selects startpoints clocked by the named clock, but  only
              the paths launched by the falling edge of the clock at the clock
              source, taking into account any  logical  inversions  along  the
              clock path.

       -through through_list
              Reports  only  paths that pass through the named pins, ports, or
              clocks.  If you do not specify the -through option, the  default
              is  to  report  the longest path to an output port if the design
              has no timing constraints.  If the design does have timing  con-
              straints, the default is to report the path with the worst slack
              within each path group if the -group option is not present.   If
              the  -group  option  is given, the default is to report the path
              with the worst slack within the group specified  by  the  -group
              option.

              If  you  specify  the  -through  option  only one time, the tool
              reports only the paths that travel through one or  more  of  the
              objects  in  the list.  You can specify the -through option more
              than one time in one command invocation.  For  a  discussion  of
              the  use  of multiple -through options, see the DESCRIPTION sec-
              tion.

       -rise_through rise_through_list
              Reports only paths with a rising  transition  at  the  specified
              objects.   This  option  is similar to the -through option.  You
              can specify the -rise_through option more than  one  time  in  a
              single   command  invocation.   For  a  discussion  of  multiple
              -through, -rise_through,  and  -fall_through  options,  see  the
              DESCRIPTION section.

       -fall_through fall_through_list
              Reports  only  paths  with a falling transition at the specified
              objects.  This option is similar to the  -through  option.   You
              can  specify  the  -fall_through  option more than one time in a
              single  command  invocation.  For  a  discussion   of   multiple
              -through,  -rise_through,  and  -fall_through  options,  see the
              DESCRIPTION section.

       -exclude exclude_list
              Prevents reporting of all data paths from/through/to  the  named
              pins, ports, nets, and cell instances. Any data path that starts
              from, contains, or ends on a  listed  object  is  excluded  from
              reporting.   If  you  specify  a  cell instance, data paths that
              include any pin of that cell instance are excluded. This  option
              has higher precedence than the -from, -through, -to, and similar
              options.

              The exclusion does not apply  to  clock  paths,  even  when  the
              -path_type  full_clock  or -path_type full_clock_expanded option
              is  used.  It  does  not  apply  to  borrowing  path  from   the
              -trace_latch_borrow option.

              This option is not applied to clock pins.

       -rise_exclude rise_exclude_list
              Same as the -exclude option, but applies only to paths rising at
              the named pins, ports, nets, and cell instances.

       -fall_exclude fall_exclude_list
              Same as the -exclude option, but applies only to  paths  falling
              at the named pins, ports, nets, and cell instances.

       -path_type short | full | full_clock | full_clock_expanded | only | end
              Specifies  how to display the timing path.  By default, the full
              path is displayed.  The following values are valid:

               o If full_clock is specified, the  report  is  similar  to  the
                report you get with full but also reports the full clock paths
                for propagated clocks.

               o If full_clock_expanded is specified, the report is similar to
                the  report  you get with full_clock but also reports the full
                clock path from the primary clock  to  the  related  generated
                clock source.

               o  If  short  is  specified, only startpoints and endpoints are
                displayed.

               o If only is specified, only the path is displayed without  the
                accompanying required-time and slack calculation.

               o  If  end  is  specified,  the report has a column format that
                shows one line for each path, showing only the  endpoint  path
                total, required-time, and slack.

       -delay_type min | min_rise | min_fall | max | max_rise | max_fall
              Specifies the path type at the endpoint.  The default is max.

       -nworst paths_per_endpoint
              Specifies  the  maximum  number of paths to report per endpoint.
              The default is 1, which reports only the single worst path  end-
              ing at a given endpoint.

       -max_paths max_path_count
              Specifies  the  number  of  paths  to  report  per path group by
              default, or the number of paths to report for the  whole  design
              if  the  timing_report_fast_mode  variable  is  set to true. The
              default is 1.

       -input_pins
              Shows input pins in the path report.  The  default  is  to  show
              only output pins.  This option also shows the delays of the nets
              connected to these pins.

       -nets  Shows nets in the path report.  The default is not to show nets.
              To show the delay for the nets, use the -input_pins option.

       -transition_time
              Shows  the  net transition time for each driving pin in the path
              report.  The default is not to show the net transition time  for
              each driving pin.

       -crosstalk_delta
              Shows  the  delta  delay  for each input pin in the path report.
              The default is not to show the delta delay for each input pin.

       -capacitance
              Causes the total (lumped) capacitance to be shown  in  the  path
              report.   The  default  is  not  to  show capacitance.  For each
              driver pin, the total capacitance driven by the driver  is  dis-
              played  in  a  column  preceding both incremental path delay and
              transition time (specified with  the  -transition_time  option).
              When  the  -nets option is specified, the capacitance is printed
              on the lines with nets instead of the lines with driver pins.

       -effective_capacitance
              Causes the effective capacitance for  nets,  calculated  by  the
              Arnoldi  method, to be shown in the path report. For each driver
              pin, the worst effective capacitance among  all  of  the  driver
              arcs  is  displayed  in  a column labeled "Ceff". When the -nets
              option is used, the effective capacitance is shown in the  lines
              reporting  the  nets,  rather than the driver pins. Only capaci-
              tance values calculated by the Arnoldi method are shown  in  the
              "Ceff"  column;  where  capacitance  is  calculated  by  another
              method, the "Ceff" column is left blank.

       -attributes
              Shows the attributes specified in  the  timing_report_attributes
              variable.  The  supported  attributes  are dont_touch, dont_use,
              map_only, infeasible_paths  (for  the  Design  Compiler  and  DC
              Explorer  tools),  size_only for cells, dont_touch for cells and
              nets, and ideal_net for nets.

       -physical
              Shows the locations of the pins and the capacitive loads for the
              pins  and nets in the path report.  The loads are displayed as a
              pair of values with the first value being the  wire  capacitance
              of  the  net  and  the  second value being the total capacitance
              driven by the driver.  If the pin location cannot be determined,
              the cell location is displayed, with the coordinates in microns.

       -slack_greater_than greater_slack_limit
              Specifies that only  those  paths  with  a  slack  greater  than
              greater_slack_limit are to be reported.  This option can be com-
              bined with -slack_lesser_than to report only those paths  inside
              or outside a given slack range.

       -slack_lesser_than lesser_slack_limit
              Specifies   that  only  those  paths  with  a  slack  less  than
              lesser_slack_limit are to be reported.  This option can be  com-
              bined with -slack_greater_than to report only those paths inside
              or outside a given slack range.

       -lesser_path max_path_delay
              Selects only those paths with a delay less than  max_path_delay.
              Combine this option with the -greater_path option to select only
              those paths inside or outside a given delay range.

       -greater_path min_path_delay
              Selects  only  those   paths   with   a   delay   greater   than
              min_path_delay.   Combine  this  option  with  the  -lesser_path
              option to select only those paths  inside  or  outside  a  given
              delay range.

       -loops Reports only the timing loops in the design.

       -enable_preset_clear_arcs
              Enables  asynchronous  timing arcs for this report.  By default,
              asynchronous timing arcs are disabled during all timing  verifi-
              cation.   This  option  allows  you to see the timing with these
              arcs enabled.  Only the current report is affected.

       -significant_digits digits
              Specifies the number of digits to the right of the decimal point
              to  report.   Allowed values are from 0 through 13.  The default
              is 2.   Using  this  option  overrides  the  value  set  by  the
              report_default_significant_digits variable.

       -nosplit
              Prevents  line  splitting and facilitates writing application to
              extract information from the report output.  Most of the  design
              information  is  listed in fixed-width columns.  If the informa-
              tion in a given field exceeds the column width, the  next  field
              begins on a new line, starting in the correct column.

       -sort_by group | slack
              Specifies  the  order  in  which  the  paths  are reported.  The
              default -sort_by key is group.  By default, paths are sorted  by
              costing  groups.   Within  each  group, the paths are ordered by
              slack.  With slack, the paths are ordered by slack only.

       -group group_name
              Specifies the path group from which timing  paths  are  selected
              for reporting, based on other specified options for reports.  If
              the -group option is not specified, the  reported  paths  are  a
              subset  of  paths  from  all path groups.  This option cannot be
              used with the -loops option.

       -trace_latch_borrow
              Controls the type of report generated for a path that starts  at
              a  transparent  latch.   If the path startpoint borrows from the
              previous stage, using this option causes the report to show  the
              entire  set  of  borrowing  paths  that lead up to the borrowing
              latch, starting with  a  nonborrowing  path  or  a  noninverting
              sequential  loop.   By  default,  the report shows only the last
              path in  the  sequence  of  borrowing  stages.   Each  stage  is
              reported  separately, showing the time borrowed and lent and the
              endpoints of the stage.  The cumulative amount of borrowed  time
              along  a  sequence of stages is not included in the report.  The
              -input_pins, -nets, -transition_time, -capacitance, and -signif-
              icant_digits  options  apply  to  every stage in the sequence of
              borrowing paths, but the remaining options (for example,  -from)
              apply only to the last stage reported.

       -derate
              Prints  timing derate values for each path element.  By default,
              no derate value is printed.  When this option is specified,  the
              -input_pins  and  -nets  options  are  automatically  turned on.
              Input delay and ideal clock network latency is not derated.

       -normalized_slack
              Paths are gathered and sorted using normalized slack instead  of
              slack.   Normalized  slack  divides  the  slack  by an idealized
              allowed propagation delay.  In order to  use  this  option,  you
              must  run  the update_timing command with the timing_enable_nor-
              malized_slack variable set to true.

       -scenarios scenario_list
              Reports each  scenario  in  the  list  separately,  with  up  to
              -max_paths paths reported for each scenario.  Inactive scenarios
              are skipped in the report.  If this option is  not  given,  only
              the current scenario is reported.

       -temperature
              Reports  the  operating condition temperature for each path ele-
              ment for multivoltage designs.

       -voltage
              Reports the operating condition voltage for  each  path  element
              for  multivoltage  designs.  When  the operating condition for a
              macro, switch, or pad cell is inferred from other library cells,
              a  tilde character (~) is displayed next to the voltage value in
              the timing report.

       -unique_pins
              Causes only the single  worst  timing  path  through  any  given
              sequence of pins to be reported. No other paths are reported for
              the same sequence of pins from startpoint to endpoint. For exam-
              ple,  if  the  worst path starts with a rising edge at the first
              pin of a pin sequence, then paths starting with a  falling  edge
              are  not reported for that sequence. For non-unate logic such as
              XOR gates, this greatly reduces the  number  of  paths  reported
              because of the large number of possible rising/falling edge com-
              binations through the sequence of pins. Using  this  option  can
              require  longer  runtimes  when  used  with the -nworst n option
              because many paths must be  analyzed  to  find  the  worst  path
              through  each  pin sequence, but only the worst path is reported
              and counted toward the total number of requested paths.

       -start_end_pair
              Limits reporting to the single worst timing path per each combi-
              nation  of  startpoint  and  endpoint  found. No other paths are
              reported that have the same startpoint and  same  endpoint.  For
              example, if the worst path starts at a register clock pin ff1/CK
              and ends at a register input pin ff5/D,  the  report  omits  all
              other  less  critical  paths  from  ff1/CK  to ff5/D. Using this
              option can require longer runtimes when used with the -nworst  n
              option  because  many  paths  must be analyzed to find the worst
              path through each pin pair, but only the worst path in each case
              is  reported  and  counted  toward the total number of requested
              paths.

       -variation
              Reports the mean and standard deviation of the statistical  time
              increment  for  each  path  element. This option works only when
              parametric on-chip variation (POCV) analysis has been enabled by
              setting  the  timing_pocvm_enable_analysis variable to true.  By
              default, statistical parameters are not reported.

       -ignore_infeasible_paths
              Ignores all paths flagged as infeasible during the latest compi-
              lation.

DESCRIPTION
       The  report_timing  command provides a report of timing information for
       the current design.  By default, the report_timing command reports  the
       single worst setup path in each clock group.

       The  command  options let you specify the number of paths reported, the
       types of paths reported, and the  amount  of  detail  included  in  the
       report.   You  can restrict the scope of paths reported by startpoints,
       endpoints, and  intermediate  points  by  using  the  -from,  -to,  and
       -through   options;   and   by  slack  or  clock  group  by  using  the
       -slack_lesser_than and -group options.

       The timing report starts by showing the primary command settings, oper-
       ating  conditions, path startpoint, path endpoint, path group name, and
       path timing check type (max for a setup check, min for  a  hold  check,
       and so on).

       A  table  in  the  report shows point-by-point accounting of the delays
       along the path from the startpoint to the endpoint.  The default  table
       has  columns  labeled  Point,  Incr,  and Path.  These columns list the
       points (cell pins) along the path, the incremental contribution to  the
       delay at each point, and the cumulative delay up to that point, respec-
       tively.  Hierarchical boundary crossings are listed  as  well,  showing
       zero  incremental  delay  at each crossing.  You can optionally display
       net delays in the report by using the -input_pins option and net  names
       by using the -nets option.

       The  symbols  "r"  and "f" in the Path column indicate the sense of the
       signal transition, either rising or falling, at that point in the path.

       For  a setup check, the path starts with the launch clock edge and ends
       at the data input of the capture device.  The data arrival  time  shown
       in  the  table  is  the  amount  of elapsed time from the source of the
       launch clock edge to the arrival of data at the endpoint,  taking  into
       consideration the longest possible delays along the path.

       Following  this  is  the accounting for the required arrival time.  The
       data required time shown in the table is the latest  allowable  arrival
       time for the data at the path endpoint, taking into account the nominal
       capture clock edge time, the clock  network  delay,  the  clock  uncer-
       tainty,  the least possible delay along the clock path, and the library
       setup time requirement for the capture device.

       The slack value shown at the end of the report  is  the  data  required
       time  minus  the data arrival time.  This represents the amount of time
       by which the timing constraint is met.

       Back-annotations on path elements in the timing path are indicated by a
       character  symbol  in  the  Incr  column.  If the -input_pins option is
       used, each pin-to-pin delay spans either a net  or  cell.   The  symbol
       shown refers to the dominant annotation on each path element.  (Certain
       annotations dominate others; for example,  SDF  takes  precedence  over
       back-annotated RC parasitics.)

         Symbol     Annotation
         ------     ----------
         ^          Ideal network latency annotation
         *          Back-annotation using SDF or preroute Elmore extraction
         &          RC network back-annotation using Elmore delay calculation
         #          Estimated delay for high-fanout net
         z          Zero delay due to set_zero_interconnect_delay_mode
         <none>     Wire-load model or none

       You  can  use  multiple -through options in a single command to specify
       paths that traverse multiple points in the design.  The following exam-
       ple  specifies  paths beginning at A1, passing through B1, then through
       C1, and ending at D1:

         prompt> report_timing -from A1 -through B1 -through C1 -to D1

       If more than one object is specified within one  -through  option,  the
       path can pass through any of the objects.  The following example speci-
       fies paths beginning at A1, passing through either B1 or B2, then pass-
       ing through either C1 or C2, and ending at D1:

         prompt> report_timing -from A1 -through {B1 B2} -through {C1 C2} -to D1
       Creation  and  usage  of  scenarios  is  available with Design Compiler
       Graphical.

   Multicorner-Multimode Support
       By default, this command uses information from  the  current  scenario.
       You can select different scenarios by using the -scenarios option.  The
       only exception is the clock object, which only comes from current  sce-
       nario.

EXAMPLES
       The following example shows a timing report using only the default val-
       ues:

         prompt> report_timing

         ****************************************
         Report : timing
                 -path full
                 -delay max
                 -max_paths 1
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:23:02 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

           Startpoint: c (input port)
           Endpoint: z2 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 r
           c (in)                                   0.00       0.00 r
           u1/Z (IVA)                               0.54       0.54 f
           u0/Z (NR2)                               1.20       1.74 r
           u8/Z (IVA)                               0.43       2.17 f
           u7/Z (OR3)                               1.24       3.41 f
           z2 (out)                                 0.00       3.41 f
           data arrival time                                   3.41

           max_delay                                0.00       0.00
           output external delay                    0.00       0.00
           data required time                                  0.00
           -----------------------------------------------------------
           data required time                                  0.00
           data arrival time                                  -3.41
           -----------------------------------------------------------
           slack (VIOLATED)                                   -3.41

       The following example reports the longest path to Z1, without required-
       time and slack calculation:

         prompt> report_timing -to z1 -nworst 2 -path_type only

         ****************************************
         Report : timing
                 -path only
                 -delay max
                 -nworst 2
                 -max_paths 2
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:52:43 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

           Startpoint: c (input port)
           Endpoint: z1 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 f
           c (in)                                   0.00       0.00 f
           u1/Z (IVA)                               0.60       0.60 r
           u17/Z (AO7)                              0.53       1.13 f
           u18/Z (OR3)                              1.24       2.37 f
           z1 (out)                                 0.00       2.37 f
           data arrival time                                   2.37
           -----------------------------------------------------------

           Startpoint: d (input port)
           Endpoint: z1 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 f
           d (in)                                   0.00       0.00 f
           u20/Z (IVA)                              0.53       0.53 r
           u17/Z (AO7)                              0.53       1.06 f
           u18/Z (OR3)                              1.24       2.30 f
           z1 (out)                                 0.00       2.30 f
           data arrival time                                   2.30
           -----------------------------------------------------------

       The  following  example reports the endpoint path delay, required time,
       and slack for each path:

         prompt> report_timing -path_type end

         ****************************************
         Report : timing
                 -path end
                 -delay max
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:28:07 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

         Endpoint                Path Delay     Path Required     Slack
         ----------------------------------------------------------------
         z2                         3.41 f            0.00        -3.41
         z3                         3.03 f            0.00        -3.03
         z4                         2.77 f            0.00        -2.77
         z6                         2.69 r            0.00        -2.69
         z0                         2.59 f            0.00        -2.59
         z1                         2.37 f            0.00        -2.37
         z5                         2.26 f            0.00        -2.26

       The following example reports the startpoints and endpoints of the path
       from a to z2:

         prompt> report_timing -from a -to z2 -path_type short

         ****************************************
         Report : timing
                 -path short
                 -delay max
                 -max_paths 1
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:29:40 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

           Startpoint: a (input port)
           Endpoint: z2 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 f
           a (in)                                   0.00       0.00 f
           ...
           z2 (out)                                 1.24       1.24 f
           data arrival time                                   1.24

           max_delay                                0.00       0.00
           output external delay                    0.00       0.00
           data required time                                  0.00
           -----------------------------------------------------------
           data required time                                  0.00
           data arrival time                                  -1.24
           -----------------------------------------------------------
           slack (VIOLATED)                                   -1.24

       The  following  example  shows input pins in the report, in addition to
       the default values:

         prompt> report_timing -input_pins

         ****************************************
         Report : timing
                 -path full
                 -delay max
                 -input_pins
                 -max_paths 1
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:32:28 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

           Startpoint: c (input port)
           Endpoint: z2 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 r
           c (in)                                   0.00       0.00 r
           u1/A (IVA)                               0.00       0.00 r
           u1/Z (IVA)                               0.54       0.54 f
           u0/A (NR2)                               0.00       0.54 f
           u0/Z (NR2)                               1.20       1.74 r
           u8/A (IVA)                               0.00       1.74 r
           u8/Z (IVA)                               0.43       2.17 f
           u7/B (OR3)                               0.00       2.17 f
           u7/Z (OR3)                               1.24       3.41 f
           z2 (out)                                 0.00       3.41 f
           data arrival time                                   3.41

           max_delay                                0.00       0.00
           output external delay                    0.00       0.00
           data required time                                  0.00
           -----------------------------------------------------------
           data required time                                  0.00
           data arrival time                                  -3.41
           -----------------------------------------------------------
           slack (VIOLATED)                                   -3.41

       The following example shows input pins and nets in the report, and does
       not show required time and slack calculation:

         prompt> report_timing -input_pins -nets -path_type only

         ****************************************
         Report : timing
                 -path only
                 -delay max
                 -input_pins
                 -nets
                 -max_paths 1
         Design : led
         Version: v3.1a
         Date   : Tue Apr  7 16:34:20 1992
         ****************************************

         Operating Conditions:
         Wire Loading Model Mode: top

           Startpoint: c (input port)
           Endpoint: z2 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 r
           c (in)                                   0.00       0.00 r
           c (net)                                  0.00       0.00 r
           u1/A (IVA)                               0.00       0.00 r
           u1/Z (IVA)                               0.54       0.54 f
           cell24/n22 (net)                         0.00       0.54 f
           u0/A (NR2)                               0.00       0.54 f
           u0/Z (NR2)                               1.20       1.74 r
           cell24/n21 (net)                         0.00       1.74 r
           u8/A (IVA)                               0.00       1.74 r
           u8/Z (IVA)                               0.43       2.17 f
           cell24/n19 (net)                         0.00       2.17 f
           u7/B (OR3)                               0.00       2.17 f
           u7/Z (OR3)                               1.24       3.41 f
           z2 (net)                                 0.00       3.41 f
           z2 (out)                                 0.00       3.41 f
           data arrival time                                   3.41
           -----------------------------------------------------------

SEE ALSO
       create_scenario(2)
       current_scenario(2)
       report_constraint(2)
       set_operating_conditions(2)
       set_timing_derate(2)
       set_timing_ranges(2)
       set_wire_load_min_block_size(2)
       set_wire_load_mode(2)
       set_wire_load_model(2)
       set_wire_load_selection_group(2)
       report_default_significant_digits(3)
       timing_pocvm_enable_analysis(3)
       timing_report_attributes(3)
       timing_report_fast_mode(3)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:11:17 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  input external delay                                    0.46       0.63 r
  winc (in)                                               0.03       0.66 r
  io_b_winc/DOUT (I1025_NS)                               0.41       1.06 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       1.06 r
  wptr_full/U9/Y (AND2X1_RVT)                             0.07       1.13 r
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       1.17 f
  wptr_full/U7/Y (AO22X1_RVT)                             0.07       1.23 f
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       1.33 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       1.43 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       1.49 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.57 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.57 r
  data arrival time                                                  1.57

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       0.17 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)             0.19       0.36 f
  fifomem/U18/Y (NAND4X0_RVT)                             0.06       0.42 r
  fifomem/U25/Y (OR2X2_RVT)                               0.08       0.50 r
  fifomem/U33/Y (INVX8_RVT)                               0.04       0.54 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.54 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                        1.38       1.92 f
  rdata[0] (out)                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  output external delay                                  -0.45       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.17 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.21       0.38 r
  rptr_empty/U66/Y (AND2X1_RVT)                           0.07       0.45 r
  rptr_empty/U84/Y (AND3X1_RVT)                           0.08       0.53 r
  rptr_empty/U86/Y (OR2X1_RVT)                            0.06       0.59 r
  rptr_empty/U103/Y (AO22X1_RVT)                          0.06       0.65 r
  rptr_empty/U112/Y (NAND3X0_RVT)                         0.06       0.72 f
  rptr_empty/U12/Y (XNOR2X1_RVT)                          0.12       0.84 r
  rptr_empty/U54/Y (AND2X1_RVT)                           0.05       0.89 r
  rptr_empty/U53/Y (AND4X1_RVT)                           0.08       0.97 r
  rptr_empty/U43/Y (AND3X1_RVT)                           0.07       1.03 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.03 r
  data arrival time                                                  1.03

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.15 r
  library setup time                                     -0.11       1.04
  data required time                                                 1.04
  --------------------------------------------------------------------------
  data required time                                                 1.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.17 r
  wptr_full/wbin_reg_0_/QN (SDFFARX1_RVT)                 0.16       0.33 r
  wptr_full/U14/Y (INVX1_RVT)                             0.02       0.36 f
  wptr_full/U100/Y (AND2X1_RVT)                           0.06       0.41 f
  wptr_full/U13/Y (AND4X1_RVT)                            0.09       0.50 f
  wptr_full/U76/Y (AND2X1_RVT)                            0.07       0.57 f
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       0.61 r
  wptr_full/U7/Y (AO22X1_RVT)                             0.08       0.68 r
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       0.78 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       0.88 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       0.95 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.03 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.03 r
  data arrival time                                                  1.03

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 4 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 1 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:35:46  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:35:46  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:35:46  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:35:55  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:35:55  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:35:55  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:35:55  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:35:56  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:35:56  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:35:56  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:35:56  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:35:56  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:35:56  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:36:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:36:00  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:36:00  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:36:00  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:36:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:36:01  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:36:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:36:08  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:36:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:36:26  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:36:31  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:36:31  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:36:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:36:45  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:36:51  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:36:51  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:37:02  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:37:02  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:37:03  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:37:03  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:37:04  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:37:04  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:37:05  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:37:09  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:37:09  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:37:09  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:37:09  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:37:11  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:37:11  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:37:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:37:11  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:37:12  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:37:12  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:37:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:37:16  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:37:20  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:37:20  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:37:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:37:21  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:37:23  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:37:23  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:37:27  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:37:27  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:37:29  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:37:29  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:37:29  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:37:29  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:37:29  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:37:29  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:37:30  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:37:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:37:31  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:37:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:37:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:37:32  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:37:32  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:14:38 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  input external delay                                    0.46       0.63 r
  winc (in)                                               0.03       0.66 r
  io_b_winc/DOUT (I1025_NS)                               0.41       1.06 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       1.06 r
  wptr_full/U9/Y (AND2X1_RVT)                             0.07       1.13 r
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       1.17 f
  wptr_full/U7/Y (AO22X1_RVT)                             0.07       1.23 f
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       1.33 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       1.43 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       1.49 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.57 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.57 r
  data arrival time                                                  1.57

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       0.17 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)             0.19       0.36 f
  fifomem/U18/Y (NAND4X0_RVT)                             0.06       0.42 r
  fifomem/U25/Y (OR2X2_RVT)                               0.08       0.50 r
  fifomem/U33/Y (INVX8_RVT)                               0.04       0.54 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.54 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                        1.38       1.92 f
  rdata[0] (out)                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  output external delay                                  -0.45       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.17 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.21       0.38 r
  rptr_empty/U66/Y (AND2X1_RVT)                           0.07       0.45 r
  rptr_empty/U84/Y (AND3X1_RVT)                           0.08       0.53 r
  rptr_empty/U86/Y (OR2X1_RVT)                            0.06       0.59 r
  rptr_empty/U103/Y (AO22X1_RVT)                          0.06       0.65 r
  rptr_empty/U112/Y (NAND3X0_RVT)                         0.06       0.72 f
  rptr_empty/U12/Y (XNOR2X1_RVT)                          0.12       0.84 r
  rptr_empty/U54/Y (AND2X1_RVT)                           0.05       0.89 r
  rptr_empty/U53/Y (AND4X1_RVT)                           0.08       0.97 r
  rptr_empty/U43/Y (AND3X1_RVT)                           0.07       1.03 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.03 r
  data arrival time                                                  1.03

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.15 r
  library setup time                                     -0.11       1.04
  data required time                                                 1.04
  --------------------------------------------------------------------------
  data required time                                                 1.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.17 r
  wptr_full/wbin_reg_0_/QN (SDFFARX1_RVT)                 0.16       0.33 r
  wptr_full/U14/Y (INVX1_RVT)                             0.02       0.36 f
  wptr_full/U100/Y (AND2X1_RVT)                           0.06       0.41 f
  wptr_full/U13/Y (AND4X1_RVT)                            0.09       0.50 f
  wptr_full/U76/Y (AND2X1_RVT)                            0.07       0.57 f
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       0.61 r
  wptr_full/U7/Y (AO22X1_RVT)                             0.08       0.68 r
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       0.78 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       0.88 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       0.95 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.03 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.03 r
  data arrival time                                                  1.03

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 4 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 1 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:39:34  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:39:34  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:39:34  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:39:43  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:39:43  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:39:43  511372.2      1.24      27.8      33.7                           1136915200.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:39:43  511372.2      1.24      27.8      33.7                           1136915200.0000
    0:39:43  511365.4      1.24      27.9      33.7                           1136286848.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:39:43  511343.8      1.24      27.9      33.7                           1134343168.0000
    0:39:43  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:39:43  511347.8      1.24      27.7      33.7                           1135457920.0000
    0:39:43  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:39:43  511347.3      1.24      27.7      33.7                           1135304960.0000
    0:39:48  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:39:48  511394.6      1.24      27.9      33.7                           1136733568.0000
    0:39:48  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:39:48  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:39:49  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:39:49  511395.1      1.24      27.9      33.7                           1136887552.0000
    0:39:56  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:39:56  511395.6      1.24      27.8      33.7                           1138908928.0000
    0:40:14  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:40:14  511395.8      1.24      27.8      33.7                           1138919552.0000
    0:40:19  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:40:19  511393.3      1.24      27.7      33.7                           1138857344.0000
    0:40:33  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:40:33  511431.9      1.24      27.7      33.7                           1145740288.0000
    0:40:40  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:40:40  511430.4      1.24      27.4      33.7                           1145868672.0000
    0:40:51  511499.8      1.24      28.5      33.7                           1151394560.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:40:51  511499.8      1.24      28.5      33.7                           1151394560.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:40:51  511510.0      1.30      28.5      27.7 fifomem/n31               1150310400.0000
    0:40:52  511536.6      1.30      28.7      26.9                           1154997632.0000
    0:40:52  511505.4      1.25      27.8      33.7                           1149688832.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:40:52  511505.4      1.25      27.8      33.7                           1149688832.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:40:53  511419.0      1.29      27.7      27.9                           1136090496.0000
    0:40:57  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:40:57  511416.9      1.24      27.6      33.7                           1137224960.0000
    0:40:57  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:40:57  511396.4      1.24      27.4      33.7                           1131503360.0000
    0:40:58  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:40:59  511418.5      1.24      27.6      33.7                           1135089280.0000
    0:40:59  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:40:59  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:40:59  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:40:59  511420.5      1.22      27.4      33.7                           1135745024.0000
    0:41:04  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:41:04  511424.6      1.22      27.6      33.7                           1136468352.0000
    0:41:07  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:41:07  511428.6      1.22      27.8      33.7                           1136577792.0000
    0:41:09  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:41:09  511443.6      1.22      28.5      33.7                           1140475392.0000
    0:41:10  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:41:10  511441.8      1.22      28.0      33.7                           1140329088.0000
    0:41:14  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:41:14  511439.1      1.22      27.5      33.7                           1137772032.0000
    0:41:16  511501.3      1.22      27.0      33.7                           1150697344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:41:16  511501.3      1.22      27.0      33.7                           1150697344.0000
    0:41:16  511417.7      1.22      26.9      33.7                           1130049152.0000
    0:41:16  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:41:16  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:41:17  511412.4      1.22      26.8      33.7                           1129895296.0000
    0:41:17  511431.9      1.29      27.2      27.9                           1133259520.0000
    0:41:19  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:41:19  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:41:19  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:41:19  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:41:19  511415.7      1.22      26.7      33.7                           1131680640.0000
    0:41:19  511403.2      1.22      26.7      33.7                           1127478912.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:18:25 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  input external delay                                    0.46       0.63 r
  winc (in)                                               0.03       0.66 r
  io_b_winc/DOUT (I1025_NS)                               0.41       1.06 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       1.06 r
  wptr_full/U9/Y (AND2X1_RVT)                             0.07       1.13 r
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       1.17 f
  wptr_full/U7/Y (AO22X1_RVT)                             0.07       1.23 f
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       1.33 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       1.43 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       1.49 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.57 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.57 r
  data arrival time                                                  1.57

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       0.17 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)             0.19       0.36 f
  fifomem/U18/Y (NAND4X0_RVT)                             0.06       0.42 r
  fifomem/U25/Y (OR2X2_RVT)                               0.08       0.50 r
  fifomem/U33/Y (INVX8_RVT)                               0.04       0.54 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.54 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                        1.38       1.92 f
  rdata[0] (out)                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  output external delay                                  -0.45       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.17 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.21       0.38 r
  rptr_empty/U66/Y (AND2X1_RVT)                           0.07       0.45 r
  rptr_empty/U84/Y (AND3X1_RVT)                           0.08       0.53 r
  rptr_empty/U86/Y (OR2X1_RVT)                            0.06       0.59 r
  rptr_empty/U103/Y (AO22X1_RVT)                          0.06       0.65 r
  rptr_empty/U112/Y (NAND3X0_RVT)                         0.06       0.72 f
  rptr_empty/U12/Y (XNOR2X1_RVT)                          0.12       0.84 r
  rptr_empty/U54/Y (AND2X1_RVT)                           0.05       0.89 r
  rptr_empty/U53/Y (AND4X1_RVT)                           0.08       0.97 r
  rptr_empty/U43/Y (AND3X1_RVT)                           0.07       1.03 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.03 r
  data arrival time                                                  1.03

  clock rclk (rise edge)                                  0.98       0.98
  clock network delay (ideal)                             0.17       1.15
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.15 r
  library setup time                                     -0.11       1.04
  data required time                                                 1.04
  --------------------------------------------------------------------------
  data required time                                                 1.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.17       0.17
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.17 r
  wptr_full/wbin_reg_0_/QN (SDFFARX1_RVT)                 0.16       0.33 r
  wptr_full/U14/Y (INVX1_RVT)                             0.02       0.36 f
  wptr_full/U100/Y (AND2X1_RVT)                           0.06       0.41 f
  wptr_full/U13/Y (AND4X1_RVT)                            0.09       0.50 f
  wptr_full/U76/Y (AND2X1_RVT)                            0.07       0.57 f
  wptr_full/U8/Y (NAND2X0_RVT)                            0.04       0.61 r
  wptr_full/U7/Y (AO22X1_RVT)                             0.08       0.68 r
  wptr_full/U74/Y (MUX21X2_RVT)                           0.10       0.78 f
  wptr_full/U11/Y (XOR2X2_RVT)                            0.10       0.88 r
  wptr_full/U10/Y (AND3X1_RVT)                            0.07       0.95 r
  wptr_full/U61/Y (AND4X1_RVT)                            0.08       1.03 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.03 r
  data arrival time                                                  1.03

  clock wclk (rise edge)                                  1.05       1.05
  clock network delay (ideal)                             0.17       1.22
  clock uncertainty                                      -0.07       1.15
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.15 r
  library setup time                                     -0.12       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> exit

Memory usage for this session 234 Mbytes.
Memory usage for this session including child processes 234 Mbytes.
CPU usage for this session 1025 seconds ( 0.28 hours ).
Elapsed time for this session 2507 seconds ( 0.70 hours ).

Thank you...

