<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='846' type='bool llvm::ARMSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='845'>/// True for some subtargets at &gt; -O0.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='208' c='_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv'/>
<def f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='395' ll='402' type='bool llvm::ARMSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='394'>// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</doc>
