// Seed: 60183215
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    output uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply1 id_16,
    input tri1 id_17,
    input supply0 module_0,
    input wire id_19,
    output tri0 id_20,
    output tri id_21,
    output wand id_22,
    inout tri0 id_23,
    output uwire id_24,
    input tri0 id_25,
    input wor id_26,
    input tri0 id_27,
    output uwire id_28,
    output tri1 id_29,
    output supply0 id_30,
    output wire id_31,
    input wand id_32,
    input supply0 id_33,
    input supply1 id_34,
    input uwire id_35,
    output wand id_36,
    input wor id_37,
    input tri0 id_38,
    input wand id_39,
    input wire id_40,
    input supply0 id_41
);
  wor id_43 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  assign id_2 = 1;
  wor id_9;
  assign id_2 = id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_9,
      id_9,
      id_5,
      id_2,
      id_9,
      id_1,
      id_1,
      id_1,
      id_0,
      id_5,
      id_1,
      id_9,
      id_2,
      id_2,
      id_5,
      id_3,
      id_6,
      id_2,
      id_9,
      id_2,
      id_9,
      id_9,
      id_9,
      id_0,
      id_1,
      id_2,
      id_9,
      id_9,
      id_2,
      id_9,
      id_7,
      id_9,
      id_7,
      id_9,
      id_9,
      id_0,
      id_3,
      id_5,
      id_1
  );
  wire id_11, id_12;
endmodule
