// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4090[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception14105[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<276>;
	.reg .b16 	%rs<102>;
	.reg .b32 	%r<1877>;
	.reg .f32 	%f<697>;
	.reg .b64 	%rd<438>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r180, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd74, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r187, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r187, 82431;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd75, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r181, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r188, %r3, 7;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r189, %r188, %r4;
	or.b32  	%r190, %r189, %r2;
	mul.wide.u32 	%rd81, %r190, 4;
	add.s64 	%rd4, %rd75, %rd81;
	mov.u32 	%r191, 1;
	st.global.u32 	[%rd4], %r191;
	setp.gt.u32 	%p2, %r181, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r182, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r182, %r181;
	setp.gt.s32 	%p4, %r182, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r183, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r192, %r182, %r181;
	and.b32  	%r193, %r192, 255;
	setp.ne.s32 	%p6, %r193, 0;
	setp.gt.u32 	%p7, %r183, 8191;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r184, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r184, %r183;
	setp.gt.s32 	%p10, %r184, 16383;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r194, %r184, %r183;
	add.s32 	%r195, %r194, 3;
	and.b32  	%r196, %r195, 63;
	setp.eq.s32 	%p12, %r196, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r185, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r185, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r186, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r185, %r186;
	setp.lt.s32 	%p15, %r186, 385;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass144
	bfe.u32 	%r79, %r4, 1, 1;
	or.b32  	%r80, %r79, 2;
	mov.f32 	%f110, 0f40000000;
	mov.f32 	%f111, 0f41700000;
	div.approx.f32 	%f69, %f111, %f110;
	cvt.rn.f32.s32 	%f112, %r79;
	sub.f32 	%f113, %f112, %f69;
	mov.f32 	%f142, 0f40800000;
	div.approx.f32 	%f71, %f113, %f142;
	setp.ne.f32 	%p22, %f71, 0f00000000;
	mov.f32 	%f680, 0f3F800000;
	mov.f32 	%f673, %f680;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L483
	sin.approx.f32 	%f143, %f71;
	div.approx.f32 	%f673, %f143, %f71;
$L__BB0_13:                             // %L486
	cvt.rn.f32.s32 	%f146, %r80;
	sub.f32 	%f147, %f146, %f69;
	div.approx.f32 	%f5, %f147, %f142;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f674, %f680;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L503
	sin.approx.f32 	%f177, %f5;
	div.approx.f32 	%f674, %f177, %f5;
$L__BB0_15:                             // %L506
	or.b32  	%r216, %r79, 4;
	or.b32  	%r6, %r79, 6;
	cvt.rn.f32.s32 	%f181, %r216;
	sub.f32 	%f182, %f181, %f69;
	div.approx.f32 	%f9, %f182, %f142;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f675, %f680;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L556
	sin.approx.f32 	%f212, %f9;
	div.approx.f32 	%f675, %f212, %f9;
$L__BB0_17:                             // %L559
	cvt.rn.f32.s32 	%f215, %r6;
	sub.f32 	%f216, %f215, %f69;
	div.approx.f32 	%f14, %f216, %f142;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f676, %f680;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L576
	sin.approx.f32 	%f246, %f14;
	div.approx.f32 	%f676, %f246, %f14;
$L__BB0_19:                             // %L579
	or.b32  	%r234, %r79, 8;
	or.b32  	%r8, %r79, 10;
	cvt.rn.f32.s32 	%f250, %r234;
	sub.f32 	%f251, %f250, %f69;
	div.approx.f32 	%f18, %f251, %f142;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f677, %f680;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L629
	sin.approx.f32 	%f281, %f18;
	div.approx.f32 	%f677, %f281, %f18;
$L__BB0_21:                             // %L632
	shr.u32 	%r78, %r4, 1;
	cvt.rn.f32.s32 	%f284, %r8;
	sub.f32 	%f285, %f284, %f69;
	div.approx.f32 	%f23, %f285, %f142;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f678, %f680;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L649
	sin.approx.f32 	%f315, %f23;
	div.approx.f32 	%f678, %f315, %f23;
$L__BB0_23:                             // %L652
	or.b32  	%r252, %r79, 12;
	or.b32  	%r10, %r78, 14;
	cvt.rn.f32.s32 	%f319, %r252;
	sub.f32 	%f320, %f319, %f69;
	div.approx.f32 	%f27, %f320, %f142;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f679, %f680;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L702
	sin.approx.f32 	%f350, %f27;
	div.approx.f32 	%f679, %f350, %f27;
$L__BB0_25:                             // %L705
	cvt.rn.f32.s32 	%f353, %r10;
	sub.f32 	%f354, %f353, %f69;
	div.approx.f32 	%f32, %f354, %f142;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L722
	sin.approx.f32 	%f384, %f32;
	div.approx.f32 	%f680, %f384, %f32;
$L__BB0_27:                             // %L725
	bfe.u32 	%r295, %r4, 2, 1;
	shr.u32 	%r15, %r4, 3;
	and.b32  	%r296, %r15, 2;
	or.b32  	%r16, %r295, %r296;
	mul.lo.s32 	%r298, %r79, %r16;
	shl.b32 	%r299, %r298, 2;
	neg.s32 	%r18, %r299;
	cvt.rn.f32.s32 	%f455, %r18;
	div.approx.f32 	%f35, %f455, %f142;
	abs.f32 	%f691, %f35;
	setp.lt.f32 	%p79, %f691, 0f40000000;
	@%p79 bra 	$L__BB0_92;
// %bb.28:
	setp.gtu.f32 	%p80, %f691, 0f4B800000;
	@%p80 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_29;
$L__BB0_88:
	mov.b32 	%r82, %f691;
	and.b32  	%r300, %r82, 8388607;
	or.b32  	%r1873, %r300, 1065353216;
	mov.b32 	%f690, %r1873;
	add.s32 	%r301, %r82, -1073741824;
	and.b32  	%r1874, %r301, -8388608;
	setp.eq.s32 	%p86, %r1874, 0;
	@%p86 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i720.preheader
	mov.f32 	%f465, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f464,%f465;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i720
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r302, %r1874, 192937984;
	add.s32 	%r303, %r1873, %r302;
	mov.b32 	%f466, %r303;
	mul.f32 	%f467, %f464, %f466;
	sub.f32 	%f468, %f466, %f467;
	fma.rn.f32 	%f469, %f468, %f464, %f467;
	sub.f32 	%f470, %f466, %f469;
	fma.rz.f32 	%f471, %f470, %f464, %f469;
	cvt.rzi.f32.f32 	%f472, %f471;
	sub.f32 	%f690, %f466, %f472;
	sub.s32 	%r1874, %r1874, %r302;
	mov.b32 	%r1873, %f690;
	setp.ne.s32 	%p87, %r1874, 0;
	setp.ne.s32 	%p88, %r1873, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i722
	setp.gt.u32 	%p90, %r82, 2139095039;
	selp.f32 	%f473, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f474, %f690, 0f34000000;
	mul.f32 	%f691, %f473, %f474;
	bra.uni 	$L__BB0_92;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i699
	div.approx.f32 	%f457, %f691, %f110;
	cvt.rzi.f32.f32 	%f689, %f457;
	fma.rn.f32 	%f73, %f689, 0fC0000000, %f691;
	mov.b32 	%r81, %f73;
	setp.lt.u32 	%p81, %r81, 1073741824;
	@%p81 bra 	$L__BB0_87;
// %bb.30:
	setp.lt.u32 	%p82, %r81, -2147483647;
	@%p82 bra 	$L__BB0_85;
// %bb.31:
	add.f32 	%f462, %f689, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f463, %f462, 0fBF800000;
	selp.f32 	%f689, %f463, %f462, %p85;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f689, %f689, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i703
	add.f32 	%f458, %f689, 0f3F800000;
	fma.rn.f32 	%f460, %f110, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f460, 0f00000000;
	add.f32 	%f461, %f458, 0f3F800000;
	selp.f32 	%f689, %f461, %f458, %p84;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i706
	fma.rn.f32 	%f691, %f689, 0fC0000000, %f691;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i725
	abs.f32 	%f475, %f691;
	setp.gtu.f32 	%p91, %f475, 0f7F800000;
	@%p91 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r304, %f35;
	and.b32  	%r305, %r304, -2147483648;
	mov.b32 	%r306, %f691;
	or.b32  	%r307, %r305, %r306;
	mov.b32 	%f691, %r307;
$L__BB0_94:                             // %__nv_fmodf.exit726
	shl.b32 	%r316, %r16, 3;
	sub.s32 	%r317, %r18, %r316;
	cvt.rn.f32.s32 	%f508, %r317;
	div.approx.f32 	%f90, %f508, %f142;
	abs.f32 	%f683, %f90;
	setp.lt.f32 	%p100, %f683, 0f40000000;
	@%p100 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p101, %f683, 0f4B800000;
	@%p101 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r20, %f683;
	and.b32  	%r318, %r20, 8388607;
	or.b32  	%r1862, %r318, 1065353216;
	mov.b32 	%f682, %r1862;
	add.s32 	%r319, %r20, -1073741824;
	and.b32  	%r1863, %r319, -8388608;
	setp.eq.s32 	%p107, %r1863, 0;
	@%p107 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f519, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f518,%f519;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r320, %r1863, 192937984;
	add.s32 	%r321, %r1862, %r320;
	mov.b32 	%f520, %r321;
	mul.f32 	%f521, %f518, %f520;
	sub.f32 	%f522, %f520, %f521;
	fma.rn.f32 	%f523, %f522, %f518, %f521;
	sub.f32 	%f524, %f520, %f523;
	fma.rz.f32 	%f525, %f524, %f518, %f523;
	cvt.rzi.f32.f32 	%f526, %f525;
	sub.f32 	%f682, %f520, %f526;
	sub.s32 	%r1863, %r1863, %r320;
	mov.b32 	%r1862, %f682;
	setp.ne.s32 	%p108, %r1863, 0;
	setp.ne.s32 	%p109, %r1862, 0;
	and.pred  	%p110, %p108, %p109;
	@%p110 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p111, %r20, 2139095039;
	selp.f32 	%f527, 0f7FFFFFFF, 0f4B800000, %p111;
	mul.f32 	%f528, %f682, 0f34000000;
	mul.f32 	%f683, %f527, %f528;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f511, %f683, %f110;
	cvt.rzi.f32.f32 	%f681, %f511;
	fma.rn.f32 	%f38, %f681, 0fC0000000, %f683;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p102, %r19, 1073741824;
	@%p102 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p103, %r19, -2147483647;
	@%p103 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f516, %f681, 0fBF800000;
	setp.lt.f32 	%p106, %f38, 0fC0000000;
	add.f32 	%f517, %f516, 0fBF800000;
	selp.f32 	%f681, %f517, %f516, %p106;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f681, %f681, 0f3F800000;
	setp.ltu.f32 	%p104, %f38, 0f40800000;
	@%p104 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f512, %f681, 0f3F800000;
	fma.rn.f32 	%f514, %f110, 0fC0400000, %f38;
	setp.ge.f32 	%p105, %f514, 0f00000000;
	add.f32 	%f515, %f512, 0f3F800000;
	selp.f32 	%f681, %f515, %f512, %p105;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f683, %f681, 0fC0000000, %f683;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f139, 0f00000000;
	abs.f32 	%f529, %f683;
	setp.gtu.f32 	%p112, %f529, 0f7F800000;
	@%p112 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r322, %f90;
	and.b32  	%r323, %r322, -2147483648;
	mov.b32 	%r324, %f683;
	or.b32  	%r325, %r323, %r324;
	mov.b32 	%f683, %r325;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f564, 0f3F800000;
	div.approx.f32 	%f52, %f139, %f564;
	abs.f32 	%f687, %f52;
	setp.lt.f32 	%p120, %f687, 0f40000000;
	setp.gtu.f32 	%p275, %f687, 0f4B800000;
	mov.f32 	%f695, %f687;
	@%p120 bra 	$L__BB0_102;
// %bb.46:
	@%p275 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_47;
$L__BB0_98:
	mov.b32 	%r90, %f687;
	and.b32  	%r347, %r90, 8388607;
	or.b32  	%r1875, %r347, 1065353216;
	mov.b32 	%f694, %r1875;
	add.s32 	%r348, %r90, -1073741824;
	and.b32  	%r1876, %r348, -8388608;
	setp.eq.s32 	%p127, %r1876, 0;
	@%p127 bra 	$L__BB0_101;
// %bb.99:                              // %__nv_fmaf_rn.exit4.i.i.i751.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f573,%f564;
	// end inline asm
$L__BB0_100:                            // %__nv_fmaf_rn.exit4.i.i.i751
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r349, %r1876, 192937984;
	add.s32 	%r350, %r1875, %r349;
	mov.b32 	%f575, %r350;
	mul.f32 	%f576, %f573, %f575;
	sub.f32 	%f577, %f575, %f576;
	fma.rn.f32 	%f578, %f577, %f573, %f576;
	sub.f32 	%f579, %f575, %f578;
	fma.rz.f32 	%f580, %f579, %f573, %f578;
	cvt.rzi.f32.f32 	%f581, %f580;
	sub.f32 	%f694, %f575, %f581;
	sub.s32 	%r1876, %r1876, %r349;
	mov.b32 	%r1875, %f694;
	setp.ne.s32 	%p128, %r1876, 0;
	setp.ne.s32 	%p129, %r1875, 0;
	and.pred  	%p130, %p128, %p129;
	@%p130 bra 	$L__BB0_100;
$L__BB0_101:                            // %__internal_fmodf_slowpath_mod.exit.i.i753
	setp.gt.u32 	%p131, %r90, 2139095039;
	selp.f32 	%f582, 0f7FFFFFFF, 0f4B800000, %p131;
	mul.f32 	%f583, %f694, 0f34000000;
	mul.f32 	%f695, %f582, %f583;
	bra.uni 	$L__BB0_102;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i730
	div.approx.f32 	%f566, %f687, %f110;
	cvt.rzi.f32.f32 	%f693, %f566;
	fma.rn.f32 	%f93, %f693, 0fC0000000, %f687;
	mov.b32 	%r89, %f93;
	setp.lt.u32 	%p122, %r89, 1073741824;
	@%p122 bra 	$L__BB0_97;
// %bb.48:
	setp.lt.u32 	%p123, %r89, -2147483647;
	@%p123 bra 	$L__BB0_95;
// %bb.49:
	add.f32 	%f571, %f693, 0fBF800000;
	setp.lt.f32 	%p126, %f93, 0fC0000000;
	add.f32 	%f572, %f571, 0fBF800000;
	selp.f32 	%f693, %f572, %f571, %p126;
	bra.uni 	$L__BB0_97;
$L__BB0_95:
	add.f32 	%f693, %f693, 0f3F800000;
	setp.ltu.f32 	%p124, %f93, 0f40800000;
	@%p124 bra 	$L__BB0_97;
// %bb.96:                              // %__nv_fmaf_rn.exit.i.i.i734
	add.f32 	%f567, %f693, 0f3F800000;
	fma.rn.f32 	%f569, %f110, 0fC0400000, %f93;
	setp.ge.f32 	%p125, %f569, 0f00000000;
	add.f32 	%f570, %f567, 0f3F800000;
	selp.f32 	%f693, %f570, %f567, %p125;
$L__BB0_97:                             // %__internal_fmodf_fastpath_quot.exit.i.i737
	fma.rn.f32 	%f695, %f693, 0fC0000000, %f687;
$L__BB0_102:                            // %__internal_fmodf_kernel.exit.i756
	abs.f32 	%f584, %f695;
	setp.gtu.f32 	%p132, %f584, 0f7F800000;
	mov.b32 	%r351, %f52;
	and.b32  	%r97, %r351, -2147483648;
	@%p132 bra 	$L__BB0_104;
// %bb.103:
	mov.b32 	%r352, %f695;
	or.b32  	%r353, %r97, %r352;
	mov.b32 	%f695, %r353;
$L__BB0_104:                            // %__nv_fmodf.exit757
	@%p120 bra 	$L__BB0_61;
// %bb.50:
	@%p275 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r35, %f687;
	and.b32  	%r362, %r35, 8388607;
	or.b32  	%r1864, %r362, 1065353216;
	mov.b32 	%f686, %r1864;
	add.s32 	%r363, %r35, -1073741824;
	and.b32  	%r1865, %r363, -8388608;
	setp.eq.s32 	%p148, %r1865, 0;
	@%p148 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i689.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f626,%f564;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i689
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r364, %r1865, 192937984;
	add.s32 	%r365, %r1864, %r364;
	mov.b32 	%f628, %r365;
	mul.f32 	%f629, %f626, %f628;
	sub.f32 	%f630, %f628, %f629;
	fma.rn.f32 	%f631, %f630, %f626, %f629;
	sub.f32 	%f632, %f628, %f631;
	fma.rz.f32 	%f633, %f632, %f626, %f631;
	cvt.rzi.f32.f32 	%f634, %f633;
	sub.f32 	%f686, %f628, %f634;
	sub.s32 	%r1865, %r1865, %r364;
	mov.b32 	%r1864, %f686;
	setp.ne.s32 	%p149, %r1865, 0;
	setp.ne.s32 	%p150, %r1864, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i691
	setp.gt.u32 	%p152, %r35, 2139095039;
	selp.f32 	%f635, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f636, %f686, 0f34000000;
	mul.f32 	%f687, %f635, %f636;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i668
	div.approx.f32 	%f619, %f687, %f110;
	cvt.rzi.f32.f32 	%f685, %f619;
	fma.rn.f32 	%f55, %f685, 0fC0000000, %f687;
	mov.b32 	%r34, %f55;
	setp.lt.u32 	%p143, %r34, 1073741824;
	@%p143 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p144, %r34, -2147483647;
	@%p144 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f624, %f685, 0fBF800000;
	setp.lt.f32 	%p147, %f55, 0fC0000000;
	add.f32 	%f625, %f624, 0fBF800000;
	selp.f32 	%f685, %f625, %f624, %p147;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f685, %f685, 0f3F800000;
	setp.ltu.f32 	%p145, %f55, 0f40800000;
	@%p145 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i672
	add.f32 	%f620, %f685, 0f3F800000;
	fma.rn.f32 	%f622, %f110, 0fC0400000, %f55;
	setp.ge.f32 	%p146, %f622, 0f00000000;
	add.f32 	%f623, %f620, 0f3F800000;
	selp.f32 	%f685, %f623, %f620, %p146;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i675
	fma.rn.f32 	%f687, %f685, 0fC0000000, %f687;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i694
	abs.f32 	%f637, %f687;
	setp.gtu.f32 	%p153, %f637, 0f7F800000;
	@%p153 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r366, %f687;
	or.b32  	%r367, %r97, %r366;
	mov.b32 	%f687, %r367;
$L__BB0_63:                             // %__nv_fmodf.exit695
	setp.le.s32 	%p162, %r182, %r181;
	mov.u32 	%r1861, 0;
	@%p162 bra 	$L__BB0_84;
// %bb.64:                              // %L1092.lr.ph
	mov.f32 	%f114, 0f41880000;
	mul.lo.s32 	%r276, %r79, 3;
	div.approx.f32 	%f115, %f113, %f114;
	div.approx.f32 	%f149, %f147, %f114;
	div.approx.f32 	%f184, %f182, %f114;
	div.approx.f32 	%f218, %f216, %f114;
	div.approx.f32 	%f253, %f251, %f114;
	div.approx.f32 	%f287, %f285, %f114;
	div.approx.f32 	%f322, %f320, %f114;
	div.approx.f32 	%f356, %f354, %f114;
	add.s32 	%r285, %r276, 6;
	abs.f32 	%f116, %f115;
	abs.f32 	%f150, %f149;
	abs.f32 	%f185, %f184;
	abs.f32 	%f219, %f218;
	abs.f32 	%f254, %f253;
	abs.f32 	%f288, %f287;
	abs.f32 	%f323, %f322;
	abs.f32 	%f357, %f356;
	and.b32  	%r286, %r285, 7;
	setp.gt.f32 	%p17, %f116, 0f4B800000;
	mul.f32 	%f117, %f115, 0f00000000;
	setp.gt.f32 	%p23, %f150, 0f4B800000;
	mul.f32 	%f151, %f149, 0f00000000;
	setp.gt.f32 	%p29, %f185, 0f4B800000;
	mul.f32 	%f186, %f184, 0f00000000;
	setp.gt.f32 	%p35, %f219, 0f4B800000;
	mul.f32 	%f220, %f218, 0f00000000;
	setp.gt.f32 	%p41, %f254, 0f4B800000;
	mul.f32 	%f255, %f253, 0f00000000;
	setp.gt.f32 	%p47, %f288, 0f4B800000;
	mul.f32 	%f289, %f287, 0f00000000;
	setp.gt.f32 	%p53, %f323, 0f4B800000;
	mul.f32 	%f324, %f322, 0f00000000;
	setp.gt.f32 	%p59, %f357, 0f4B800000;
	mul.f32 	%f358, %f356, 0f00000000;
	cvt.rn.f32.s32 	%f387, %r276;
	cvt.rn.f32.s32 	%f422, %r286;
	selp.f32 	%f118, %f117, %f115, %p17;
	selp.f32 	%f152, %f151, %f149, %p23;
	selp.f32 	%f187, %f186, %f184, %p29;
	selp.f32 	%f221, %f220, %f218, %p35;
	selp.f32 	%f256, %f255, %f253, %p41;
	selp.f32 	%f290, %f289, %f287, %p47;
	selp.f32 	%f325, %f324, %f322, %p53;
	selp.f32 	%f359, %f358, %f356, %p59;
	div.approx.f32 	%f389, %f387, %f142;
	div.approx.f32 	%f423, %f422, %f142;
	add.f32 	%f476, %f691, %f691;
	add.f32 	%f530, %f683, %f683;
	add.f32 	%f119, %f118, %f118;
	add.f32 	%f153, %f152, %f152;
	add.f32 	%f188, %f187, %f187;
	add.f32 	%f222, %f221, %f221;
	add.f32 	%f257, %f256, %f256;
	add.f32 	%f291, %f290, %f290;
	add.f32 	%f326, %f325, %f325;
	add.f32 	%f360, %f359, %f359;
	add.f32 	%f390, %f389, %f389;
	add.f32 	%f424, %f423, %f423;
	mov.b32 	%r308, %f476;
	mov.b32 	%r338, %f530;
	mov.b32 	%r199, %f119;
	mov.b32 	%r206, %f153;
	mov.b32 	%r217, %f188;
	mov.b32 	%r224, %f222;
	mov.b32 	%r235, %f257;
	mov.b32 	%r242, %f291;
	mov.b32 	%r253, %f326;
	mov.b32 	%r260, %f360;
	mov.b32 	%r277, %f390;
	mov.b32 	%r287, %f424;
	and.b32  	%r309, %r308, -2147483648;
	and.b32  	%r339, %r338, -2147483648;
	and.b32  	%r200, %r199, -2147483648;
	and.b32  	%r207, %r206, -2147483648;
	and.b32  	%r218, %r217, -2147483648;
	and.b32  	%r225, %r224, -2147483648;
	and.b32  	%r236, %r235, -2147483648;
	and.b32  	%r243, %r242, -2147483648;
	and.b32  	%r254, %r253, -2147483648;
	and.b32  	%r261, %r260, -2147483648;
	and.b32  	%r278, %r277, -2147483648;
	and.b32  	%r288, %r287, -2147483648;
	or.b32  	%r310, %r309, 1056964608;
	or.b32  	%r340, %r339, 1056964608;
	add.f32 	%f585, %f695, %f695;
	or.b32  	%r201, %r200, 1056964608;
	or.b32  	%r208, %r207, 1056964608;
	or.b32  	%r219, %r218, 1056964608;
	or.b32  	%r226, %r225, 1056964608;
	or.b32  	%r237, %r236, 1056964608;
	or.b32  	%r244, %r243, 1056964608;
	or.b32  	%r255, %r254, 1056964608;
	or.b32  	%r262, %r261, 1056964608;
	or.b32  	%r279, %r278, 1056964608;
	or.b32  	%r289, %r288, 1056964608;
	mov.b32 	%f477, %r310;
	mov.b32 	%f531, %r340;
	mov.b32 	%r354, %f585;
	mov.b32 	%f120, %r201;
	mov.b32 	%f154, %r208;
	mov.b32 	%f189, %r219;
	mov.b32 	%f223, %r226;
	mov.b32 	%f258, %r237;
	mov.b32 	%f292, %r244;
	mov.b32 	%f327, %r255;
	mov.b32 	%f361, %r262;
	mov.b32 	%f391, %r279;
	mov.b32 	%f425, %r289;
	add.f32 	%f478, %f476, %f477;
	abs.f32 	%f480, %f476;
	add.f32 	%f532, %f530, %f531;
	abs.f32 	%f534, %f530;
	and.b32  	%r355, %r354, -2147483648;
	add.f32 	%f121, %f119, %f120;
	abs.f32 	%f123, %f119;
	add.f32 	%f155, %f153, %f154;
	abs.f32 	%f157, %f153;
	add.f32 	%f190, %f188, %f189;
	abs.f32 	%f192, %f188;
	add.f32 	%f224, %f222, %f223;
	abs.f32 	%f226, %f222;
	add.f32 	%f259, %f257, %f258;
	abs.f32 	%f261, %f257;
	add.f32 	%f293, %f291, %f292;
	abs.f32 	%f295, %f291;
	add.f32 	%f328, %f326, %f327;
	abs.f32 	%f330, %f326;
	add.f32 	%f362, %f360, %f361;
	abs.f32 	%f364, %f360;
	add.f32 	%f392, %f390, %f391;
	abs.f32 	%f394, %f390;
	add.f32 	%f426, %f424, %f425;
	abs.f32 	%f428, %f424;
	cvt.rzi.f32.f32 	%f479, %f478;
	setp.gt.f32 	%p93, %f480, 0f4B000000;
	cvt.rzi.f32.f32 	%f533, %f532;
	setp.gt.f32 	%p113, %f534, 0f4B000000;
	or.b32  	%r356, %r355, 1056964608;
	cvt.rzi.f32.f32 	%f122, %f121;
	setp.gt.f32 	%p18, %f123, 0f4B000000;
	cvt.rzi.f32.f32 	%f156, %f155;
	setp.gt.f32 	%p24, %f157, 0f4B000000;
	cvt.rzi.f32.f32 	%f191, %f190;
	setp.gt.f32 	%p30, %f192, 0f4B000000;
	cvt.rzi.f32.f32 	%f225, %f224;
	setp.gt.f32 	%p36, %f226, 0f4B000000;
	cvt.rzi.f32.f32 	%f260, %f259;
	setp.gt.f32 	%p42, %f261, 0f4B000000;
	cvt.rzi.f32.f32 	%f294, %f293;
	setp.gt.f32 	%p48, %f295, 0f4B000000;
	cvt.rzi.f32.f32 	%f329, %f328;
	setp.gt.f32 	%p54, %f330, 0f4B000000;
	cvt.rzi.f32.f32 	%f363, %f362;
	setp.gt.f32 	%p60, %f364, 0f4B000000;
	cvt.rzi.f32.f32 	%f393, %f392;
	setp.gt.f32 	%p65, %f394, 0f4B000000;
	cvt.rzi.f32.f32 	%f427, %f426;
	setp.gt.f32 	%p72, %f428, 0f4B000000;
	selp.f32 	%f481, %f476, %f479, %p93;
	cvt.rzi.f32.f32 	%f482, %f476;
	setp.lt.f32 	%p94, %f480, 0f3F000000;
	selp.f32 	%f535, %f530, %f533, %p113;
	cvt.rzi.f32.f32 	%f536, %f530;
	setp.lt.f32 	%p114, %f534, 0f3F000000;
	cvt.u16.u32 	%rs1, %r4;
	mov.b32 	%f586, %r356;
	selp.f32 	%f124, %f119, %f122, %p18;
	cvt.rzi.f32.f32 	%f125, %f119;
	setp.lt.f32 	%p19, %f123, 0f3F000000;
	selp.f32 	%f158, %f153, %f156, %p24;
	cvt.rzi.f32.f32 	%f159, %f153;
	setp.lt.f32 	%p25, %f157, 0f3F000000;
	selp.f32 	%f193, %f188, %f191, %p30;
	cvt.rzi.f32.f32 	%f194, %f188;
	setp.lt.f32 	%p31, %f192, 0f3F000000;
	selp.f32 	%f227, %f222, %f225, %p36;
	cvt.rzi.f32.f32 	%f228, %f222;
	setp.lt.f32 	%p37, %f226, 0f3F000000;
	selp.f32 	%f262, %f257, %f260, %p42;
	cvt.rzi.f32.f32 	%f263, %f257;
	setp.lt.f32 	%p43, %f261, 0f3F000000;
	selp.f32 	%f296, %f291, %f294, %p48;
	cvt.rzi.f32.f32 	%f297, %f291;
	setp.lt.f32 	%p49, %f295, 0f3F000000;
	selp.f32 	%f331, %f326, %f329, %p54;
	cvt.rzi.f32.f32 	%f332, %f326;
	setp.lt.f32 	%p55, %f330, 0f3F000000;
	selp.f32 	%f365, %f360, %f363, %p60;
	cvt.rzi.f32.f32 	%f366, %f360;
	setp.lt.f32 	%p61, %f364, 0f3F000000;
	selp.f32 	%f395, %f390, %f393, %p65;
	cvt.rzi.f32.f32 	%f396, %f390;
	setp.lt.f32 	%p66, %f394, 0f3F000000;
	selp.f32 	%f429, %f424, %f427, %p72;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p73, %f428, 0f3F000000;
	selp.f32 	%f483, %f482, %f481, %p94;
	selp.f32 	%f537, %f536, %f535, %p114;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f587, %f585, %f586;
	abs.f32 	%f589, %f585;
	selp.f32 	%f126, %f125, %f124, %p19;
	selp.f32 	%f160, %f159, %f158, %p25;
	selp.f32 	%f195, %f194, %f193, %p31;
	selp.f32 	%f229, %f228, %f227, %p37;
	selp.f32 	%f264, %f263, %f262, %p43;
	selp.f32 	%f298, %f297, %f296, %p49;
	selp.f32 	%f333, %f332, %f331, %p55;
	selp.f32 	%f367, %f366, %f365, %p61;
	selp.f32 	%f397, %f396, %f395, %p66;
	selp.f32 	%f431, %f430, %f429, %p73;
	fma.rn.f32 	%f484, %f483, 0fBF000000, %f691;
	fma.rn.f32 	%f538, %f537, 0fBF000000, %f683;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f588, %f587;
	setp.gt.f32 	%p135, %f589, 0f4B000000;
	fma.rn.f32 	%f127, %f126, 0fBF000000, %f118;
	fma.rn.f32 	%f161, %f160, 0fBF000000, %f152;
	fma.rn.f32 	%f196, %f195, 0fBF000000, %f187;
	fma.rn.f32 	%f230, %f229, 0fBF000000, %f221;
	fma.rn.f32 	%f265, %f264, 0fBF000000, %f256;
	fma.rn.f32 	%f299, %f298, 0fBF000000, %f290;
	fma.rn.f32 	%f334, %f333, 0fBF000000, %f325;
	fma.rn.f32 	%f368, %f367, 0fBF000000, %f359;
	fma.rn.f32 	%f398, %f397, 0fBF000000, %f389;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f423;
	mul.f32 	%f485, %f484, %f484;
	mul.f32 	%f539, %f538, %f538;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f590, %f585, %f588, %p135;
	cvt.rzi.f32.f32 	%f591, %f585;
	setp.lt.f32 	%p136, %f589, 0f3F000000;
	mul.f32 	%f128, %f127, %f127;
	mul.f32 	%f162, %f161, %f161;
	mul.f32 	%f197, %f196, %f196;
	mul.f32 	%f231, %f230, %f230;
	mul.f32 	%f266, %f265, %f265;
	mul.f32 	%f300, %f299, %f299;
	mul.f32 	%f335, %f334, %f334;
	mul.f32 	%f369, %f368, %f368;
	mul.f32 	%f399, %f398, %f398;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f486, %f485, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f487, %f485, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f540, %f539, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f541, %f539, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f592, %f591, %f590, %p136;
	cvt.rzi.s32.f32 	%r202, %f126;
	fma.rn.f32 	%f129, %f128, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f130, %f128, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r209, %f160;
	fma.rn.f32 	%f163, %f162, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f164, %f162, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r220, %f195;
	fma.rn.f32 	%f198, %f197, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f199, %f197, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r227, %f229;
	fma.rn.f32 	%f232, %f231, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f233, %f231, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r238, %f264;
	fma.rn.f32 	%f267, %f266, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f268, %f266, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r245, %f298;
	fma.rn.f32 	%f301, %f300, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f302, %f300, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r256, %f333;
	fma.rn.f32 	%f336, %f335, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f337, %f335, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r263, %f367;
	fma.rn.f32 	%f370, %f369, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f371, %f369, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f400, %f399, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f401, %f399, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r311, %f483;
	fma.rn.f32 	%f488, %f486, %f485, 0fC0A55DF6;
	fma.rn.f32 	%f489, %f487, %f485, 0f4081E0CF;
	fma.rn.f32 	%f490, %f485, %f484, 0f00000000;
	cvt.rzi.s32.f32 	%r341, %f537;
	fma.rn.f32 	%f542, %f540, %f539, 0fC0A55DF6;
	fma.rn.f32 	%f543, %f541, %f539, 0f4081E0CF;
	fma.rn.f32 	%f544, %f539, %f538, 0f00000000;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f593, %f592, 0fBF000000, %f695;
	add.s32 	%r203, %r202, 1;
	fma.rn.f32 	%f131, %f129, %f128, 0fC0A55DF6;
	fma.rn.f32 	%f132, %f130, %f128, 0f4081E0CF;
	fma.rn.f32 	%f133, %f128, %f127, 0f00000000;
	add.s32 	%r210, %r209, 1;
	fma.rn.f32 	%f165, %f163, %f162, 0fC0A55DF6;
	fma.rn.f32 	%f166, %f164, %f162, 0f4081E0CF;
	fma.rn.f32 	%f167, %f162, %f161, 0f00000000;
	add.s32 	%r221, %r220, 1;
	fma.rn.f32 	%f200, %f198, %f197, 0fC0A55DF6;
	fma.rn.f32 	%f201, %f199, %f197, 0f4081E0CF;
	fma.rn.f32 	%f202, %f197, %f196, 0f00000000;
	add.s32 	%r228, %r227, 1;
	fma.rn.f32 	%f234, %f232, %f231, 0fC0A55DF6;
	fma.rn.f32 	%f235, %f233, %f231, 0f4081E0CF;
	fma.rn.f32 	%f236, %f231, %f230, 0f00000000;
	add.s32 	%r239, %r238, 1;
	fma.rn.f32 	%f269, %f267, %f266, 0fC0A55DF6;
	fma.rn.f32 	%f270, %f268, %f266, 0f4081E0CF;
	fma.rn.f32 	%f271, %f266, %f265, 0f00000000;
	add.s32 	%r246, %r245, 1;
	fma.rn.f32 	%f303, %f301, %f300, 0fC0A55DF6;
	fma.rn.f32 	%f304, %f302, %f300, 0f4081E0CF;
	fma.rn.f32 	%f305, %f300, %f299, 0f00000000;
	add.s32 	%r257, %r256, 1;
	fma.rn.f32 	%f338, %f336, %f335, 0fC0A55DF6;
	fma.rn.f32 	%f339, %f337, %f335, 0f4081E0CF;
	fma.rn.f32 	%f340, %f335, %f334, 0f00000000;
	add.s32 	%r264, %r263, 1;
	fma.rn.f32 	%f372, %f370, %f369, 0fC0A55DF6;
	fma.rn.f32 	%f373, %f371, %f369, 0f4081E0CF;
	fma.rn.f32 	%f374, %f369, %f368, 0f00000000;
	cvt.rzi.s32.f32 	%r280, %f397;
	fma.rn.f32 	%f402, %f400, %f399, 0fC0A55DF6;
	fma.rn.f32 	%f403, %f401, %f399, 0f4081E0CF;
	fma.rn.f32 	%f404, %f399, %f398, 0f00000000;
	cvt.rzi.s32.f32 	%r290, %f431;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f491, %f489, %f485, 0fC09DE9E6;
	fma.rn.f32 	%f492, %f488, %f490, 0f00000000;
	and.b32  	%r312, %r311, 1;
	fma.rn.f32 	%f545, %f543, %f539, 0fC09DE9E6;
	fma.rn.f32 	%f546, %f542, %f544, 0f00000000;
	and.b32  	%r342, %r341, 1;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f594, %f593, %f593;
	fma.rn.f32 	%f134, %f132, %f128, 0fC09DE9E6;
	fma.rn.f32 	%f135, %f131, %f133, 0f00000000;
	and.b32  	%r204, %r203, 1;
	fma.rn.f32 	%f168, %f166, %f162, 0fC09DE9E6;
	fma.rn.f32 	%f169, %f165, %f167, 0f00000000;
	and.b32  	%r211, %r210, 1;
	fma.rn.f32 	%f203, %f201, %f197, 0fC09DE9E6;
	fma.rn.f32 	%f204, %f200, %f202, 0f00000000;
	and.b32  	%r222, %r221, 1;
	fma.rn.f32 	%f237, %f235, %f231, 0fC09DE9E6;
	fma.rn.f32 	%f238, %f234, %f236, 0f00000000;
	and.b32  	%r229, %r228, 1;
	fma.rn.f32 	%f272, %f270, %f266, 0fC09DE9E6;
	fma.rn.f32 	%f273, %f269, %f271, 0f00000000;
	and.b32  	%r240, %r239, 1;
	fma.rn.f32 	%f306, %f304, %f300, 0fC09DE9E6;
	fma.rn.f32 	%f307, %f303, %f305, 0f00000000;
	and.b32  	%r247, %r246, 1;
	fma.rn.f32 	%f341, %f339, %f335, 0fC09DE9E6;
	fma.rn.f32 	%f342, %f338, %f340, 0f00000000;
	and.b32  	%r258, %r257, 1;
	fma.rn.f32 	%f375, %f373, %f369, 0fC09DE9E6;
	fma.rn.f32 	%f376, %f372, %f374, 0f00000000;
	and.b32  	%r265, %r264, 1;
	fma.rn.f32 	%f405, %f403, %f399, 0fC09DE9E6;
	fma.rn.f32 	%f406, %f402, %f404, 0f00000000;
	and.b32  	%r281, %r280, 1;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	and.b32  	%r291, %r290, 1;
	fma.rn.f32 	%f493, %f491, %f485, 0f3F800000;
	fma.rn.f32 	%f494, %f484, 0f40490FDB, %f492;
	setp.eq.b32 	%p95, %r312, 1;
	fma.rn.f32 	%f547, %f545, %f539, 0f3F800000;
	fma.rn.f32 	%f548, %f538, 0f40490FDB, %f546;
	setp.eq.b32 	%p115, %r342, 1;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f595, %f594, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f596, %f594, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f136, %f134, %f128, 0f3F800000;
	fma.rn.f32 	%f137, %f127, 0f40490FDB, %f135;
	setp.eq.b32 	%p20, %r204, 1;
	fma.rn.f32 	%f170, %f168, %f162, 0f3F800000;
	fma.rn.f32 	%f171, %f161, 0f40490FDB, %f169;
	setp.eq.b32 	%p26, %r211, 1;
	fma.rn.f32 	%f205, %f203, %f197, 0f3F800000;
	fma.rn.f32 	%f206, %f196, 0f40490FDB, %f204;
	setp.eq.b32 	%p32, %r222, 1;
	fma.rn.f32 	%f239, %f237, %f231, 0f3F800000;
	fma.rn.f32 	%f240, %f230, 0f40490FDB, %f238;
	setp.eq.b32 	%p38, %r229, 1;
	fma.rn.f32 	%f274, %f272, %f266, 0f3F800000;
	fma.rn.f32 	%f275, %f265, 0f40490FDB, %f273;
	setp.eq.b32 	%p44, %r240, 1;
	fma.rn.f32 	%f308, %f306, %f300, 0f3F800000;
	fma.rn.f32 	%f309, %f299, 0f40490FDB, %f307;
	setp.eq.b32 	%p50, %r247, 1;
	fma.rn.f32 	%f343, %f341, %f335, 0f3F800000;
	fma.rn.f32 	%f344, %f334, 0f40490FDB, %f342;
	setp.eq.b32 	%p56, %r258, 1;
	fma.rn.f32 	%f377, %f375, %f369, 0f3F800000;
	fma.rn.f32 	%f378, %f368, 0f40490FDB, %f376;
	setp.eq.b32 	%p62, %r265, 1;
	fma.rn.f32 	%f407, %f405, %f399, 0f3F800000;
	fma.rn.f32 	%f408, %f398, 0f40490FDB, %f406;
	setp.eq.b32 	%p67, %r281, 1;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	setp.eq.b32 	%p74, %r291, 1;
	selp.f32 	%f495, %f493, %f494, %p95;
	and.b32  	%r313, %r311, 2;
	selp.f32 	%f549, %f547, %f548, %p115;
	and.b32  	%r343, %r341, 2;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r357, %f592;
	fma.rn.f32 	%f597, %f595, %f594, 0fC0A55DF6;
	fma.rn.f32 	%f598, %f596, %f594, 0f4081E0CF;
	fma.rn.f32 	%f599, %f594, %f593, 0f00000000;
	selp.f32 	%f138, %f136, %f137, %p20;
	and.b32  	%r205, %r203, 2;
	selp.f32 	%f172, %f170, %f171, %p26;
	and.b32  	%r212, %r210, 2;
	selp.f32 	%f207, %f205, %f206, %p32;
	and.b32  	%r223, %r221, 2;
	selp.f32 	%f241, %f239, %f240, %p38;
	and.b32  	%r230, %r228, 2;
	selp.f32 	%f276, %f274, %f275, %p44;
	and.b32  	%r241, %r239, 2;
	selp.f32 	%f310, %f308, %f309, %p50;
	and.b32  	%r248, %r246, 2;
	selp.f32 	%f345, %f343, %f344, %p56;
	and.b32  	%r259, %r257, 2;
	selp.f32 	%f379, %f377, %f378, %p62;
	and.b32  	%r266, %r264, 2;
	selp.f32 	%f409, %f407, %f408, %p67;
	and.b32  	%r282, %r280, 2;
	selp.f32 	%f443, %f441, %f442, %p74;
	and.b32  	%r292, %r290, 2;
	setp.eq.s32 	%p96, %r313, 0;
	neg.f32 	%f497, %f495;
	add.s32 	%r314, %r311, 1;
	cvt.rzi.f32.f32 	%f502, %f691;
	setp.eq.s32 	%p116, %r343, 0;
	neg.f32 	%f551, %f549;
	add.s32 	%r344, %r341, 1;
	cvt.rzi.f32.f32 	%f556, %f683;
	and.b16  	%rs14, %rs13, 20480;
	shr.u16 	%rs16, %rs13, 1;
	fma.rn.f32 	%f600, %f598, %f594, 0fC09DE9E6;
	fma.rn.f32 	%f601, %f597, %f599, 0f00000000;
	and.b32  	%r358, %r357, 1;
	shl.b32 	%r75, %r3, 2;
	and.b32  	%r76, %r4, 2;
	setp.eq.s32 	%p21, %r205, 0;
	sub.f32 	%f140, %f139, %f138;
	setp.eq.s32 	%p27, %r212, 0;
	sub.f32 	%f174, %f139, %f172;
	setp.eq.s32 	%p33, %r223, 0;
	sub.f32 	%f209, %f139, %f207;
	setp.eq.s32 	%p39, %r230, 0;
	sub.f32 	%f243, %f139, %f241;
	setp.eq.s32 	%p45, %r241, 0;
	sub.f32 	%f278, %f139, %f276;
	setp.eq.s32 	%p51, %r248, 0;
	sub.f32 	%f312, %f139, %f310;
	setp.eq.s32 	%p57, %r259, 0;
	sub.f32 	%f347, %f139, %f345;
	setp.eq.s32 	%p63, %r266, 0;
	sub.f32 	%f381, %f139, %f379;
	setp.eq.s32 	%p68, %r282, 0;
	neg.f32 	%f411, %f409;
	add.s32 	%r283, %r280, 1;
	cvt.rzi.f32.f32 	%f416, %f389;
	setp.eq.s32 	%p75, %r292, 0;
	neg.f32 	%f445, %f443;
	add.s32 	%r293, %r290, 1;
	cvt.rzi.f32.f32 	%f449, %f423;
	xor.b32  	%r297, %r15, %r4;
	selp.f32 	%f496, %f494, %f493, %p95;
	selp.f32 	%f498, %f495, %f497, %p96;
	and.b32  	%r315, %r314, 2;
	setp.eq.f32 	%p98, %f502, %f691;
	mul.f32 	%f503, %f691, 0f00000000;
	selp.f32 	%f550, %f548, %f547, %p115;
	selp.f32 	%f552, %f549, %f551, %p116;
	and.b32  	%r345, %r344, 2;
	setp.eq.f32 	%p118, %f556, %f683;
	mul.f32 	%f557, %f683, 0f00000000;
	shl.b16 	%rs15, %rs14, 1;
	and.b16  	%rs17, %rs16, 16384;
	fma.rn.f32 	%f602, %f600, %f594, 0f3F800000;
	fma.rn.f32 	%f603, %f593, 0f40490FDB, %f601;
	setp.eq.b32 	%p137, %r358, 1;
	or.b32  	%r197, %r75, %r76;
	selp.f32 	%f141, %f138, %f140, %p21;
	selp.f32 	%f175, %f172, %f174, %p27;
	selp.f32 	%f210, %f207, %f209, %p33;
	selp.f32 	%f244, %f241, %f243, %p39;
	selp.f32 	%f279, %f276, %f278, %p45;
	selp.f32 	%f313, %f310, %f312, %p51;
	selp.f32 	%f348, %f345, %f347, %p57;
	selp.f32 	%f382, %f379, %f381, %p63;
	selp.f32 	%f410, %f408, %f407, %p67;
	selp.f32 	%f412, %f409, %f411, %p68;
	and.b32  	%r284, %r283, 2;
	setp.eq.f32 	%p70, %f416, %f389;
	mul.f32 	%f417, %f389, 0f00000000;
	selp.f32 	%f444, %f442, %f441, %p74;
	selp.f32 	%f446, %f443, %f445, %p75;
	and.b32  	%r294, %r293, 2;
	setp.eq.f32 	%p77, %f449, %f423;
	mul.f32 	%f450, %f423, 0f00000000;
	and.b32  	%r17, %r297, 1;
	setp.eq.s32 	%p97, %r315, 0;
	sub.f32 	%f500, %f139, %f496;
	selp.f32 	%f504, %f503, %f498, %p98;
	abs.f32 	%f505, %f691;
	setp.eq.s32 	%p117, %r345, 0;
	sub.f32 	%f554, %f139, %f550;
	selp.f32 	%f558, %f557, %f552, %p118;
	abs.f32 	%f559, %f683;
	or.b16  	%rs18, %rs17, %rs15;
	selp.f32 	%f604, %f602, %f603, %p137;
	and.b32  	%r359, %r357, 2;
	bfe.u32 	%r198, %r197, 1, 8;
	mul.f32 	%f70, %f141, %f141;
	mul.f32 	%f4, %f175, %f175;
	mul.f32 	%f8, %f210, %f210;
	mul.f32 	%f13, %f244, %f244;
	mul.f32 	%f17, %f279, %f279;
	mul.f32 	%f22, %f313, %f313;
	mul.f32 	%f26, %f348, %f348;
	mul.f32 	%f31, %f382, %f382;
	setp.eq.s32 	%p69, %r284, 0;
	sub.f32 	%f414, %f139, %f410;
	selp.f32 	%f418, %f417, %f412, %p70;
	abs.f32 	%f419, %f389;
	setp.eq.s32 	%p76, %r294, 0;
	sub.f32 	%f447, %f139, %f444;
	selp.f32 	%f451, %f450, %f446, %p77;
	abs.f32 	%f452, %f423;
	setp.eq.s32 	%p92, %r17, 0;
	selp.f32 	%f501, %f496, %f500, %p97;
	setp.gt.f32 	%p99, %f505, 0f4B800000;
	add.f32 	%f506, %f504, 0f3F800000;
	selp.f32 	%f555, %f550, %f554, %p117;
	setp.gt.f32 	%p119, %f559, 0f4B800000;
	add.f32 	%f560, %f558, 0f3F800000;
	shr.u16 	%rs19, %rs18, 13;
	setp.eq.s32 	%p138, %r359, 0;
	neg.f32 	%f606, %f604;
	add.s32 	%r360, %r357, 1;
	cvt.rzi.f32.f32 	%f611, %f695;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd82, %r198, 4;
	mul.f32 	%f145, %f70, 0f3E04A17D;
	mul.f32 	%f179, %f4, 0f3E04A17D;
	mul.f32 	%f214, %f8, 0f3E04A17D;
	mul.f32 	%f248, %f13, 0f3E04A17D;
	mul.f32 	%f283, %f17, 0f3E04A17D;
	mul.f32 	%f317, %f22, 0f3E04A17D;
	mul.f32 	%f352, %f26, 0f3E04A17D;
	mul.f32 	%f385, %f31, 0f3E04A17D;
	selp.f32 	%f415, %f410, %f414, %p69;
	setp.gt.f32 	%p71, %f419, 0f4B800000;
	add.f32 	%f420, %f418, 0f3F800000;
	selp.f32 	%f448, %f444, %f447, %p76;
	setp.gt.f32 	%p78, %f452, 0f4B800000;
	add.f32 	%f453, %f451, 0f3F800000;
	selp.f32 	%f507, %f506, %f501, %p99;
	selp.f32 	%f87, 0f3F800000, 0f00000000, %p92;
	selp.f32 	%f561, %f560, %f555, %p119;
	and.b16  	%rs20, %rs19, 6;
	and.b32  	%r346, %r78, 4;
	selp.f32 	%f605, %f603, %f602, %p137;
	selp.f32 	%f607, %f604, %f606, %p138;
	and.b32  	%r361, %r360, 2;
	setp.eq.f32 	%p140, %f611, %f695;
	mul.f32 	%f612, %f695, 0f00000000;
	add.s64 	%rd83, %rd1, %rd82;
	mul.f32 	%f3, %f145, %f673;
	mul.f32 	%f180, %f179, %f674;
	mul.f32 	%f12, %f214, %f675;
	mul.f32 	%f249, %f248, %f676;
	mul.f32 	%f21, %f283, %f677;
	mul.f32 	%f318, %f317, %f678;
	mul.f32 	%f30, %f352, %f679;
	mul.f32 	%f386, %f385, %f680;
	selp.f32 	%f421, %f420, %f415, %p71;
	selp.f32 	%f454, %f453, %f448, %p78;
	mul.f32 	%f88, %f507, %f87;
	mul.f32 	%f89, %f504, %f87;
	mul.f32 	%f562, %f561, %f87;
	mul.f32 	%f563, %f558, %f87;
	cvt.u32.u16 	%r31, %rs20;
	or.b32  	%r33, %r16, %r346;
	setp.eq.s32 	%p139, %r361, 0;
	sub.f32 	%f609, %f139, %f605;
	selp.f32 	%f613, %f612, %f607, %p140;
	abs.f32 	%f614, %f695;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r77, [%rd83];
	mov.b32 	%r215, %f180;
	mov.b32 	%r214, %f3;
	mov.b32 	%r233, %f249;
	mov.b32 	%r232, %f12;
	mov.b32 	%r251, %f318;
	mov.b32 	%r250, %f21;
	mov.b32 	%r269, %f386;
	mov.b32 	%r268, %f30;
	mov.b32 	%r271, %f421;
	mov.b32 	%r272, %f454;
	mov.b32 	%r274, %f418;
	mov.b32 	%r275, %f451;
	mov.b32 	%r328, %f562;
	mov.b32 	%r327, %f88;
	mov.b32 	%r334, %f563;
	mov.b32 	%r333, %f89;
	setp.eq.s32 	%p134, %r33, %r31;
	selp.f32 	%f610, %f605, %f609, %p139;
	setp.gt.f32 	%p141, %f614, 0f4B800000;
	add.f32 	%f615, %f613, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r213, %r215, %r214;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r231, %r233, %r232;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r249, %r251, %r250;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r272, %r271;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r273, %r275, %r274;
	// end inline asm
	shr.u32 	%r14, %r4, 2;
	xor.b32  	%r331, %r334, -2147483648;
	xor.b32  	%r330, %r333, -2147483648;
	or.b16  	%rs21, %rs19, 1;
	selp.f32 	%f616, %f615, %f610, %p141;
	selp.f32 	%f617, 0f3F800000, 0f00000000, %p134;
	// begin inline asm
	cvt.rn.f16x2.f32 %r326, %r328, %r327;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r329, %r331, %r330;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r332, %r334, %r333;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r335, %r328, %r327;
	// end inline asm
	cvt.u32.u16 	%r32, %rs21;
	mul.f32 	%f107, %f616, %f617;
	mul.f32 	%f108, %f613, %f617;
	setp.eq.s32 	%p154, %r33, %r32;
	add.f32 	%f638, %f687, %f687;
	mov.b32 	%r380, %f638;
	and.b32  	%r381, %r380, -2147483648;
	or.b32  	%r382, %r381, 1056964608;
	mov.b32 	%f639, %r382;
	add.f32 	%f640, %f638, %f639;
	cvt.rzi.f32.f32 	%f641, %f640;
	abs.f32 	%f642, %f638;
	setp.gt.f32 	%p155, %f642, 0f4B000000;
	selp.f32 	%f643, %f638, %f641, %p155;
	cvt.rzi.f32.f32 	%f644, %f638;
	setp.lt.f32 	%p156, %f642, 0f3F000000;
	selp.f32 	%f645, %f644, %f643, %p156;
	cvt.rzi.s32.f32 	%r383, %f645;
	fma.rn.f32 	%f646, %f645, 0fBF000000, %f687;
	mul.f32 	%f647, %f646, %f646;
	fma.rn.f32 	%f648, %f647, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f649, %f647, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f650, %f648, %f647, 0fC0A55DF6;
	fma.rn.f32 	%f651, %f649, %f647, 0f4081E0CF;
	fma.rn.f32 	%f652, %f647, %f646, 0f00000000;
	fma.rn.f32 	%f653, %f651, %f647, 0fC09DE9E6;
	fma.rn.f32 	%f654, %f650, %f652, 0f00000000;
	fma.rn.f32 	%f655, %f653, %f647, 0f3F800000;
	fma.rn.f32 	%f656, %f646, 0f40490FDB, %f654;
	and.b32  	%r384, %r383, 1;
	setp.eq.b32 	%p157, %r384, 1;
	selp.f32 	%f657, %f655, %f656, %p157;
	selp.f32 	%f658, %f656, %f655, %p157;
	and.b32  	%r385, %r383, 2;
	setp.eq.s32 	%p158, %r385, 0;
	neg.f32 	%f659, %f657;
	selp.f32 	%f660, %f657, %f659, %p158;
	add.s32 	%r386, %r383, 1;
	and.b32  	%r387, %r386, 2;
	setp.eq.s32 	%p159, %r387, 0;
	sub.f32 	%f662, %f139, %f658;
	selp.f32 	%f663, %f658, %f662, %p159;
	cvt.rzi.f32.f32 	%f664, %f687;
	setp.eq.f32 	%p160, %f664, %f687;
	mul.f32 	%f665, %f687, 0f00000000;
	selp.f32 	%f666, %f665, %f660, %p160;
	abs.f32 	%f667, %f687;
	setp.gt.f32 	%p161, %f667, 0f4B800000;
	add.f32 	%f668, %f666, 0f3F800000;
	selp.f32 	%f669, %f668, %f663, %p161;
	selp.f32 	%f670, 0f3F800000, 0f00000000, %p154;
	mul.f32 	%f671, %f669, %f670;
	mul.f32 	%f672, %f666, %f670;
	mov.b32 	%r370, %f671;
	mov.b32 	%r369, %f107;
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	mov.b32 	%r376, %f672;
	xor.b32  	%r373, %r376, -2147483648;
	mov.b32 	%r375, %f108;
	xor.b32  	%r372, %r375, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r371, %r373, %r372;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r374, %r376, %r375;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r370, %r369;
	// end inline asm
	shl.b32 	%r389, %r185, 5;
	shl.b32 	%r390, %r4, 2;
	cvt.u16.u32 	%rs22, %r75;
	mul.hi.u16 	%rs23, %rs22, -21845;
	shr.u16 	%rs24, %rs23, 8;
	mul.lo.s16 	%rs25, %rs24, 384;
	sub.s16 	%rs26, %rs22, %rs25;
	shl.b16 	%rs27, %rs26, 5;
	cvt.u32.u16 	%r391, %rs27;
	and.b32  	%r392, %r390, 16;
	shl.b32 	%r46, %r1, 2;
	and.b32  	%r393, %r14, 2;
	or.b32  	%r394, %r393, %r46;
	shr.u32 	%r395, %r4, 4;
	or.b32  	%r47, %r394, %r395;
	and.b32  	%r48, %r390, 28;
	or.b32  	%r396, %r48, %r391;
	add.s32 	%r49, %r396, %r389;
	and.b32  	%r50, %r4, 8;
	shl.b32 	%r397, %r4, 4;
	or.b32  	%r398, %r397, %r50;
	shr.u32 	%r399, %r398, 2;
	and.b32  	%r400, %r399, 14;
	or.b32  	%r401, %r400, %r392;
	or.b32  	%r51, %r46, 16;
	or.b32  	%r52, %r46, 32;
	or.b32  	%r53, %r46, 48;
	or.b32  	%r54, %r46, 64;
	or.b32  	%r55, %r46, 80;
	or.b32  	%r56, %r46, 96;
	or.b32  	%r57, %r46, 112;
	or.b32  	%r58, %r46, 128;
	or.b32  	%r59, %r46, 144;
	or.b32  	%r60, %r46, 160;
	or.b32  	%r61, %r46, 176;
	or.b32  	%r62, %r46, 192;
	or.b32  	%r63, %r46, 208;
	or.b32  	%r64, %r46, 224;
	or.b32  	%r65, %r46, 240;
	shl.b32 	%r402, %r4, 1;
	and.b32  	%r403, %r402, 16;
	and.b32  	%r404, %r402, 32;
	shl.b32 	%r405, %r1, 1;
	shl.b32 	%r406, %r4, 3;
	and.b32  	%r407, %r406, 8;
	or.b32  	%r408, %r404, %r405;
	or.b32  	%r409, %r408, %r392;
	or.b32  	%r410, %r409, %r407;
	shr.u32 	%r411, %r410, 2;
	and.b32  	%r412, %r2, 32;
	or.b32  	%r413, %r412, %r403;
	or.b32  	%r414, %r413, %r411;
	setp.eq.s32 	%p163, %r76, 0;
	selp.b32 	%r415, 0, 65, %p163;
	or.b32  	%r416, %r413, %r415;
	add.s32 	%r417, %r416, %r411;
	mul.lo.s32 	%r418, %r395, 65;
	add.s32 	%r419, %r392, %r418;
	add.s32 	%r420, %r419, %r400;
	shl.b32 	%r421, %r183, 14;
	add.s32 	%r422, %r421, -49152;
	and.b32  	%r423, %r75, 508;
	or.b32  	%r424, %r423, %r15;
	shl.b32 	%r66, %r424, 5;
	cvt.s64.s32 	%rd5, %r422;
	mul.lo.s32 	%r425, %r1, 161;
	add.s32 	%r426, %r401, %r418;
	add.s32 	%r427, %r426, %r425;
	mul.wide.u32 	%rd84, %r427, 4;
	mov.u64 	%rd85, shmem;
	add.s64 	%rd6, %rd85, %rd84;
	cvt.u64.u32 	%rd86, %r425;
	cvt.u64.u32 	%rd87, %r418;
	cvt.u64.u32 	%rd88, %r401;
	add.s64 	%rd89, %rd88, %rd87;
	add.s64 	%rd90, %rd89, %rd86;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd7, %rd85, %rd91;
	shr.u32 	%r428, %r51, 2;
	mul.lo.s32 	%r429, %r428, 161;
	add.s32 	%r430, %r426, %r429;
	mul.wide.u32 	%rd92, %r430, 4;
	add.s64 	%rd8, %rd85, %rd92;
	cvt.u64.u32 	%rd93, %r429;
	add.s64 	%rd94, %rd89, %rd93;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd9, %rd85, %rd95;
	shr.u32 	%r431, %r52, 2;
	mul.lo.s32 	%r432, %r431, 161;
	add.s32 	%r433, %r426, %r432;
	mul.wide.u32 	%rd96, %r433, 4;
	add.s64 	%rd10, %rd85, %rd96;
	cvt.u64.u32 	%rd97, %r432;
	add.s64 	%rd98, %rd89, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd11, %rd85, %rd99;
	shr.u32 	%r434, %r53, 2;
	mul.lo.s32 	%r435, %r434, 161;
	add.s32 	%r436, %r426, %r435;
	mul.wide.u32 	%rd100, %r436, 4;
	add.s64 	%rd12, %rd85, %rd100;
	cvt.u64.u32 	%rd101, %r435;
	add.s64 	%rd102, %rd89, %rd101;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd13, %rd85, %rd103;
	shr.u32 	%r437, %r54, 2;
	mul.lo.s32 	%r438, %r437, 161;
	add.s32 	%r439, %r426, %r438;
	mul.wide.u32 	%rd104, %r439, 4;
	add.s64 	%rd14, %rd85, %rd104;
	cvt.u64.u32 	%rd105, %r438;
	add.s64 	%rd106, %rd89, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd15, %rd85, %rd107;
	shr.u32 	%r440, %r55, 2;
	mul.lo.s32 	%r441, %r440, 161;
	add.s32 	%r442, %r426, %r441;
	mul.wide.u32 	%rd108, %r442, 4;
	add.s64 	%rd16, %rd85, %rd108;
	cvt.u64.u32 	%rd109, %r441;
	add.s64 	%rd110, %rd89, %rd109;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd17, %rd85, %rd111;
	shr.u32 	%r443, %r56, 2;
	mul.lo.s32 	%r444, %r443, 161;
	add.s32 	%r445, %r426, %r444;
	mul.wide.u32 	%rd112, %r445, 4;
	add.s64 	%rd18, %rd85, %rd112;
	cvt.u64.u32 	%rd113, %r444;
	add.s64 	%rd114, %rd89, %rd113;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd19, %rd85, %rd115;
	shr.u32 	%r446, %r57, 2;
	mul.lo.s32 	%r447, %r446, 161;
	add.s32 	%r448, %r426, %r447;
	mul.wide.u32 	%rd116, %r448, 4;
	add.s64 	%rd20, %rd85, %rd116;
	cvt.u64.u32 	%rd117, %r447;
	add.s64 	%rd118, %rd89, %rd117;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd21, %rd85, %rd119;
	shr.u32 	%r449, %r58, 2;
	mul.lo.s32 	%r450, %r449, 161;
	add.s32 	%r451, %r426, %r450;
	mul.wide.u32 	%rd120, %r451, 4;
	add.s64 	%rd22, %rd85, %rd120;
	cvt.u64.u32 	%rd121, %r450;
	add.s64 	%rd122, %rd89, %rd121;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd23, %rd85, %rd123;
	shr.u32 	%r452, %r59, 2;
	mul.lo.s32 	%r453, %r452, 161;
	add.s32 	%r454, %r426, %r453;
	mul.wide.u32 	%rd124, %r454, 4;
	add.s64 	%rd24, %rd85, %rd124;
	cvt.u64.u32 	%rd125, %r453;
	add.s64 	%rd126, %rd89, %rd125;
	shl.b64 	%rd127, %rd126, 2;
	add.s64 	%rd25, %rd85, %rd127;
	shr.u32 	%r455, %r60, 2;
	mul.lo.s32 	%r456, %r455, 161;
	add.s32 	%r457, %r426, %r456;
	mul.wide.u32 	%rd128, %r457, 4;
	add.s64 	%rd26, %rd85, %rd128;
	cvt.u64.u32 	%rd129, %r456;
	add.s64 	%rd130, %rd89, %rd129;
	shl.b64 	%rd131, %rd130, 2;
	add.s64 	%rd27, %rd85, %rd131;
	shr.u32 	%r458, %r61, 2;
	mul.lo.s32 	%r459, %r458, 161;
	add.s32 	%r460, %r426, %r459;
	mul.wide.u32 	%rd132, %r460, 4;
	add.s64 	%rd28, %rd85, %rd132;
	cvt.u64.u32 	%rd133, %r459;
	add.s64 	%rd134, %rd89, %rd133;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd29, %rd85, %rd135;
	shr.u32 	%r461, %r62, 2;
	mul.lo.s32 	%r462, %r461, 161;
	add.s32 	%r463, %r426, %r462;
	mul.wide.u32 	%rd136, %r463, 4;
	add.s64 	%rd30, %rd85, %rd136;
	cvt.u64.u32 	%rd137, %r462;
	add.s64 	%rd138, %rd89, %rd137;
	shl.b64 	%rd139, %rd138, 2;
	add.s64 	%rd31, %rd85, %rd139;
	shr.u32 	%r464, %r63, 2;
	mul.lo.s32 	%r465, %r464, 161;
	add.s32 	%r466, %r426, %r465;
	mul.wide.u32 	%rd140, %r466, 4;
	add.s64 	%rd32, %rd85, %rd140;
	cvt.u64.u32 	%rd141, %r465;
	add.s64 	%rd142, %rd89, %rd141;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd33, %rd85, %rd143;
	shr.u32 	%r467, %r64, 2;
	mul.lo.s32 	%r468, %r467, 161;
	add.s32 	%r469, %r426, %r468;
	mul.wide.u32 	%rd144, %r469, 4;
	add.s64 	%rd34, %rd85, %rd144;
	cvt.u64.u32 	%rd145, %r468;
	add.s64 	%rd146, %rd89, %rd145;
	shl.b64 	%rd147, %rd146, 2;
	add.s64 	%rd35, %rd85, %rd147;
	shr.u32 	%r470, %r65, 2;
	mul.lo.s32 	%r471, %r470, 161;
	add.s32 	%r472, %r426, %r471;
	mul.wide.u32 	%rd148, %r472, 4;
	add.s64 	%rd36, %rd85, %rd148;
	cvt.u64.u32 	%rd149, %r471;
	add.s64 	%rd150, %rd89, %rd149;
	shl.b64 	%rd151, %rd150, 2;
	add.s64 	%rd37, %rd85, %rd151;
	add.s32 	%r473, %r414, %r415;
	add.s32 	%r474, %r420, %r425;
	mul.wide.u32 	%rd152, %r474, 4;
	add.s64 	%rd38, %rd85, %rd152;
	cvt.u64.u32 	%rd153, %r400;
	cvt.u64.u32 	%rd154, %r392;
	add.s64 	%rd155, %rd87, %rd154;
	add.s64 	%rd156, %rd155, %rd153;
	add.s64 	%rd157, %rd156, %rd86;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd39, %rd85, %rd158;
	add.s32 	%r475, %r420, %r429;
	mul.wide.u32 	%rd159, %r475, 4;
	add.s64 	%rd40, %rd85, %rd159;
	add.s64 	%rd160, %rd156, %rd93;
	shl.b64 	%rd161, %rd160, 2;
	add.s64 	%rd41, %rd85, %rd161;
	add.s32 	%r476, %r420, %r432;
	mul.wide.u32 	%rd162, %r476, 4;
	add.s64 	%rd42, %rd85, %rd162;
	add.s64 	%rd163, %rd156, %rd97;
	shl.b64 	%rd164, %rd163, 2;
	add.s64 	%rd43, %rd85, %rd164;
	add.s32 	%r477, %r420, %r435;
	mul.wide.u32 	%rd165, %r477, 4;
	add.s64 	%rd44, %rd85, %rd165;
	add.s64 	%rd166, %rd156, %rd101;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd45, %rd85, %rd167;
	add.s32 	%r478, %r420, %r438;
	mul.wide.u32 	%rd168, %r478, 4;
	add.s64 	%rd46, %rd85, %rd168;
	add.s64 	%rd169, %rd156, %rd105;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd47, %rd85, %rd170;
	add.s32 	%r479, %r420, %r441;
	mul.wide.u32 	%rd171, %r479, 4;
	add.s64 	%rd48, %rd85, %rd171;
	add.s64 	%rd172, %rd156, %rd109;
	shl.b64 	%rd173, %rd172, 2;
	add.s64 	%rd49, %rd85, %rd173;
	add.s32 	%r480, %r420, %r444;
	mul.wide.u32 	%rd174, %r480, 4;
	add.s64 	%rd50, %rd85, %rd174;
	add.s64 	%rd175, %rd156, %rd113;
	shl.b64 	%rd176, %rd175, 2;
	add.s64 	%rd51, %rd85, %rd176;
	add.s32 	%r481, %r420, %r447;
	mul.wide.u32 	%rd177, %r481, 4;
	add.s64 	%rd52, %rd85, %rd177;
	add.s64 	%rd178, %rd156, %rd117;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd53, %rd85, %rd179;
	add.s32 	%r482, %r420, %r450;
	mul.wide.u32 	%rd180, %r482, 4;
	add.s64 	%rd54, %rd85, %rd180;
	add.s64 	%rd181, %rd156, %rd121;
	shl.b64 	%rd182, %rd181, 2;
	add.s64 	%rd55, %rd85, %rd182;
	add.s32 	%r483, %r420, %r453;
	mul.wide.u32 	%rd183, %r483, 4;
	add.s64 	%rd56, %rd85, %rd183;
	add.s64 	%rd184, %rd156, %rd125;
	shl.b64 	%rd185, %rd184, 2;
	add.s64 	%rd57, %rd85, %rd185;
	add.s32 	%r484, %r420, %r456;
	mul.wide.u32 	%rd186, %r484, 4;
	add.s64 	%rd58, %rd85, %rd186;
	add.s64 	%rd187, %rd156, %rd129;
	shl.b64 	%rd188, %rd187, 2;
	add.s64 	%rd59, %rd85, %rd188;
	add.s32 	%r485, %r420, %r459;
	mul.wide.u32 	%rd189, %r485, 4;
	add.s64 	%rd60, %rd85, %rd189;
	add.s64 	%rd190, %rd156, %rd133;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd61, %rd85, %rd191;
	add.s32 	%r486, %r420, %r462;
	mul.wide.u32 	%rd192, %r486, 4;
	add.s64 	%rd62, %rd85, %rd192;
	add.s64 	%rd193, %rd156, %rd137;
	shl.b64 	%rd194, %rd193, 2;
	add.s64 	%rd63, %rd85, %rd194;
	add.s32 	%r487, %r420, %r465;
	mul.wide.u32 	%rd195, %r487, 4;
	add.s64 	%rd64, %rd85, %rd195;
	add.s64 	%rd196, %rd156, %rd141;
	shl.b64 	%rd197, %rd196, 2;
	add.s64 	%rd65, %rd85, %rd197;
	add.s32 	%r488, %r420, %r468;
	mul.wide.u32 	%rd198, %r488, 4;
	add.s64 	%rd66, %rd85, %rd198;
	add.s64 	%rd199, %rd156, %rd145;
	shl.b64 	%rd200, %rd199, 2;
	add.s64 	%rd67, %rd85, %rd200;
	add.s32 	%r489, %r420, %r471;
	mul.wide.u32 	%rd201, %r489, 4;
	add.s64 	%rd68, %rd85, %rd201;
	add.s64 	%rd202, %rd156, %rd149;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd69, %rd85, %rd203;
	mul.wide.u32 	%rd204, %r417, 4;
	add.s64 	%rd70, %rd85, %rd204;
	mul.wide.u32 	%rd205, %r473, 4;
	add.s64 	%rd71, %rd85, %rd205;
	setp.eq.s32 	%p164, %r50, 0;
	mov.u16 	%rs93, 25600;
	mov.u16 	%rs67, 21504;
	mov.u16 	%rs101, 18432;
	setp.eq.s32 	%p214, %r1, 3;
	setp.ne.s32 	%p220, %r1, 3;
	mov.u32 	%r1866, %r1861;
	mov.u32 	%r1867, %r1861;
	mov.u32 	%r1872, %r1861;
	mov.u32 	%r70, %r1861;
	bra.uni 	$L__BB0_65;
$L__BB0_83:                             // %pass19988
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r113, %r65, %r70;
	shl.b32 	%r1853, %r113, 12;
	and.b32  	%r1854, %r1853, 134201344;
	or.b32  	%r1855, %r1854, %r48;
	or.b32  	%r1856, %r1855, %r66;
	cvt.u64.u32 	%rd421, %r1856;
	add.s64 	%rd422, %rd421, %rd5;
	shr.u64 	%rd423, %rd422, 37;
	add.s64 	%rd424, %rd422, %rd423;
	shr.s64 	%rd425, %rd424, 27;
	setp.lt.s64 	%p269, %rd422, 0;
	and.b64  	%rd426, %rd424, -134217728;
	setp.ne.s64 	%p270, %rd426, %rd422;
	and.pred  	%p271, %p269, %p270;
	selp.u64 	%rd427, 1, 0, %p271;
	sub.s64 	%rd428, %rd427, %rd425;
	shl.b64 	%rd429, %rd428, 27;
	add.s64 	%rd430, %rd429, %rd422;
	shl.b64 	%rd431, %rd430, 2;
	add.s64 	%rd432, %rd3, %rd431;
	st.global.v4.u32 	[%rd432], {%r176, %r178, %r177, %r179};
	setp.ne.s32 	%p272, %r70, 32512;
	add.s32 	%r70, %r70, 256;
	add.s32 	%r1857, %r70, %r181;
	setp.lt.s32 	%p273, %r1857, %r182;
	and.pred  	%p274, %p272, %p273;
	@%p274 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_84;
$L__BB0_65:                             // %L1092
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	and.b32  	%r746, %r70, 32512;
	or.b32  	%r747, %r47, %r746;
	add.s32 	%r748, %r747, %r181;
	mad.lo.s32 	%r749, %r748, 12288, %r49;
	mul.hi.s32 	%r750, %r749, 715827883;
	shr.u32 	%r751, %r750, 31;
	shr.s32 	%r752, %r750, 26;
	add.s32 	%r753, %r752, %r751;
	setp.lt.s32 	%p165, %r749, 0;
	mul.lo.s32 	%r754, %r753, 402653184;
	setp.ne.s32 	%p166, %r754, %r749;
	and.pred  	%p167, %p165, %p166;
	selp.s32 	%r755, -1, 0, %p167;
	add.s32 	%r756, %r753, %r755;
	mad.lo.s32 	%r757, %r756, -402653184, %r749;
	mul.wide.s32 	%rd207, %r757, 4;
	add.s64 	%rd208, %rd2, %rd207;
	ld.global.v4.u32 	{%r758, %r759, %r760, %r761}, [%rd208];
	or.b32  	%r762, %r747, 16;
	add.s32 	%r763, %r762, %r181;
	mad.lo.s32 	%r764, %r763, 12288, %r49;
	mul.hi.s32 	%r765, %r764, 715827883;
	shr.u32 	%r766, %r765, 31;
	shr.s32 	%r767, %r765, 26;
	add.s32 	%r768, %r767, %r766;
	setp.lt.s32 	%p168, %r764, 0;
	mul.lo.s32 	%r769, %r768, 402653184;
	setp.ne.s32 	%p169, %r769, %r764;
	and.pred  	%p170, %p168, %p169;
	selp.s32 	%r770, -1, 0, %p170;
	add.s32 	%r771, %r768, %r770;
	mad.lo.s32 	%r772, %r771, -402653184, %r764;
	mul.wide.s32 	%rd209, %r772, 4;
	add.s64 	%rd210, %rd2, %rd209;
	ld.global.v4.u32 	{%r773, %r774, %r775, %r776}, [%rd210];
	or.b32  	%r777, %r747, 32;
	add.s32 	%r778, %r777, %r181;
	mad.lo.s32 	%r779, %r778, 12288, %r49;
	mul.hi.s32 	%r780, %r779, 715827883;
	shr.u32 	%r781, %r780, 31;
	shr.s32 	%r782, %r780, 26;
	add.s32 	%r783, %r782, %r781;
	setp.lt.s32 	%p171, %r779, 0;
	mul.lo.s32 	%r784, %r783, 402653184;
	setp.ne.s32 	%p172, %r784, %r779;
	and.pred  	%p173, %p171, %p172;
	selp.s32 	%r785, -1, 0, %p173;
	add.s32 	%r786, %r783, %r785;
	mad.lo.s32 	%r787, %r786, -402653184, %r779;
	mul.wide.s32 	%rd211, %r787, 4;
	add.s64 	%rd212, %rd2, %rd211;
	ld.global.v4.u32 	{%r788, %r789, %r790, %r791}, [%rd212];
	or.b32  	%r792, %r747, 48;
	add.s32 	%r793, %r792, %r181;
	mad.lo.s32 	%r794, %r793, 12288, %r49;
	mul.hi.s32 	%r795, %r794, 715827883;
	shr.u32 	%r796, %r795, 31;
	shr.s32 	%r797, %r795, 26;
	add.s32 	%r798, %r797, %r796;
	setp.lt.s32 	%p174, %r794, 0;
	mul.lo.s32 	%r799, %r798, 402653184;
	setp.ne.s32 	%p175, %r799, %r794;
	and.pred  	%p176, %p174, %p175;
	selp.s32 	%r800, -1, 0, %p176;
	add.s32 	%r801, %r798, %r800;
	mad.lo.s32 	%r802, %r801, -402653184, %r794;
	mul.wide.s32 	%rd213, %r802, 4;
	add.s64 	%rd214, %rd2, %rd213;
	ld.global.v4.u32 	{%r803, %r804, %r805, %r806}, [%rd214];
	or.b32  	%r807, %r747, 64;
	add.s32 	%r808, %r807, %r181;
	mad.lo.s32 	%r809, %r808, 12288, %r49;
	mul.hi.s32 	%r810, %r809, 715827883;
	shr.u32 	%r811, %r810, 31;
	shr.s32 	%r812, %r810, 26;
	add.s32 	%r813, %r812, %r811;
	setp.lt.s32 	%p177, %r809, 0;
	mul.lo.s32 	%r814, %r813, 402653184;
	setp.ne.s32 	%p178, %r814, %r809;
	and.pred  	%p179, %p177, %p178;
	selp.s32 	%r815, -1, 0, %p179;
	add.s32 	%r816, %r813, %r815;
	mad.lo.s32 	%r817, %r816, -402653184, %r809;
	mul.wide.s32 	%rd215, %r817, 4;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.v4.u32 	{%r818, %r819, %r820, %r821}, [%rd216];
	or.b32  	%r822, %r747, 80;
	add.s32 	%r823, %r822, %r181;
	mad.lo.s32 	%r824, %r823, 12288, %r49;
	mul.hi.s32 	%r825, %r824, 715827883;
	shr.u32 	%r826, %r825, 31;
	shr.s32 	%r827, %r825, 26;
	add.s32 	%r828, %r827, %r826;
	setp.lt.s32 	%p180, %r824, 0;
	mul.lo.s32 	%r829, %r828, 402653184;
	setp.ne.s32 	%p181, %r829, %r824;
	and.pred  	%p182, %p180, %p181;
	selp.s32 	%r830, -1, 0, %p182;
	add.s32 	%r831, %r828, %r830;
	mad.lo.s32 	%r832, %r831, -402653184, %r824;
	mul.wide.s32 	%rd217, %r832, 4;
	add.s64 	%rd218, %rd2, %rd217;
	ld.global.v4.u32 	{%r833, %r834, %r835, %r836}, [%rd218];
	or.b32  	%r837, %r747, 96;
	add.s32 	%r838, %r837, %r181;
	mad.lo.s32 	%r839, %r838, 12288, %r49;
	mul.hi.s32 	%r840, %r839, 715827883;
	shr.u32 	%r841, %r840, 31;
	shr.s32 	%r842, %r840, 26;
	add.s32 	%r843, %r842, %r841;
	setp.lt.s32 	%p183, %r839, 0;
	mul.lo.s32 	%r844, %r843, 402653184;
	setp.ne.s32 	%p184, %r844, %r839;
	and.pred  	%p185, %p183, %p184;
	selp.s32 	%r845, -1, 0, %p185;
	add.s32 	%r846, %r843, %r845;
	mad.lo.s32 	%r847, %r846, -402653184, %r839;
	mul.wide.s32 	%rd219, %r847, 4;
	add.s64 	%rd220, %rd2, %rd219;
	ld.global.v4.u32 	{%r848, %r849, %r850, %r851}, [%rd220];
	or.b32  	%r852, %r747, 112;
	add.s32 	%r853, %r852, %r181;
	mad.lo.s32 	%r854, %r853, 12288, %r49;
	mul.hi.s32 	%r855, %r854, 715827883;
	shr.u32 	%r856, %r855, 31;
	shr.s32 	%r857, %r855, 26;
	add.s32 	%r858, %r857, %r856;
	setp.lt.s32 	%p186, %r854, 0;
	mul.lo.s32 	%r859, %r858, 402653184;
	setp.ne.s32 	%p187, %r859, %r854;
	and.pred  	%p188, %p186, %p187;
	selp.s32 	%r860, -1, 0, %p188;
	add.s32 	%r861, %r858, %r860;
	mad.lo.s32 	%r862, %r861, -402653184, %r854;
	mul.wide.s32 	%rd221, %r862, 4;
	add.s64 	%rd222, %rd2, %rd221;
	ld.global.v4.u32 	{%r863, %r864, %r865, %r866}, [%rd222];
	or.b32  	%r867, %r747, 128;
	add.s32 	%r868, %r867, %r181;
	mad.lo.s32 	%r869, %r868, 12288, %r49;
	mul.hi.s32 	%r870, %r869, 715827883;
	shr.u32 	%r871, %r870, 31;
	shr.s32 	%r872, %r870, 26;
	add.s32 	%r873, %r872, %r871;
	setp.lt.s32 	%p189, %r869, 0;
	mul.lo.s32 	%r874, %r873, 402653184;
	setp.ne.s32 	%p190, %r874, %r869;
	and.pred  	%p191, %p189, %p190;
	selp.s32 	%r875, -1, 0, %p191;
	add.s32 	%r876, %r873, %r875;
	mad.lo.s32 	%r877, %r876, -402653184, %r869;
	mul.wide.s32 	%rd223, %r877, 4;
	add.s64 	%rd224, %rd2, %rd223;
	ld.global.v4.u32 	{%r878, %r879, %r880, %r881}, [%rd224];
	or.b32  	%r882, %r747, 144;
	add.s32 	%r883, %r882, %r181;
	mad.lo.s32 	%r884, %r883, 12288, %r49;
	mul.hi.s32 	%r885, %r884, 715827883;
	shr.u32 	%r886, %r885, 31;
	shr.s32 	%r887, %r885, 26;
	add.s32 	%r888, %r887, %r886;
	setp.lt.s32 	%p192, %r884, 0;
	mul.lo.s32 	%r889, %r888, 402653184;
	setp.ne.s32 	%p193, %r889, %r884;
	and.pred  	%p194, %p192, %p193;
	selp.s32 	%r890, -1, 0, %p194;
	add.s32 	%r891, %r888, %r890;
	mad.lo.s32 	%r892, %r891, -402653184, %r884;
	mul.wide.s32 	%rd225, %r892, 4;
	add.s64 	%rd226, %rd2, %rd225;
	ld.global.v4.u32 	{%r893, %r894, %r895, %r896}, [%rd226];
	or.b32  	%r897, %r747, 160;
	add.s32 	%r898, %r897, %r181;
	mad.lo.s32 	%r899, %r898, 12288, %r49;
	mul.hi.s32 	%r900, %r899, 715827883;
	shr.u32 	%r901, %r900, 31;
	shr.s32 	%r902, %r900, 26;
	add.s32 	%r903, %r902, %r901;
	setp.lt.s32 	%p195, %r899, 0;
	mul.lo.s32 	%r904, %r903, 402653184;
	setp.ne.s32 	%p196, %r904, %r899;
	and.pred  	%p197, %p195, %p196;
	selp.s32 	%r905, -1, 0, %p197;
	add.s32 	%r906, %r903, %r905;
	mad.lo.s32 	%r907, %r906, -402653184, %r899;
	mul.wide.s32 	%rd227, %r907, 4;
	add.s64 	%rd228, %rd2, %rd227;
	ld.global.v4.u32 	{%r908, %r909, %r910, %r911}, [%rd228];
	or.b32  	%r912, %r747, 176;
	add.s32 	%r913, %r912, %r181;
	mad.lo.s32 	%r914, %r913, 12288, %r49;
	mul.hi.s32 	%r915, %r914, 715827883;
	shr.u32 	%r916, %r915, 31;
	shr.s32 	%r917, %r915, 26;
	add.s32 	%r918, %r917, %r916;
	setp.lt.s32 	%p198, %r914, 0;
	mul.lo.s32 	%r919, %r918, 402653184;
	setp.ne.s32 	%p199, %r919, %r914;
	and.pred  	%p200, %p198, %p199;
	selp.s32 	%r920, -1, 0, %p200;
	add.s32 	%r921, %r918, %r920;
	mad.lo.s32 	%r922, %r921, -402653184, %r914;
	mul.wide.s32 	%rd229, %r922, 4;
	add.s64 	%rd230, %rd2, %rd229;
	ld.global.v4.u32 	{%r923, %r924, %r925, %r926}, [%rd230];
	or.b32  	%r927, %r747, 192;
	add.s32 	%r928, %r927, %r181;
	mad.lo.s32 	%r929, %r928, 12288, %r49;
	mul.hi.s32 	%r930, %r929, 715827883;
	shr.u32 	%r931, %r930, 31;
	shr.s32 	%r932, %r930, 26;
	add.s32 	%r933, %r932, %r931;
	setp.lt.s32 	%p201, %r929, 0;
	mul.lo.s32 	%r934, %r933, 402653184;
	setp.ne.s32 	%p202, %r934, %r929;
	and.pred  	%p203, %p201, %p202;
	selp.s32 	%r935, -1, 0, %p203;
	add.s32 	%r936, %r933, %r935;
	mad.lo.s32 	%r937, %r936, -402653184, %r929;
	mul.wide.s32 	%rd231, %r937, 4;
	add.s64 	%rd232, %rd2, %rd231;
	ld.global.v4.u32 	{%r938, %r939, %r940, %r941}, [%rd232];
	or.b32  	%r942, %r747, 208;
	add.s32 	%r943, %r942, %r181;
	mad.lo.s32 	%r944, %r943, 12288, %r49;
	mul.hi.s32 	%r945, %r944, 715827883;
	shr.u32 	%r946, %r945, 31;
	shr.s32 	%r947, %r945, 26;
	add.s32 	%r948, %r947, %r946;
	setp.lt.s32 	%p204, %r944, 0;
	mul.lo.s32 	%r949, %r948, 402653184;
	setp.ne.s32 	%p205, %r949, %r944;
	and.pred  	%p206, %p204, %p205;
	selp.s32 	%r950, -1, 0, %p206;
	add.s32 	%r951, %r948, %r950;
	mad.lo.s32 	%r952, %r951, -402653184, %r944;
	mul.wide.s32 	%rd233, %r952, 4;
	add.s64 	%rd234, %rd2, %rd233;
	ld.global.v4.u32 	{%r953, %r954, %r955, %r956}, [%rd234];
	or.b32  	%r957, %r747, 224;
	add.s32 	%r958, %r957, %r181;
	mad.lo.s32 	%r959, %r958, 12288, %r49;
	mul.hi.s32 	%r960, %r959, 715827883;
	shr.u32 	%r961, %r960, 31;
	shr.s32 	%r962, %r960, 26;
	add.s32 	%r963, %r962, %r961;
	setp.lt.s32 	%p207, %r959, 0;
	mul.lo.s32 	%r964, %r963, 402653184;
	setp.ne.s32 	%p208, %r964, %r959;
	and.pred  	%p209, %p207, %p208;
	selp.s32 	%r965, -1, 0, %p209;
	add.s32 	%r966, %r963, %r965;
	mad.lo.s32 	%r967, %r966, -402653184, %r959;
	mul.wide.s32 	%rd235, %r967, 4;
	add.s64 	%rd236, %rd2, %rd235;
	ld.global.v4.u32 	{%r968, %r969, %r970, %r971}, [%rd236];
	or.b32  	%r972, %r747, 240;
	add.s32 	%r973, %r972, %r181;
	mad.lo.s32 	%r974, %r973, 12288, %r49;
	mul.hi.s32 	%r975, %r974, 715827883;
	shr.u32 	%r976, %r975, 31;
	shr.s32 	%r977, %r975, 26;
	add.s32 	%r978, %r977, %r976;
	setp.lt.s32 	%p210, %r974, 0;
	mul.lo.s32 	%r979, %r978, 402653184;
	setp.ne.s32 	%p211, %r979, %r974;
	and.pred  	%p212, %p210, %p211;
	selp.s32 	%r980, -1, 0, %p212;
	add.s32 	%r981, %r978, %r980;
	mad.lo.s32 	%r982, %r981, -402653184, %r974;
	mul.wide.s32 	%rd237, %r982, 4;
	add.s64 	%rd238, %rd2, %rd237;
	ld.global.v4.u32 	{%r983, %r984, %r985, %r986}, [%rd238];
	selp.b32 	%r987, %r760, %r758, %p164;
	shfl.sync.bfly.b32	%r988, %r987, 8, 31, -1;
	selp.b32 	%r491, %r758, %r988, %p164;
	selp.b32 	%r492, %r988, %r760, %p164;
	selp.b32 	%r989, %r761, %r759, %p164;
	shfl.sync.bfly.b32	%r990, %r989, 8, 31, -1;
	selp.b32 	%r499, %r759, %r990, %p164;
	selp.b32 	%r500, %r990, %r761, %p164;
	selp.b32 	%r991, %r775, %r773, %p164;
	shfl.sync.bfly.b32	%r992, %r991, 8, 31, -1;
	selp.b32 	%r507, %r773, %r992, %p164;
	selp.b32 	%r508, %r992, %r775, %p164;
	selp.b32 	%r993, %r776, %r774, %p164;
	shfl.sync.bfly.b32	%r994, %r993, 8, 31, -1;
	selp.b32 	%r515, %r774, %r994, %p164;
	selp.b32 	%r516, %r994, %r776, %p164;
	selp.b32 	%r995, %r790, %r788, %p164;
	shfl.sync.bfly.b32	%r996, %r995, 8, 31, -1;
	selp.b32 	%r523, %r788, %r996, %p164;
	selp.b32 	%r524, %r996, %r790, %p164;
	selp.b32 	%r997, %r791, %r789, %p164;
	shfl.sync.bfly.b32	%r998, %r997, 8, 31, -1;
	selp.b32 	%r531, %r789, %r998, %p164;
	selp.b32 	%r532, %r998, %r791, %p164;
	selp.b32 	%r999, %r805, %r803, %p164;
	shfl.sync.bfly.b32	%r1000, %r999, 8, 31, -1;
	selp.b32 	%r539, %r803, %r1000, %p164;
	selp.b32 	%r540, %r1000, %r805, %p164;
	selp.b32 	%r1001, %r806, %r804, %p164;
	shfl.sync.bfly.b32	%r1002, %r1001, 8, 31, -1;
	selp.b32 	%r547, %r804, %r1002, %p164;
	selp.b32 	%r548, %r1002, %r806, %p164;
	selp.b32 	%r1003, %r820, %r818, %p164;
	shfl.sync.bfly.b32	%r1004, %r1003, 8, 31, -1;
	selp.b32 	%r555, %r818, %r1004, %p164;
	selp.b32 	%r556, %r1004, %r820, %p164;
	selp.b32 	%r1005, %r821, %r819, %p164;
	shfl.sync.bfly.b32	%r1006, %r1005, 8, 31, -1;
	selp.b32 	%r563, %r819, %r1006, %p164;
	selp.b32 	%r564, %r1006, %r821, %p164;
	selp.b32 	%r1007, %r835, %r833, %p164;
	shfl.sync.bfly.b32	%r1008, %r1007, 8, 31, -1;
	selp.b32 	%r571, %r833, %r1008, %p164;
	selp.b32 	%r572, %r1008, %r835, %p164;
	selp.b32 	%r1009, %r836, %r834, %p164;
	shfl.sync.bfly.b32	%r1010, %r1009, 8, 31, -1;
	selp.b32 	%r579, %r834, %r1010, %p164;
	selp.b32 	%r580, %r1010, %r836, %p164;
	selp.b32 	%r1011, %r850, %r848, %p164;
	shfl.sync.bfly.b32	%r1012, %r1011, 8, 31, -1;
	selp.b32 	%r587, %r848, %r1012, %p164;
	selp.b32 	%r588, %r1012, %r850, %p164;
	selp.b32 	%r1013, %r851, %r849, %p164;
	shfl.sync.bfly.b32	%r1014, %r1013, 8, 31, -1;
	selp.b32 	%r595, %r849, %r1014, %p164;
	selp.b32 	%r596, %r1014, %r851, %p164;
	selp.b32 	%r1015, %r865, %r863, %p164;
	shfl.sync.bfly.b32	%r1016, %r1015, 8, 31, -1;
	selp.b32 	%r603, %r863, %r1016, %p164;
	selp.b32 	%r604, %r1016, %r865, %p164;
	selp.b32 	%r1017, %r866, %r864, %p164;
	shfl.sync.bfly.b32	%r1018, %r1017, 8, 31, -1;
	selp.b32 	%r611, %r864, %r1018, %p164;
	selp.b32 	%r612, %r1018, %r866, %p164;
	selp.b32 	%r1019, %r880, %r878, %p164;
	shfl.sync.bfly.b32	%r1020, %r1019, 8, 31, -1;
	selp.b32 	%r619, %r878, %r1020, %p164;
	selp.b32 	%r620, %r1020, %r880, %p164;
	selp.b32 	%r1021, %r881, %r879, %p164;
	shfl.sync.bfly.b32	%r1022, %r1021, 8, 31, -1;
	selp.b32 	%r627, %r879, %r1022, %p164;
	selp.b32 	%r628, %r1022, %r881, %p164;
	selp.b32 	%r1023, %r895, %r893, %p164;
	shfl.sync.bfly.b32	%r1024, %r1023, 8, 31, -1;
	selp.b32 	%r635, %r893, %r1024, %p164;
	selp.b32 	%r636, %r1024, %r895, %p164;
	selp.b32 	%r1025, %r896, %r894, %p164;
	shfl.sync.bfly.b32	%r1026, %r1025, 8, 31, -1;
	selp.b32 	%r643, %r894, %r1026, %p164;
	selp.b32 	%r644, %r1026, %r896, %p164;
	selp.b32 	%r1027, %r910, %r908, %p164;
	shfl.sync.bfly.b32	%r1028, %r1027, 8, 31, -1;
	selp.b32 	%r651, %r908, %r1028, %p164;
	selp.b32 	%r652, %r1028, %r910, %p164;
	selp.b32 	%r1029, %r911, %r909, %p164;
	shfl.sync.bfly.b32	%r1030, %r1029, 8, 31, -1;
	selp.b32 	%r659, %r909, %r1030, %p164;
	selp.b32 	%r660, %r1030, %r911, %p164;
	selp.b32 	%r1031, %r925, %r923, %p164;
	shfl.sync.bfly.b32	%r1032, %r1031, 8, 31, -1;
	selp.b32 	%r667, %r923, %r1032, %p164;
	selp.b32 	%r668, %r1032, %r925, %p164;
	selp.b32 	%r1033, %r926, %r924, %p164;
	shfl.sync.bfly.b32	%r1034, %r1033, 8, 31, -1;
	selp.b32 	%r675, %r924, %r1034, %p164;
	selp.b32 	%r676, %r1034, %r926, %p164;
	selp.b32 	%r1035, %r940, %r938, %p164;
	shfl.sync.bfly.b32	%r1036, %r1035, 8, 31, -1;
	selp.b32 	%r683, %r938, %r1036, %p164;
	selp.b32 	%r684, %r1036, %r940, %p164;
	selp.b32 	%r1037, %r941, %r939, %p164;
	shfl.sync.bfly.b32	%r1038, %r1037, 8, 31, -1;
	selp.b32 	%r691, %r939, %r1038, %p164;
	selp.b32 	%r692, %r1038, %r941, %p164;
	selp.b32 	%r1039, %r955, %r953, %p164;
	shfl.sync.bfly.b32	%r1040, %r1039, 8, 31, -1;
	selp.b32 	%r699, %r953, %r1040, %p164;
	selp.b32 	%r700, %r1040, %r955, %p164;
	selp.b32 	%r1041, %r956, %r954, %p164;
	shfl.sync.bfly.b32	%r1042, %r1041, 8, 31, -1;
	selp.b32 	%r707, %r954, %r1042, %p164;
	selp.b32 	%r708, %r1042, %r956, %p164;
	selp.b32 	%r1043, %r970, %r968, %p164;
	shfl.sync.bfly.b32	%r1044, %r1043, 8, 31, -1;
	selp.b32 	%r715, %r968, %r1044, %p164;
	selp.b32 	%r716, %r1044, %r970, %p164;
	selp.b32 	%r1045, %r971, %r969, %p164;
	shfl.sync.bfly.b32	%r1046, %r1045, 8, 31, -1;
	selp.b32 	%r723, %r969, %r1046, %p164;
	selp.b32 	%r724, %r1046, %r971, %p164;
	selp.b32 	%r1047, %r985, %r983, %p164;
	shfl.sync.bfly.b32	%r1048, %r1047, 8, 31, -1;
	selp.b32 	%r731, %r983, %r1048, %p164;
	selp.b32 	%r732, %r1048, %r985, %p164;
	selp.b32 	%r1049, %r986, %r984, %p164;
	shfl.sync.bfly.b32	%r1050, %r1049, 8, 31, -1;
	selp.b32 	%r739, %r984, %r1050, %p164;
	selp.b32 	%r740, %r1050, %r986, %p164;
	mov.u32 	%r741, 21520;
	// begin inline asm
	prmt.b32 %r490, %r491, %r492, %r741;
	// end inline asm
	mov.u32 	%r745, 30258;
	// begin inline asm
	prmt.b32 %r494, %r491, %r492, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r499, %r500, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r499, %r500, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r507, %r508, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r507, %r508, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r515, %r516, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r515, %r516, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r523, %r524, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r523, %r524, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r531, %r532, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r531, %r532, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r539, %r540, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r539, %r540, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r546, %r547, %r548, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r550, %r547, %r548, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r554, %r555, %r556, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r558, %r555, %r556, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r562, %r563, %r564, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r566, %r563, %r564, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r570, %r571, %r572, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r574, %r571, %r572, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r578, %r579, %r580, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r582, %r579, %r580, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r586, %r587, %r588, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r590, %r587, %r588, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r594, %r595, %r596, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r598, %r595, %r596, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r602, %r603, %r604, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r606, %r603, %r604, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r610, %r611, %r612, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r614, %r611, %r612, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r618, %r619, %r620, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r622, %r619, %r620, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r626, %r627, %r628, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r630, %r627, %r628, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r634, %r635, %r636, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r638, %r635, %r636, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r642, %r643, %r644, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r643, %r644, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r650, %r651, %r652, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r651, %r652, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r659, %r660, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r659, %r660, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r667, %r668, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r667, %r668, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r675, %r676, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r675, %r676, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r683, %r684, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r683, %r684, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r691, %r692, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r694, %r691, %r692, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r698, %r699, %r700, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r699, %r700, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r707, %r708, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r707, %r708, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r715, %r716, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r715, %r716, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r723, %r724, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r723, %r724, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r730, %r731, %r732, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r734, %r731, %r732, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r738, %r739, %r740, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r742, %r739, %r740, %r745;
	// end inline asm
	st.shared.u32 	[%rd6], %r490;
	st.shared.u32 	[%rd7+128], %r494;
	st.shared.u32 	[%rd7+4], %r498;
	st.shared.u32 	[%rd7+132], %r502;
	st.shared.u32 	[%rd8], %r506;
	st.shared.u32 	[%rd9+128], %r510;
	st.shared.u32 	[%rd9+4], %r514;
	st.shared.u32 	[%rd9+132], %r518;
	st.shared.u32 	[%rd10], %r522;
	st.shared.u32 	[%rd11+128], %r526;
	st.shared.u32 	[%rd11+4], %r530;
	st.shared.u32 	[%rd11+132], %r534;
	st.shared.u32 	[%rd12], %r538;
	st.shared.u32 	[%rd13+128], %r542;
	st.shared.u32 	[%rd13+4], %r546;
	st.shared.u32 	[%rd13+132], %r550;
	st.shared.u32 	[%rd14], %r554;
	st.shared.u32 	[%rd15+128], %r558;
	st.shared.u32 	[%rd15+4], %r562;
	st.shared.u32 	[%rd15+132], %r566;
	st.shared.u32 	[%rd16], %r570;
	st.shared.u32 	[%rd17+128], %r574;
	st.shared.u32 	[%rd17+4], %r578;
	st.shared.u32 	[%rd17+132], %r582;
	st.shared.u32 	[%rd18], %r586;
	st.shared.u32 	[%rd19+128], %r590;
	st.shared.u32 	[%rd19+4], %r594;
	st.shared.u32 	[%rd19+132], %r598;
	st.shared.u32 	[%rd20], %r602;
	st.shared.u32 	[%rd21+128], %r606;
	st.shared.u32 	[%rd21+4], %r610;
	st.shared.u32 	[%rd21+132], %r614;
	st.shared.u32 	[%rd22], %r618;
	st.shared.u32 	[%rd23+128], %r622;
	st.shared.u32 	[%rd23+4], %r626;
	st.shared.u32 	[%rd23+132], %r630;
	st.shared.u32 	[%rd24], %r634;
	st.shared.u32 	[%rd25+128], %r638;
	st.shared.u32 	[%rd25+4], %r642;
	st.shared.u32 	[%rd25+132], %r646;
	st.shared.u32 	[%rd26], %r650;
	st.shared.u32 	[%rd27+128], %r654;
	st.shared.u32 	[%rd27+4], %r658;
	st.shared.u32 	[%rd27+132], %r662;
	st.shared.u32 	[%rd28], %r666;
	st.shared.u32 	[%rd29+128], %r670;
	st.shared.u32 	[%rd29+4], %r674;
	st.shared.u32 	[%rd29+132], %r678;
	st.shared.u32 	[%rd30], %r682;
	st.shared.u32 	[%rd31+128], %r686;
	st.shared.u32 	[%rd31+4], %r690;
	st.shared.u32 	[%rd31+132], %r694;
	st.shared.u32 	[%rd32], %r698;
	st.shared.u32 	[%rd33+128], %r702;
	st.shared.u32 	[%rd33+4], %r706;
	st.shared.u32 	[%rd33+132], %r710;
	st.shared.u32 	[%rd34], %r714;
	st.shared.u32 	[%rd35+128], %r718;
	st.shared.u32 	[%rd35+4], %r722;
	st.shared.u32 	[%rd35+132], %r726;
	st.shared.u32 	[%rd36], %r730;
	st.shared.u32 	[%rd37+128], %r734;
	st.shared.u32 	[%rd37+4], %r738;
	st.shared.u32 	[%rd37+132], %r742;
	bar.sync 	0;
	mov.u64 	%rd437, 0;
	mov.u32 	%r1870, %r1866;
	mov.u32 	%r1871, %r1867;
$L__BB0_66:                             // %L22712
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1867, %r1872;
	mov.u32 	%r1866, %r1871;
	add.s64 	%rd239, %rd71, %rd437;
	ld.shared.u32 	%r1872, [%rd239];
	// begin inline asm
	mov.b32 %r1056, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1067, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1055, %r1872, -2004318072;
	mov.u32 	%r1054, 983055;
	// begin inline asm
	lop3.b32 %r1053, %r1054, %r1055, %r1056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1057, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1058, %r1056, %r1057;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1061, %r1053, %r1058;
	// end inline asm
	mov.u32 	%r1065, 15728880;
	// begin inline asm
	lop3.b32 %r1064, %r1065, %r1055, %r1067, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1068, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1069, %r1067, %r1068;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1072, %r1064, %r1069;
	// end inline asm
	shr.u32 	%r1077, %r1055, 8;
	// begin inline asm
	lop3.b32 %r1075, %r1054, %r1077, %r1056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1079, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1080, %r1056, %r1079;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1083, %r1075, %r1080;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1086, %r1065, %r1077, %r1067, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1090, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1091, %r1067, %r1090;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1094, %r1086, %r1091;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1097, %r267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1099, %r1097, %r1061;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1102, %r267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1104, %r1102, %r1072;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1107, %r267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1109, %r1107, %r1083;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1112, %r267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1114, %r1112, %r1094;
	// end inline asm
	// begin inline asm
	mov.b32 %r1122, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1133, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1121, %r1870, -2004318072;
	// begin inline asm
	lop3.b32 %r1119, %r1054, %r1121, %r1122, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1123, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1124, %r1122, %r1123;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1127, %r1119, %r1124;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1130, %r1065, %r1121, %r1133, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1134, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1135, %r1133, %r1134;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1138, %r1130, %r1135;
	// end inline asm
	shr.u32 	%r1143, %r1121, 8;
	// begin inline asm
	lop3.b32 %r1141, %r1054, %r1143, %r1122, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1145, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1146, %r1122, %r1145;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1149, %r1141, %r1146;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1152, %r1065, %r1143, %r1133, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1156, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1157, %r1133, %r1156;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1160, %r1152, %r1157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1163, %r213, %r1127, %r1099;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r213, %r1138, %r1104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1171, %r213, %r1149, %r1109;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1175, %r213, %r1160, %r1114;
	// end inline asm
	// begin inline asm
	mov.b32 %r1184, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1195, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1183, %r1866, -2004318072;
	// begin inline asm
	lop3.b32 %r1181, %r1054, %r1183, %r1184, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1185, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1186, %r1184, %r1185;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1189, %r1181, %r1186;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1192, %r1065, %r1183, %r1195, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1196, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1197, %r1195, %r1196;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1200, %r1192, %r1197;
	// end inline asm
	shr.u32 	%r1205, %r1183, 8;
	// begin inline asm
	lop3.b32 %r1203, %r1054, %r1205, %r1184, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1207, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1208, %r1184, %r1207;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1211, %r1203, %r1208;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1214, %r1065, %r1205, %r1195, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1218, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1219, %r1195, %r1218;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1222, %r1214, %r1219;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1225, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1227, %r1225, %r1189, %r1163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1231, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1233, %r1231, %r1200, %r1167;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1237, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1239, %r1237, %r1211, %r1171;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1243, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1245, %r1243, %r1222, %r1175;
	// end inline asm
	// begin inline asm
	mov.b32 %r1254, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1265, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1253, %r1867, -2004318072;
	// begin inline asm
	lop3.b32 %r1251, %r1054, %r1253, %r1254, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1255, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1256, %r1254, %r1255;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1259, %r1251, %r1256;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1262, %r1065, %r1253, %r1265, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1266, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1267, %r1265, %r1266;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1270, %r1262, %r1267;
	// end inline asm
	shr.u32 	%r1275, %r1253, 8;
	// begin inline asm
	lop3.b32 %r1273, %r1054, %r1275, %r1254, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1277, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1278, %r1254, %r1277;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1281, %r1273, %r1278;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1284, %r1065, %r1275, %r1265, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1288, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1289, %r1265, %r1288;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1292, %r1284, %r1289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r249, %r1259, %r1227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1315, %r249, %r1270, %r1233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1327, %r249, %r1281, %r1239;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1324, %r249, %r1292, %r1245;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1311, %r273;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1313, %r1311, %r1315;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r270, %r1318, %r1313;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1320, %r273;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1322, %r1320, %r1324;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1325, %r270, %r1327, %r1322;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1329, %r273, %r1318;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1332, %r270, %r1315, %r1329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1336, %r273, %r1327;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1339, %r270, %r1324, %r1336;
	// end inline asm
	mov.u32 	%r1351, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1343, %r1344}, {%r326, %r332, %r329, %r335}, {%r1316, %r1332}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1353, %r1354}, {%r326, %r332, %r329, %r335}, {%r1325, %r1339}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1363, %r1364}, {%r368, %r374, %r371, %r377}, {%r1343, %r1344}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1373, %r1374}, {%r368, %r374, %r371, %r377}, {%r1353, %r1354}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r77, %r1363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1386, %r77, %r1364;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r77, %r1373;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1392, %r77, %r1374;
	// end inline asm
	mov.u16 	%rs76, -14592;
	// begin inline asm
	mov.b32 %r1395, {%rs76, %rs76};
	// end inline asm
	mov.u16 	%rs78, 18176;
	// begin inline asm
	mov.b32 %r1396, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1397, %r1383, %r1395;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1400, %r1397, %r1396;
	// end inline asm
	// begin inline asm
	mov.b32 %r1403, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1404, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1405, %r1386, %r1403;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1408, %r1405, %r1404;
	// end inline asm
	// begin inline asm
	mov.b32 %r1411, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1412, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1413, %r1389, %r1411;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1416, %r1413, %r1412;
	// end inline asm
	// begin inline asm
	mov.b32 %r1419, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1420, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1421, %r1392, %r1419;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1424, %r1421, %r1420;
	// end inline asm
	// begin inline asm
	mov.b32 %r1430, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1428, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1429, %r1430, %r1428;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1432, %r1400, %r1429;
	// end inline asm
	// begin inline asm
	mov.b32 %r1435, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1436, %r1430, %r1435;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1439, %r1408, %r1436;
	// end inline asm
	// begin inline asm
	mov.b32 %r1442, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1443, %r1430, %r1442;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1446, %r1416, %r1443;
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1450, %r1430, %r1449;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1453, %r1424, %r1450;
	// end inline asm
	mov.u32 	%r1459, 25152;
	// begin inline asm
	prmt.b32 %r1456, %r1432, %r1446, %r1459;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1460, %r1439, %r1453, %r1459;
	// end inline asm
	shl.b32 	%r1467, %r1460, 4;
	mov.u32 	%r1465, 252645135;
	// begin inline asm
	lop3.b32 %r1464, %r1465, %r1456, %r1467, 202;
	// end inline asm
	xor.b32  	%r1468, %r1464, -2004318072;
	add.s64 	%rd240, %rd70, %rd437;
	st.shared.u32 	[%rd240], %r1468;
	add.s64 	%rd437, %rd437, 644;
	cvt.u32.u64 	%r1469, %rd437;
	setp.eq.s32 	%p213, %r1469, 41216;
	mov.u32 	%r1870, %r1866;
	mov.u32 	%r1871, %r1867;
	@%p213 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit20222
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r1475, [%rd38];
	ld.shared.u32 	%r1476, [%rd39+128];
	ld.shared.u32 	%r1483, [%rd39+4];
	ld.shared.u32 	%r1484, [%rd39+132];
	ld.shared.u32 	%r1491, [%rd40];
	ld.shared.u32 	%r1492, [%rd41+128];
	ld.shared.u32 	%r1499, [%rd41+4];
	ld.shared.u32 	%r1500, [%rd41+132];
	ld.shared.u32 	%r1507, [%rd42];
	ld.shared.u32 	%r1508, [%rd43+128];
	ld.shared.u32 	%r1515, [%rd43+4];
	ld.shared.u32 	%r1516, [%rd43+132];
	ld.shared.u32 	%r1523, [%rd44];
	ld.shared.u32 	%r1524, [%rd45+128];
	ld.shared.u32 	%r1531, [%rd45+4];
	ld.shared.u32 	%r1532, [%rd45+132];
	ld.shared.u32 	%r1539, [%rd46];
	ld.shared.u32 	%r1540, [%rd47+128];
	ld.shared.u32 	%r1547, [%rd47+4];
	ld.shared.u32 	%r1548, [%rd47+132];
	ld.shared.u32 	%r1555, [%rd48];
	ld.shared.u32 	%r1556, [%rd49+128];
	ld.shared.u32 	%r1563, [%rd49+4];
	ld.shared.u32 	%r1564, [%rd49+132];
	ld.shared.u32 	%r1571, [%rd50];
	ld.shared.u32 	%r1572, [%rd51+128];
	ld.shared.u32 	%r1579, [%rd51+4];
	ld.shared.u32 	%r1580, [%rd51+132];
	ld.shared.u32 	%r1587, [%rd52];
	ld.shared.u32 	%r1588, [%rd53+128];
	ld.shared.u32 	%r1595, [%rd53+4];
	ld.shared.u32 	%r1596, [%rd53+132];
	ld.shared.u32 	%r1603, [%rd54];
	ld.shared.u32 	%r1604, [%rd55+128];
	ld.shared.u32 	%r1611, [%rd55+4];
	ld.shared.u32 	%r1612, [%rd55+132];
	ld.shared.u32 	%r1619, [%rd56];
	ld.shared.u32 	%r1620, [%rd57+128];
	ld.shared.u32 	%r1627, [%rd57+4];
	ld.shared.u32 	%r1628, [%rd57+132];
	ld.shared.u32 	%r1635, [%rd58];
	ld.shared.u32 	%r1636, [%rd59+128];
	ld.shared.u32 	%r1643, [%rd59+4];
	ld.shared.u32 	%r1644, [%rd59+132];
	ld.shared.u32 	%r1651, [%rd60];
	ld.shared.u32 	%r1652, [%rd61+128];
	ld.shared.u32 	%r1659, [%rd61+4];
	ld.shared.u32 	%r1660, [%rd61+132];
	ld.shared.u32 	%r1667, [%rd62];
	ld.shared.u32 	%r1668, [%rd63+128];
	ld.shared.u32 	%r1675, [%rd63+4];
	ld.shared.u32 	%r1676, [%rd63+132];
	ld.shared.u32 	%r1683, [%rd64];
	ld.shared.u32 	%r1684, [%rd65+128];
	ld.shared.u32 	%r1691, [%rd65+4];
	ld.shared.u32 	%r1692, [%rd65+132];
	ld.shared.u32 	%r1699, [%rd66];
	ld.shared.u32 	%r1700, [%rd67+128];
	ld.shared.u32 	%r1707, [%rd67+4];
	ld.shared.u32 	%r1708, [%rd67+132];
	ld.shared.u32 	%r1715, [%rd68];
	ld.shared.u32 	%r1716, [%rd69+128];
	ld.shared.u32 	%r1723, [%rd69+4];
	ld.shared.u32 	%r1724, [%rd69+132];
	// begin inline asm
	prmt.b32 %r1470, %r1475, %r1476, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1474, %r1475, %r1476, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1478, %r1483, %r1484, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1482, %r1483, %r1484, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1486, %r1491, %r1492, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1490, %r1491, %r1492, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1494, %r1499, %r1500, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1498, %r1499, %r1500, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1502, %r1507, %r1508, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1506, %r1507, %r1508, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1510, %r1515, %r1516, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1514, %r1515, %r1516, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1518, %r1523, %r1524, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1522, %r1523, %r1524, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1526, %r1531, %r1532, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1530, %r1531, %r1532, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1534, %r1539, %r1540, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1538, %r1539, %r1540, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1542, %r1547, %r1548, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1546, %r1547, %r1548, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1550, %r1555, %r1556, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1554, %r1555, %r1556, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1558, %r1563, %r1564, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1562, %r1563, %r1564, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1566, %r1571, %r1572, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1570, %r1571, %r1572, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1574, %r1579, %r1580, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1578, %r1579, %r1580, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1582, %r1587, %r1588, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1586, %r1587, %r1588, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1590, %r1595, %r1596, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1594, %r1595, %r1596, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1598, %r1603, %r1604, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1602, %r1603, %r1604, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1606, %r1611, %r1612, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1610, %r1611, %r1612, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1614, %r1619, %r1620, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1618, %r1619, %r1620, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1622, %r1627, %r1628, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1626, %r1627, %r1628, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1630, %r1635, %r1636, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1634, %r1635, %r1636, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1638, %r1643, %r1644, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1642, %r1643, %r1644, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1646, %r1651, %r1652, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1650, %r1651, %r1652, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1654, %r1659, %r1660, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1658, %r1659, %r1660, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1662, %r1667, %r1668, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1666, %r1667, %r1668, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1670, %r1675, %r1676, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1674, %r1675, %r1676, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1678, %r1683, %r1684, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1682, %r1683, %r1684, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1686, %r1691, %r1692, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1690, %r1691, %r1692, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1694, %r1699, %r1700, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1698, %r1699, %r1700, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1702, %r1707, %r1708, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1706, %r1707, %r1708, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1710, %r1715, %r1716, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1714, %r1715, %r1716, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1718, %r1723, %r1724, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1722, %r1723, %r1724, %r745;
	// end inline asm
	selp.b32 	%r1726, %r1474, %r1470, %p164;
	shfl.sync.bfly.b32	%r118, %r1726, 8, 31, -1;
	selp.b32 	%r1727, %r1482, %r1478, %p164;
	shfl.sync.bfly.b32	%r119, %r1727, 8, 31, -1;
	selp.b32 	%r1728, %r1490, %r1486, %p164;
	shfl.sync.bfly.b32	%r1729, %r1728, 8, 31, -1;
	selp.b32 	%r120, %r1486, %r1729, %p164;
	selp.b32 	%r121, %r1729, %r1490, %p164;
	selp.b32 	%r1730, %r1498, %r1494, %p164;
	shfl.sync.bfly.b32	%r1731, %r1730, 8, 31, -1;
	selp.b32 	%r122, %r1494, %r1731, %p164;
	selp.b32 	%r123, %r1731, %r1498, %p164;
	selp.b32 	%r1732, %r1506, %r1502, %p164;
	shfl.sync.bfly.b32	%r1733, %r1732, 8, 31, -1;
	selp.b32 	%r1734, %r1514, %r1510, %p164;
	shfl.sync.bfly.b32	%r1735, %r1734, 8, 31, -1;
	selp.b32 	%r1736, %r1522, %r1518, %p164;
	shfl.sync.bfly.b32	%r1737, %r1736, 8, 31, -1;
	selp.b32 	%r1738, %r1530, %r1526, %p164;
	shfl.sync.bfly.b32	%r1739, %r1738, 8, 31, -1;
	selp.b32 	%r1740, %r1538, %r1534, %p164;
	shfl.sync.bfly.b32	%r1741, %r1740, 8, 31, -1;
	selp.b32 	%r1742, %r1546, %r1542, %p164;
	shfl.sync.bfly.b32	%r1743, %r1742, 8, 31, -1;
	selp.b32 	%r1744, %r1554, %r1550, %p164;
	shfl.sync.bfly.b32	%r1745, %r1744, 8, 31, -1;
	selp.b32 	%r1746, %r1562, %r1558, %p164;
	shfl.sync.bfly.b32	%r1747, %r1746, 8, 31, -1;
	selp.b32 	%r1748, %r1570, %r1566, %p164;
	shfl.sync.bfly.b32	%r1749, %r1748, 8, 31, -1;
	selp.b32 	%r1750, %r1578, %r1574, %p164;
	shfl.sync.bfly.b32	%r1751, %r1750, 8, 31, -1;
	selp.b32 	%r1752, %r1586, %r1582, %p164;
	shfl.sync.bfly.b32	%r1753, %r1752, 8, 31, -1;
	selp.b32 	%r1754, %r1594, %r1590, %p164;
	shfl.sync.bfly.b32	%r1755, %r1754, 8, 31, -1;
	selp.b32 	%r1756, %r1602, %r1598, %p164;
	shfl.sync.bfly.b32	%r1757, %r1756, 8, 31, -1;
	selp.b32 	%r1758, %r1610, %r1606, %p164;
	shfl.sync.bfly.b32	%r1759, %r1758, 8, 31, -1;
	selp.b32 	%r1760, %r1618, %r1614, %p164;
	shfl.sync.bfly.b32	%r1761, %r1760, 8, 31, -1;
	selp.b32 	%r1762, %r1626, %r1622, %p164;
	shfl.sync.bfly.b32	%r1763, %r1762, 8, 31, -1;
	selp.b32 	%r1764, %r1634, %r1630, %p164;
	shfl.sync.bfly.b32	%r1765, %r1764, 8, 31, -1;
	selp.b32 	%r1766, %r1642, %r1638, %p164;
	shfl.sync.bfly.b32	%r1767, %r1766, 8, 31, -1;
	selp.b32 	%r1768, %r1650, %r1646, %p164;
	shfl.sync.bfly.b32	%r1769, %r1768, 8, 31, -1;
	selp.b32 	%r1770, %r1658, %r1654, %p164;
	shfl.sync.bfly.b32	%r1771, %r1770, 8, 31, -1;
	selp.b32 	%r1772, %r1666, %r1662, %p164;
	shfl.sync.bfly.b32	%r1773, %r1772, 8, 31, -1;
	selp.b32 	%r1774, %r1674, %r1670, %p164;
	shfl.sync.bfly.b32	%r1775, %r1774, 8, 31, -1;
	selp.b32 	%r1776, %r1682, %r1678, %p164;
	shfl.sync.bfly.b32	%r1777, %r1776, 8, 31, -1;
	selp.b32 	%r1778, %r1690, %r1686, %p164;
	shfl.sync.bfly.b32	%r1779, %r1778, 8, 31, -1;
	selp.b32 	%r1780, %r1698, %r1694, %p164;
	shfl.sync.bfly.b32	%r1781, %r1780, 8, 31, -1;
	selp.b32 	%r1782, %r1706, %r1702, %p164;
	shfl.sync.bfly.b32	%r1783, %r1782, 8, 31, -1;
	selp.b32 	%r1784, %r1714, %r1710, %p164;
	shfl.sync.bfly.b32	%r1785, %r1784, 8, 31, -1;
	selp.b32 	%r1786, %r1722, %r1718, %p164;
	shfl.sync.bfly.b32	%r1787, %r1786, 8, 31, -1;
	@%p214 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_69;
$L__BB0_68:                             // %pass18473
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r1788, %r119, %r1482, %p164;
	selp.b32 	%r1789, %r1478, %r119, %p164;
	selp.b32 	%r1790, %r118, %r1474, %p164;
	selp.b32 	%r1791, %r1470, %r118, %p164;
	or.b32  	%r1792, %r70, %r46;
	shl.b32 	%r1793, %r1792, 12;
	and.b32  	%r1794, %r1793, 133218304;
	or.b32  	%r1795, %r1794, %r48;
	or.b32  	%r1796, %r1795, %r66;
	cvt.u64.u32 	%rd241, %r1796;
	add.s64 	%rd242, %rd241, %rd5;
	shr.u64 	%rd243, %rd242, 37;
	add.s64 	%rd244, %rd242, %rd243;
	shr.s64 	%rd245, %rd244, 27;
	setp.lt.s64 	%p217, %rd242, 0;
	and.b64  	%rd246, %rd244, -134217728;
	setp.ne.s64 	%p218, %rd246, %rd242;
	and.pred  	%p219, %p217, %p218;
	selp.u64 	%rd247, 1, 0, %p219;
	sub.s64 	%rd248, %rd247, %rd245;
	shl.b64 	%rd249, %rd248, 27;
	add.s64 	%rd250, %rd249, %rd242;
	shl.b64 	%rd251, %rd250, 2;
	add.s64 	%rd252, %rd3, %rd251;
	st.global.v4.u32 	[%rd252], {%r1791, %r1789, %r1790, %r1788};
$L__BB0_69:                             // %pass18574
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r99, %r51, %r70;
	selp.b32 	%r128, %r1518, %r1737, %p164;
	selp.b32 	%r129, %r1737, %r1522, %p164;
	selp.b32 	%r130, %r1526, %r1739, %p164;
	selp.b32 	%r131, %r1739, %r1530, %p164;
	shl.b32 	%r1797, %r99, 12;
	and.b32  	%r1798, %r1797, 133283840;
	or.b32  	%r1799, %r1798, %r48;
	or.b32  	%r1800, %r1799, %r66;
	cvt.u64.u32 	%rd253, %r1800;
	add.s64 	%rd254, %rd253, %rd5;
	shr.u64 	%rd255, %rd254, 37;
	add.s64 	%rd256, %rd254, %rd255;
	shr.s64 	%rd257, %rd256, 27;
	setp.lt.s64 	%p221, %rd254, 0;
	and.b64  	%rd258, %rd256, -134217728;
	setp.ne.s64 	%p222, %rd258, %rd254;
	and.pred  	%p223, %p221, %p222;
	selp.u64 	%rd259, 1, 0, %p223;
	sub.s64 	%rd260, %rd259, %rd257;
	shl.b64 	%rd261, %rd260, 27;
	add.s64 	%rd262, %rd261, %rd254;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd264, %rd3, %rd263;
	st.global.v4.u32 	[%rd264], {%r120, %r122, %r121, %r123};
	@%p220 bra 	$L__BB0_71;
// %bb.70:                              // %pass18675
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r100, %r52, %r70;
	selp.b32 	%r124, %r1502, %r1733, %p164;
	selp.b32 	%r125, %r1733, %r1506, %p164;
	selp.b32 	%r126, %r1510, %r1735, %p164;
	selp.b32 	%r127, %r1735, %r1514, %p164;
	shl.b32 	%r1801, %r100, 12;
	and.b32  	%r1802, %r1801, 133349376;
	or.b32  	%r1803, %r1802, %r48;
	or.b32  	%r1804, %r1803, %r66;
	cvt.u64.u32 	%rd265, %r1804;
	add.s64 	%rd266, %rd265, %rd5;
	shr.u64 	%rd267, %rd266, 37;
	add.s64 	%rd268, %rd266, %rd267;
	shr.s64 	%rd269, %rd268, 27;
	setp.lt.s64 	%p224, %rd266, 0;
	and.b64  	%rd270, %rd268, -134217728;
	setp.ne.s64 	%p225, %rd270, %rd266;
	and.pred  	%p226, %p224, %p225;
	selp.u64 	%rd271, 1, 0, %p226;
	sub.s64 	%rd272, %rd271, %rd269;
	shl.b64 	%rd273, %rd272, 27;
	add.s64 	%rd274, %rd273, %rd266;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd3, %rd275;
	st.global.v4.u32 	[%rd276], {%r124, %r126, %r125, %r127};
$L__BB0_71:                             // %pass18776
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r101, %r53, %r70;
	selp.b32 	%r136, %r1550, %r1745, %p164;
	selp.b32 	%r137, %r1745, %r1554, %p164;
	selp.b32 	%r138, %r1558, %r1747, %p164;
	selp.b32 	%r139, %r1747, %r1562, %p164;
	shl.b32 	%r1805, %r101, 12;
	and.b32  	%r1806, %r1805, 133414912;
	or.b32  	%r1807, %r1806, %r48;
	or.b32  	%r1808, %r1807, %r66;
	cvt.u64.u32 	%rd277, %r1808;
	add.s64 	%rd278, %rd277, %rd5;
	shr.u64 	%rd279, %rd278, 37;
	add.s64 	%rd280, %rd278, %rd279;
	shr.s64 	%rd281, %rd280, 27;
	setp.lt.s64 	%p228, %rd278, 0;
	and.b64  	%rd282, %rd280, -134217728;
	setp.ne.s64 	%p229, %rd282, %rd278;
	and.pred  	%p230, %p228, %p229;
	selp.u64 	%rd283, 1, 0, %p230;
	sub.s64 	%rd284, %rd283, %rd281;
	shl.b64 	%rd285, %rd284, 27;
	add.s64 	%rd286, %rd285, %rd278;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd288, %rd3, %rd287;
	st.global.v4.u32 	[%rd288], {%r128, %r130, %r129, %r131};
	@%p220 bra 	$L__BB0_73;
// %bb.72:                              // %pass18877
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r102, %r54, %r70;
	selp.b32 	%r132, %r1534, %r1741, %p164;
	selp.b32 	%r133, %r1741, %r1538, %p164;
	selp.b32 	%r134, %r1542, %r1743, %p164;
	selp.b32 	%r135, %r1743, %r1546, %p164;
	shl.b32 	%r1809, %r102, 12;
	and.b32  	%r1810, %r1809, 133480448;
	or.b32  	%r1811, %r1810, %r48;
	or.b32  	%r1812, %r1811, %r66;
	cvt.u64.u32 	%rd289, %r1812;
	add.s64 	%rd290, %rd289, %rd5;
	shr.u64 	%rd291, %rd290, 37;
	add.s64 	%rd292, %rd290, %rd291;
	shr.s64 	%rd293, %rd292, 27;
	setp.lt.s64 	%p231, %rd290, 0;
	and.b64  	%rd294, %rd292, -134217728;
	setp.ne.s64 	%p232, %rd294, %rd290;
	and.pred  	%p233, %p231, %p232;
	selp.u64 	%rd295, 1, 0, %p233;
	sub.s64 	%rd296, %rd295, %rd293;
	shl.b64 	%rd297, %rd296, 27;
	add.s64 	%rd298, %rd297, %rd290;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd3, %rd299;
	st.global.v4.u32 	[%rd300], {%r132, %r134, %r133, %r135};
$L__BB0_73:                             // %pass18978
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r103, %r55, %r70;
	selp.b32 	%r144, %r1582, %r1753, %p164;
	selp.b32 	%r145, %r1753, %r1586, %p164;
	selp.b32 	%r146, %r1590, %r1755, %p164;
	selp.b32 	%r147, %r1755, %r1594, %p164;
	shl.b32 	%r1813, %r103, 12;
	and.b32  	%r1814, %r1813, 133545984;
	or.b32  	%r1815, %r1814, %r48;
	or.b32  	%r1816, %r1815, %r66;
	cvt.u64.u32 	%rd301, %r1816;
	add.s64 	%rd302, %rd301, %rd5;
	shr.u64 	%rd303, %rd302, 37;
	add.s64 	%rd304, %rd302, %rd303;
	shr.s64 	%rd305, %rd304, 27;
	setp.lt.s64 	%p235, %rd302, 0;
	and.b64  	%rd306, %rd304, -134217728;
	setp.ne.s64 	%p236, %rd306, %rd302;
	and.pred  	%p237, %p235, %p236;
	selp.u64 	%rd307, 1, 0, %p237;
	sub.s64 	%rd308, %rd307, %rd305;
	shl.b64 	%rd309, %rd308, 27;
	add.s64 	%rd310, %rd309, %rd302;
	shl.b64 	%rd311, %rd310, 2;
	add.s64 	%rd312, %rd3, %rd311;
	st.global.v4.u32 	[%rd312], {%r136, %r138, %r137, %r139};
	@%p220 bra 	$L__BB0_75;
// %bb.74:                              // %pass19079
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r104, %r56, %r70;
	selp.b32 	%r140, %r1566, %r1749, %p164;
	selp.b32 	%r141, %r1749, %r1570, %p164;
	selp.b32 	%r142, %r1574, %r1751, %p164;
	selp.b32 	%r143, %r1751, %r1578, %p164;
	shl.b32 	%r1817, %r104, 12;
	and.b32  	%r1818, %r1817, 133611520;
	or.b32  	%r1819, %r1818, %r48;
	or.b32  	%r1820, %r1819, %r66;
	cvt.u64.u32 	%rd313, %r1820;
	add.s64 	%rd314, %rd313, %rd5;
	shr.u64 	%rd315, %rd314, 37;
	add.s64 	%rd316, %rd314, %rd315;
	shr.s64 	%rd317, %rd316, 27;
	setp.lt.s64 	%p238, %rd314, 0;
	and.b64  	%rd318, %rd316, -134217728;
	setp.ne.s64 	%p239, %rd318, %rd314;
	and.pred  	%p240, %p238, %p239;
	selp.u64 	%rd319, 1, 0, %p240;
	sub.s64 	%rd320, %rd319, %rd317;
	shl.b64 	%rd321, %rd320, 27;
	add.s64 	%rd322, %rd321, %rd314;
	shl.b64 	%rd323, %rd322, 2;
	add.s64 	%rd324, %rd3, %rd323;
	st.global.v4.u32 	[%rd324], {%r140, %r142, %r141, %r143};
$L__BB0_75:                             // %pass19180
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r105, %r57, %r70;
	selp.b32 	%r152, %r1614, %r1761, %p164;
	selp.b32 	%r153, %r1761, %r1618, %p164;
	selp.b32 	%r154, %r1622, %r1763, %p164;
	selp.b32 	%r155, %r1763, %r1626, %p164;
	shl.b32 	%r1821, %r105, 12;
	and.b32  	%r1822, %r1821, 133677056;
	or.b32  	%r1823, %r1822, %r48;
	or.b32  	%r1824, %r1823, %r66;
	cvt.u64.u32 	%rd325, %r1824;
	add.s64 	%rd326, %rd325, %rd5;
	shr.u64 	%rd327, %rd326, 37;
	add.s64 	%rd328, %rd326, %rd327;
	shr.s64 	%rd329, %rd328, 27;
	setp.lt.s64 	%p242, %rd326, 0;
	and.b64  	%rd330, %rd328, -134217728;
	setp.ne.s64 	%p243, %rd330, %rd326;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd331, 1, 0, %p244;
	sub.s64 	%rd332, %rd331, %rd329;
	shl.b64 	%rd333, %rd332, 27;
	add.s64 	%rd334, %rd333, %rd326;
	shl.b64 	%rd335, %rd334, 2;
	add.s64 	%rd336, %rd3, %rd335;
	st.global.v4.u32 	[%rd336], {%r144, %r146, %r145, %r147};
	@%p220 bra 	$L__BB0_77;
// %bb.76:                              // %pass19281
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r106, %r58, %r70;
	selp.b32 	%r148, %r1598, %r1757, %p164;
	selp.b32 	%r149, %r1757, %r1602, %p164;
	selp.b32 	%r150, %r1606, %r1759, %p164;
	selp.b32 	%r151, %r1759, %r1610, %p164;
	shl.b32 	%r1825, %r106, 12;
	and.b32  	%r1826, %r1825, 133742592;
	or.b32  	%r1827, %r1826, %r48;
	or.b32  	%r1828, %r1827, %r66;
	cvt.u64.u32 	%rd337, %r1828;
	add.s64 	%rd338, %rd337, %rd5;
	shr.u64 	%rd339, %rd338, 37;
	add.s64 	%rd340, %rd338, %rd339;
	shr.s64 	%rd341, %rd340, 27;
	setp.lt.s64 	%p245, %rd338, 0;
	and.b64  	%rd342, %rd340, -134217728;
	setp.ne.s64 	%p246, %rd342, %rd338;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd343, 1, 0, %p247;
	sub.s64 	%rd344, %rd343, %rd341;
	shl.b64 	%rd345, %rd344, 27;
	add.s64 	%rd346, %rd345, %rd338;
	shl.b64 	%rd347, %rd346, 2;
	add.s64 	%rd348, %rd3, %rd347;
	st.global.v4.u32 	[%rd348], {%r148, %r150, %r149, %r151};
$L__BB0_77:                             // %pass19382
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r107, %r59, %r70;
	selp.b32 	%r160, %r1646, %r1769, %p164;
	selp.b32 	%r161, %r1769, %r1650, %p164;
	selp.b32 	%r162, %r1654, %r1771, %p164;
	selp.b32 	%r163, %r1771, %r1658, %p164;
	shl.b32 	%r1829, %r107, 12;
	and.b32  	%r1830, %r1829, 133808128;
	or.b32  	%r1831, %r1830, %r48;
	or.b32  	%r1832, %r1831, %r66;
	cvt.u64.u32 	%rd349, %r1832;
	add.s64 	%rd350, %rd349, %rd5;
	shr.u64 	%rd351, %rd350, 37;
	add.s64 	%rd352, %rd350, %rd351;
	shr.s64 	%rd353, %rd352, 27;
	setp.lt.s64 	%p249, %rd350, 0;
	and.b64  	%rd354, %rd352, -134217728;
	setp.ne.s64 	%p250, %rd354, %rd350;
	and.pred  	%p251, %p249, %p250;
	selp.u64 	%rd355, 1, 0, %p251;
	sub.s64 	%rd356, %rd355, %rd353;
	shl.b64 	%rd357, %rd356, 27;
	add.s64 	%rd358, %rd357, %rd350;
	shl.b64 	%rd359, %rd358, 2;
	add.s64 	%rd360, %rd3, %rd359;
	st.global.v4.u32 	[%rd360], {%r152, %r154, %r153, %r155};
	@%p220 bra 	$L__BB0_79;
// %bb.78:                              // %pass19483
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r108, %r60, %r70;
	selp.b32 	%r156, %r1630, %r1765, %p164;
	selp.b32 	%r157, %r1765, %r1634, %p164;
	selp.b32 	%r158, %r1638, %r1767, %p164;
	selp.b32 	%r159, %r1767, %r1642, %p164;
	shl.b32 	%r1833, %r108, 12;
	and.b32  	%r1834, %r1833, 133873664;
	or.b32  	%r1835, %r1834, %r48;
	or.b32  	%r1836, %r1835, %r66;
	cvt.u64.u32 	%rd361, %r1836;
	add.s64 	%rd362, %rd361, %rd5;
	shr.u64 	%rd363, %rd362, 37;
	add.s64 	%rd364, %rd362, %rd363;
	shr.s64 	%rd365, %rd364, 27;
	setp.lt.s64 	%p252, %rd362, 0;
	and.b64  	%rd366, %rd364, -134217728;
	setp.ne.s64 	%p253, %rd366, %rd362;
	and.pred  	%p254, %p252, %p253;
	selp.u64 	%rd367, 1, 0, %p254;
	sub.s64 	%rd368, %rd367, %rd365;
	shl.b64 	%rd369, %rd368, 27;
	add.s64 	%rd370, %rd369, %rd362;
	shl.b64 	%rd371, %rd370, 2;
	add.s64 	%rd372, %rd3, %rd371;
	st.global.v4.u32 	[%rd372], {%r156, %r158, %r157, %r159};
$L__BB0_79:                             // %pass19584
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r109, %r61, %r70;
	selp.b32 	%r168, %r1678, %r1777, %p164;
	selp.b32 	%r169, %r1777, %r1682, %p164;
	selp.b32 	%r170, %r1686, %r1779, %p164;
	selp.b32 	%r171, %r1779, %r1690, %p164;
	shl.b32 	%r1837, %r109, 12;
	and.b32  	%r1838, %r1837, 133939200;
	or.b32  	%r1839, %r1838, %r48;
	or.b32  	%r1840, %r1839, %r66;
	cvt.u64.u32 	%rd373, %r1840;
	add.s64 	%rd374, %rd373, %rd5;
	shr.u64 	%rd375, %rd374, 37;
	add.s64 	%rd376, %rd374, %rd375;
	shr.s64 	%rd377, %rd376, 27;
	setp.lt.s64 	%p256, %rd374, 0;
	and.b64  	%rd378, %rd376, -134217728;
	setp.ne.s64 	%p257, %rd378, %rd374;
	and.pred  	%p258, %p256, %p257;
	selp.u64 	%rd379, 1, 0, %p258;
	sub.s64 	%rd380, %rd379, %rd377;
	shl.b64 	%rd381, %rd380, 27;
	add.s64 	%rd382, %rd381, %rd374;
	shl.b64 	%rd383, %rd382, 2;
	add.s64 	%rd384, %rd3, %rd383;
	st.global.v4.u32 	[%rd384], {%r160, %r162, %r161, %r163};
	@%p220 bra 	$L__BB0_81;
// %bb.80:                              // %pass19685
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r110, %r62, %r70;
	selp.b32 	%r164, %r1662, %r1773, %p164;
	selp.b32 	%r165, %r1773, %r1666, %p164;
	selp.b32 	%r166, %r1670, %r1775, %p164;
	selp.b32 	%r167, %r1775, %r1674, %p164;
	shl.b32 	%r1841, %r110, 12;
	and.b32  	%r1842, %r1841, 134004736;
	or.b32  	%r1843, %r1842, %r48;
	or.b32  	%r1844, %r1843, %r66;
	cvt.u64.u32 	%rd385, %r1844;
	add.s64 	%rd386, %rd385, %rd5;
	shr.u64 	%rd387, %rd386, 37;
	add.s64 	%rd388, %rd386, %rd387;
	shr.s64 	%rd389, %rd388, 27;
	setp.lt.s64 	%p259, %rd386, 0;
	and.b64  	%rd390, %rd388, -134217728;
	setp.ne.s64 	%p260, %rd390, %rd386;
	and.pred  	%p261, %p259, %p260;
	selp.u64 	%rd391, 1, 0, %p261;
	sub.s64 	%rd392, %rd391, %rd389;
	shl.b64 	%rd393, %rd392, 27;
	add.s64 	%rd394, %rd393, %rd386;
	shl.b64 	%rd395, %rd394, 2;
	add.s64 	%rd396, %rd3, %rd395;
	st.global.v4.u32 	[%rd396], {%r164, %r166, %r165, %r167};
$L__BB0_81:                             // %pass19786
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r111, %r63, %r70;
	selp.b32 	%r176, %r1710, %r1785, %p164;
	selp.b32 	%r177, %r1785, %r1714, %p164;
	selp.b32 	%r178, %r1718, %r1787, %p164;
	selp.b32 	%r179, %r1787, %r1722, %p164;
	shl.b32 	%r1845, %r111, 12;
	and.b32  	%r1846, %r1845, 134070272;
	or.b32  	%r1847, %r1846, %r48;
	or.b32  	%r1848, %r1847, %r66;
	cvt.u64.u32 	%rd397, %r1848;
	add.s64 	%rd398, %rd397, %rd5;
	shr.u64 	%rd399, %rd398, 37;
	add.s64 	%rd400, %rd398, %rd399;
	shr.s64 	%rd401, %rd400, 27;
	setp.lt.s64 	%p263, %rd398, 0;
	and.b64  	%rd402, %rd400, -134217728;
	setp.ne.s64 	%p264, %rd402, %rd398;
	and.pred  	%p265, %p263, %p264;
	selp.u64 	%rd403, 1, 0, %p265;
	sub.s64 	%rd404, %rd403, %rd401;
	shl.b64 	%rd405, %rd404, 27;
	add.s64 	%rd406, %rd405, %rd398;
	shl.b64 	%rd407, %rd406, 2;
	add.s64 	%rd408, %rd3, %rd407;
	st.global.v4.u32 	[%rd408], {%r168, %r170, %r169, %r171};
	@%p220 bra 	$L__BB0_83;
// %bb.82:                              // %pass19887
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r112, %r64, %r70;
	selp.b32 	%r172, %r1694, %r1781, %p164;
	selp.b32 	%r173, %r1781, %r1698, %p164;
	selp.b32 	%r174, %r1702, %r1783, %p164;
	selp.b32 	%r175, %r1783, %r1706, %p164;
	shl.b32 	%r1849, %r112, 12;
	and.b32  	%r1850, %r1849, 134135808;
	or.b32  	%r1851, %r1850, %r48;
	or.b32  	%r1852, %r1851, %r66;
	cvt.u64.u32 	%rd409, %r1852;
	add.s64 	%rd410, %rd409, %rd5;
	shr.u64 	%rd411, %rd410, 37;
	add.s64 	%rd412, %rd410, %rd411;
	shr.s64 	%rd413, %rd412, 27;
	setp.lt.s64 	%p266, %rd410, 0;
	and.b64  	%rd414, %rd412, -134217728;
	setp.ne.s64 	%p267, %rd414, %rd410;
	and.pred  	%p268, %p266, %p267;
	selp.u64 	%rd415, 1, 0, %p268;
	sub.s64 	%rd416, %rd415, %rd413;
	shl.b64 	%rd417, %rd416, 27;
	add.s64 	%rd418, %rd417, %rd410;
	shl.b64 	%rd419, %rd418, 2;
	add.s64 	%rd420, %rd3, %rd419;
	st.global.v4.u32 	[%rd420], {%r172, %r174, %r173, %r175};
	bra.uni 	$L__BB0_83;
$L__BB0_84:                             // %L42869
	st.global.u32 	[%rd4], %r1861;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r1860, 2;
	st.global.u32 	[%rd4], %r1860;
	mov.u64 	%rd435, exception4090;
	cvta.global.u64 	%rd436, %rd435;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd436;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r180;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1859, 3;
	st.global.u32 	[%rd4], %r1859;
	mov.u64 	%rd433, exception4090;
	cvta.global.u64 	%rd434, %rd433;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd434;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r180;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd79, exception14105;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd80;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r180;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
