// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
        vlTOPp->traceInitSub4(userp, tracep);
        vlTOPp->traceInitSub5(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+13240,"clock", false,-1);
        tracep->declBit(c+13241,"reset_ni", false,-1);
        tracep->declBus(c+13242,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+13243,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+13244,"uart_rx", false,-1);
        tracep->declBit(c+13245,"uart_tx", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator DirectDmiTap", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator clock", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator reset_ni", false,-1);
        tracep->declBus(c+13242,"Azadi_top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+13243,"Azadi_top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+13244,"Azadi_top_verilator uart_rx", false,-1);
        tracep->declBit(c+13245,"Azadi_top_verilator uart_tx", false,-1);
        tracep->declBus(c+13652,"Azadi_top_verilator JTAG_IDCODE", false,-1, 31,0);
        tracep->declBit(c+819,"Azadi_top_verilator cio_jtag_tck", false,-1);
        tracep->declBit(c+820,"Azadi_top_verilator cio_jtag_tdi", false,-1);
        tracep->declBit(c+3214,"Azadi_top_verilator cio_jtag_tdo", false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator cio_jtag_tms", false,-1);
        tracep->declBit(c+822,"Azadi_top_verilator cio_jtag_trst_n", false,-1);
        tracep->declBit(c+823,"Azadi_top_verilator cio_jtag_srst_n", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator i2c0_scl_in", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator i2c0_scl_out", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator i2c0_sda_in", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator i2c0_sda_out", false,-1);
        tracep->declBus(c+13652,"Azadi_top_verilator top_verilator JTAG_ID", false,-1, 31,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator DirectDmiTap", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator clock", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator reset_ni", false,-1);
        tracep->declBit(c+13656,"Azadi_top_verilator top_verilator uart_rx_i", false,-1);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+819,"Azadi_top_verilator top_verilator jtag_tck_i", false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator jtag_tms_i", false,-1);
        tracep->declBit(c+822,"Azadi_top_verilator top_verilator jtag_trst_ni", false,-1);
        tracep->declBit(c+820,"Azadi_top_verilator top_verilator jtag_tdi_i", false,-1);
        tracep->declBit(c+3214,"Azadi_top_verilator top_verilator jtag_tdo_o", false,-1);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator uart_tx", false,-1);
        tracep->declBit(c+13244,"Azadi_top_verilator top_verilator uart_rx", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator i2c0_scl_in", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0_scl_out", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator i2c0_sda_in", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0_sda_out", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator RESET", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator system_rst_ni", false,-1);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator gpio_in", false,-1, 19,0);
        tracep->declBus(c+7448,"Azadi_top_verilator top_verilator gpio_out", false,-1, 19,0);
        tracep->declBit(c+13248,"Azadi_top_verilator top_verilator i2c0_scl_en", false,-1);
        tracep->declBit(c+10633,"Azadi_top_verilator top_verilator i2c0_sda_en", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator ifu_to_xbar a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator ifu_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator ifu_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator ifu_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator ifu_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator ifu_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator ifu_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator ifu_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator ifu_to_xbar d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator xbar_to_ifu d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator xbar_to_ifu d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator xbar_to_ifu d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator xbar_to_ifu d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator xbar_to_ifu d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator xbar_to_ifu d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator xbar_to_ifu d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator xbar_to_ifu d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator xbar_to_ifu a_ready", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator xbar_to_iccm a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator xbar_to_iccm a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator xbar_to_iccm a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator xbar_to_iccm a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator xbar_to_iccm a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator xbar_to_iccm a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator xbar_to_iccm a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator xbar_to_iccm a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator xbar_to_iccm d_ready", false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator iccm_to_xbar d_valid", false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator iccm_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator iccm_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator iccm_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator iccm_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator iccm_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator iccm_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+7922,"Azadi_top_verilator top_verilator iccm_to_xbar d_error", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator iccm_to_xbar a_ready", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator lsu_to_xbar a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator lsu_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator lsu_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator lsu_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator lsu_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator lsu_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator lsu_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator lsu_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator lsu_to_xbar d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator xbar_to_lsu d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator xbar_to_lsu d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator xbar_to_lsu d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator xbar_to_lsu d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator xbar_to_lsu d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator xbar_to_lsu d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator xbar_to_lsu d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator xbar_to_lsu d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator xbar_to_lsu a_ready", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator xbar_to_dccm a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator xbar_to_dccm a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator xbar_to_dccm a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator xbar_to_dccm a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator xbar_to_dccm a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator xbar_to_dccm a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator xbar_to_dccm a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator xbar_to_dccm a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator xbar_to_dccm d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator dccm_to_xbar d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator dccm_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator dccm_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator dccm_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator dccm_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator dccm_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator dccm_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator dccm_to_xbar d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator dccm_to_xbar a_ready", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator xbarm_to_xbarp d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator xbarp_to_xbarm a_ready", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator xbarp_to_gpio a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator xbarp_to_gpio a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator xbarp_to_gpio a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator xbarp_to_gpio a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator xbarp_to_gpio a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator xbarp_to_gpio a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator xbarp_to_gpio a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator xbarp_to_gpio a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator xbarp_to_gpio d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator gpio_to_xbarp d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator gpio_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator gpio_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator gpio_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator gpio_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator gpio_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator gpio_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator gpio_to_xbarp d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator gpio_to_xbarp a_ready", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator dm_to_xbar a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator dm_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator dm_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator dm_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator dm_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator dm_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator dm_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator dm_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator dm_to_xbar d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator xbar_to_dm d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator xbar_to_dm d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator xbar_to_dm d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator xbar_to_dm d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator xbar_to_dm d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator xbar_to_dm d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator xbar_to_dm d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator xbar_to_dm d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator xbar_to_dm a_ready", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator dbgrom_to_xbar d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator xbar_to_dbgrom a_ready", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator plic_req a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator plic_req a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator plic_req a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator plic_req a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator plic_req a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator plic_req a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator plic_req a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator plic_req a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator plic_req d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator plic_resp d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator plic_resp d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator plic_resp d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator plic_resp d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator plic_resp d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator plic_resp d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator plic_resp d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator plic_resp d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator plic_resp a_ready", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator xbarp_to_uart a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator xbarp_to_uart a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator xbarp_to_uart a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator xbarp_to_uart a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator xbarp_to_uart a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator xbarp_to_uart a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator xbarp_to_uart a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator xbarp_to_uart a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator xbarp_to_uart d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator uart_to_xbarp d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator uart_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator uart_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator uart_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator uart_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator uart_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator uart_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator uart_to_xbarp d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator uart_to_xbarp a_ready", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator xbarp_to_i2c a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator xbarp_to_i2c a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator xbarp_to_i2c a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator xbarp_to_i2c a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator xbarp_to_i2c a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator xbarp_to_i2c a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator xbarp_to_i2c a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator xbarp_to_i2c a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator xbarp_to_i2c d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator i2c_to_xbarp d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator i2c_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator i2c_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator i2c_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator i2c_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator i2c_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator i2c_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator i2c_to_xbarp d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator i2c_to_xbarp a_ready", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator xbar_to_timer a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator xbar_to_timer a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator xbar_to_timer a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator xbar_to_timer a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator xbar_to_timer a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator xbar_to_timer a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator xbar_to_timer a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator xbar_to_timer a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator xbar_to_timer d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator timer_to_xbar d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator timer_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator timer_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator timer_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator timer_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator timer_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator timer_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator timer_to_xbar d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator timer_to_xbar a_ready", false,-1);
        tracep->declBit(c+13657,"Azadi_top_verilator top_verilator xbar_to_pwm a_valid", false,-1);
        tracep->declBus(c+13658,"Azadi_top_verilator top_verilator xbar_to_pwm a_opcode", false,-1, 2,0);
        tracep->declBus(c+13659,"Azadi_top_verilator top_verilator xbar_to_pwm a_param", false,-1, 2,0);
        tracep->declBus(c+13660,"Azadi_top_verilator top_verilator xbar_to_pwm a_size", false,-1, 1,0);
        tracep->declBus(c+13661,"Azadi_top_verilator top_verilator xbar_to_pwm a_source", false,-1, 7,0);
        tracep->declBus(c+13662,"Azadi_top_verilator top_verilator xbar_to_pwm a_address", false,-1, 31,0);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator xbar_to_pwm a_mask", false,-1, 3,0);
        tracep->declBus(c+13664,"Azadi_top_verilator top_verilator xbar_to_pwm a_data", false,-1, 31,0);
        tracep->declBit(c+13665,"Azadi_top_verilator top_verilator xbar_to_pwm d_ready", false,-1);
        tracep->declBit(c+13666,"Azadi_top_verilator top_verilator pwm_to_xbar d_valid", false,-1);
        tracep->declBus(c+13667,"Azadi_top_verilator top_verilator pwm_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+13668,"Azadi_top_verilator top_verilator pwm_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+13669,"Azadi_top_verilator top_verilator pwm_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+13670,"Azadi_top_verilator top_verilator pwm_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+13671,"Azadi_top_verilator top_verilator pwm_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+13672,"Azadi_top_verilator top_verilator pwm_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+13673,"Azadi_top_verilator top_verilator pwm_to_xbar d_error", false,-1);
        tracep->declBit(c+13674,"Azadi_top_verilator top_verilator pwm_to_xbar a_ready", false,-1);
        tracep->declBit(c+13675,"Azadi_top_verilator top_verilator xbar_to_spi a_valid", false,-1);
        tracep->declBus(c+13676,"Azadi_top_verilator top_verilator xbar_to_spi a_opcode", false,-1, 2,0);
        tracep->declBus(c+13677,"Azadi_top_verilator top_verilator xbar_to_spi a_param", false,-1, 2,0);
        tracep->declBus(c+13678,"Azadi_top_verilator top_verilator xbar_to_spi a_size", false,-1, 1,0);
        tracep->declBus(c+13679,"Azadi_top_verilator top_verilator xbar_to_spi a_source", false,-1, 7,0);
        tracep->declBus(c+13680,"Azadi_top_verilator top_verilator xbar_to_spi a_address", false,-1, 31,0);
        tracep->declBus(c+13681,"Azadi_top_verilator top_verilator xbar_to_spi a_mask", false,-1, 3,0);
        tracep->declBus(c+13682,"Azadi_top_verilator top_verilator xbar_to_spi a_data", false,-1, 31,0);
        tracep->declBit(c+13683,"Azadi_top_verilator top_verilator xbar_to_spi d_ready", false,-1);
        tracep->declBit(c+13684,"Azadi_top_verilator top_verilator spi_to_xbar d_valid", false,-1);
        tracep->declBus(c+13685,"Azadi_top_verilator top_verilator spi_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+13686,"Azadi_top_verilator top_verilator spi_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+13687,"Azadi_top_verilator top_verilator spi_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+13688,"Azadi_top_verilator top_verilator spi_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+13689,"Azadi_top_verilator top_verilator spi_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+13690,"Azadi_top_verilator top_verilator spi_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+13691,"Azadi_top_verilator top_verilator spi_to_xbar d_error", false,-1);
        tracep->declBit(c+13692,"Azadi_top_verilator top_verilator spi_to_xbar a_ready", false,-1);
        tracep->declQuad(c+6495,"Azadi_top_verilator top_verilator intr_vector", false,-1, 56,0);
        tracep->declBus(c+6425,"Azadi_top_verilator top_verilator intr_gpio", false,-1, 31,0);
        tracep->declBit(c+1594,"Azadi_top_verilator top_verilator intr_uart0_tx_watermark", false,-1);
        tracep->declBit(c+1595,"Azadi_top_verilator top_verilator intr_uart0_rx_watermark", false,-1);
        tracep->declBit(c+1596,"Azadi_top_verilator top_verilator intr_uart0_tx_empty", false,-1);
        tracep->declBit(c+1597,"Azadi_top_verilator top_verilator intr_uart0_rx_overflow", false,-1);
        tracep->declBit(c+1598,"Azadi_top_verilator top_verilator intr_uart0_rx_frame_err", false,-1);
        tracep->declBit(c+1599,"Azadi_top_verilator top_verilator intr_uart0_rx_break_err", false,-1);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator intr_uart0_rx_timeout", false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator intr_uart0_rx_parity_err", false,-1);
        tracep->declBit(c+6427,"Azadi_top_verilator top_verilator intr_fmt_watermark", false,-1);
        tracep->declBit(c+6428,"Azadi_top_verilator top_verilator intr_rx_watermark", false,-1);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator intr_fmt_overflow", false,-1);
        tracep->declBit(c+1601,"Azadi_top_verilator top_verilator intr_rx_overflow", false,-1);
        tracep->declBit(c+1602,"Azadi_top_verilator top_verilator intr_nak", false,-1);
        tracep->declBit(c+1603,"Azadi_top_verilator top_verilator intr_scl_interference", false,-1);
        tracep->declBit(c+1604,"Azadi_top_verilator top_verilator intr_sda_interference", false,-1);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator intr_stretch_timeout", false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator intr_sda_unstable", false,-1);
        tracep->declBit(c+1607,"Azadi_top_verilator top_verilator intr_trans_complete", false,-1);
        tracep->declBit(c+1608,"Azadi_top_verilator top_verilator intr_tx_empty", false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator intr_tx_nonempty", false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator intr_tx_overflow", false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator intr_acq_overflow", false,-1);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator intr_ack_stop", false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator intr_host_timeout", false,-1);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator intr_req", false,-1);
        tracep->declBus(c+13693,"Azadi_top_verilator top_verilator gpio_intr", false,-1, 31,0);
        tracep->declBit(c+2887,"Azadi_top_verilator top_verilator rx_dv_i", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator instr_valid", false,-1);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator tlul_addr", false,-1, 11,0);
        tracep->declBit(c+12937,"Azadi_top_verilator top_verilator req_i", false,-1);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator tlul_data", false,-1, 31,0);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator iccm_cntrl_reset", false,-1);
        tracep->declBus(c+2840,"Azadi_top_verilator top_verilator iccm_cntrl_addr", false,-1, 11,0);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator iccm_cntrl_data", false,-1, 31,0);
        tracep->declBit(c+2841,"Azadi_top_verilator top_verilator iccm_cntrl_we", false,-1);
        tracep->declBit(c+856,"Azadi_top_verilator top_verilator jtag_req tck", false,-1);
        tracep->declBit(c+857,"Azadi_top_verilator top_verilator jtag_req tms", false,-1);
        tracep->declBit(c+858,"Azadi_top_verilator top_verilator jtag_req trst_n", false,-1);
        tracep->declBit(c+859,"Azadi_top_verilator top_verilator jtag_req tdi", false,-1);
        tracep->declBit(c+3215,"Azadi_top_verilator top_verilator jtag_rsp tdo", false,-1);
        tracep->declBit(c+3216,"Azadi_top_verilator top_verilator jtag_rsp tdo_oe", false,-1);
        tracep->declBit(c+3217,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o", false,-1);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator dbg_req", false,-1);
        tracep->declBit(c+11854,"Azadi_top_verilator top_verilator dbg_rst", false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator intr_timer", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top PMPEnable", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator u_top MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top RV32E", false,-1);
        tracep->declBus(c+13697,"Azadi_top_verilator top_verilator u_top RV32M", false,-1, 31,0);
        tracep->declBus(c+13698,"Azadi_top_verilator top_verilator u_top RV32B", false,-1, 31,0);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator u_top RegFile", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top BranchTargetALU", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top WritebackStage", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top ICache", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top ICacheECC", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top BranchPredictor", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top DbgTriggerEn", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top Securebrq", false,-1);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+13703,"Azadi_top_verilator top_verilator u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top clock", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top reset", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator u_top tl_i_i d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator u_top tl_i_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator u_top tl_i_i d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator u_top tl_i_i d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator u_top tl_i_i d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator u_top tl_i_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator u_top tl_i_i d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator u_top tl_i_i d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator u_top tl_i_i a_ready", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator u_top tl_i_o a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator u_top tl_i_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator u_top tl_i_o a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator u_top tl_i_o a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator u_top tl_i_o a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator u_top tl_i_o a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator u_top tl_i_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator u_top tl_i_o a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator u_top tl_i_o d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator u_top tl_d_i d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator u_top tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator u_top tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator u_top tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator u_top tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator u_top tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator u_top tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator u_top tl_d_i d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator u_top tl_d_i a_ready", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator u_top tl_d_o a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator u_top tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator u_top tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator u_top tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator u_top tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator u_top tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator u_top tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator u_top tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator u_top tl_d_o d_ready", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top test_en_i", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+13705,"Azadi_top_verilator top_verilator u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top irq_software_i", false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator u_top irq_timer_i", false,-1);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator u_top irq_external_i", false,-1);
        tracep->declBus(c+13706,"Azadi_top_verilator top_verilator u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top irq_nm_i", false,-1);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator u_top debug_req_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top fetch_enable_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top alert_minor_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top alert_major_o", false,-1);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator u_top core_sleep_o", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top rst_ni", false,-1);
        tracep->declBit(c+11318,"Azadi_top_verilator top_verilator u_top instr_req", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator u_top instr_gnt", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator u_top instr_rvalid", false,-1);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator u_top instr_err", false,-1);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top data_req", false,-1);
        tracep->declBit(c+9893,"Azadi_top_verilator top_verilator u_top data_gnt", false,-1);
        tracep->declBit(c+9894,"Azadi_top_verilator top_verilator u_top data_rvalid", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top data_we", false,-1);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top data_be", false,-1, 3,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+9896,"Azadi_top_verilator top_verilator u_top data_err", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core PMPEnable", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core RV32E", false,-1);
        tracep->declBus(c+13707,"Azadi_top_verilator top_verilator u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+13708,"Azadi_top_verilator top_verilator u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+13709,"Azadi_top_verilator top_verilator u_top u_core RegFile", false,-1, 31,0);
        tracep->declBus(c+13710,"Azadi_top_verilator top_verilator u_top u_core RVF", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core FloatingPoint", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core WritebackStage", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core ICache", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core ICacheECC", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core Securebrq", false,-1);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+13703,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top u_core clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core test_en_i", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+13705,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+11318,"Azadi_top_verilator top_verilator u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top u_core data_req_o", false,-1);
        tracep->declBit(c+9893,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+9894,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core data_we_o", false,-1);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+9896,"Azadi_top_verilator top_verilator u_top u_core data_err_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+13706,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator u_top u_core debug_req_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core W", false,-1, 31,0);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core fp_flush", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core in_ready_c2fpu", false,-1);
        tracep->declBit(c+13252,"Azadi_top_verilator top_verilator u_top u_core in_valid_c2fpu", false,-1);
        tracep->declBit(c+11869,"Azadi_top_verilator top_verilator u_top u_core out_ready_fpu2c", false,-1);
        tracep->declBit(c+13253,"Azadi_top_verilator top_verilator u_top u_core out_valid_fpu2c", false,-1);
        tracep->declBit(c+13713,"Azadi_top_verilator top_verilator u_top u_core ready_id_fpu", false,-1);
        tracep->declBit(c+6699,"Azadi_top_verilator top_verilator u_top u_core valid_id_fpu", false,-1);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator u_top u_core fp_rm_dynamic", false,-1);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core fp_alu_op_mod", false,-1);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_c", false,-1, 4,0);
        tracep->declBus(c+13254,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+3286,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+13255,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_c", false,-1);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_id", false,-1);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator u_top u_core is_fp_instr", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core fp_operands(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core fp_operands(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core fp_operands(2)", false,-1, 31,0);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator u_top u_core fp_busy", false,-1);
        tracep->declBus(c+11870,"Azadi_top_verilator top_verilator u_top u_core fp_result", false,-1, 31,0);
        tracep->declBus(c+11871,"Azadi_top_verilator top_verilator u_top u_core data_wb", false,-1, 31,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+13714,"Azadi_top_verilator top_verilator u_top u_core fp_rf_we", false,-1);
        tracep->declBit(c+11849,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_wb", false,-1);
        tracep->declBit(c+783,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs1", false,-1);
        tracep->declBit(c+784,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs2", false,-1);
        tracep->declBit(c+785,"Azadi_top_verilator top_verilator u_top u_core use_fp_rd", false,-1);
        tracep->declBus(c+9052,"Azadi_top_verilator top_verilator u_top u_core fpu_op_a", false,-1, 31,0);
        tracep->declBus(c+9053,"Azadi_top_verilator top_verilator u_top u_core fpu_op_b", false,-1, 31,0);
        tracep->declBus(c+13256,"Azadi_top_verilator top_verilator u_top u_core fpu_op_c", false,-1, 31,0);
        tracep->declBit(c+13257,"Azadi_top_verilator top_verilator u_top u_core fp_rf_write_wb", false,-1);
        tracep->declBus(c+13258,"Azadi_top_verilator top_verilator u_top u_core rf_int_fp_lsu", false,-1, 31,0);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator u_top u_core fp_swap_oprnds", false,-1);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator u_top u_core fp_status NV", false,-1);
        tracep->declBit(c+11873,"Azadi_top_verilator top_verilator u_top u_core fp_status DZ", false,-1);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator u_top u_core fp_status OF", false,-1);
        tracep->declBit(c+11875,"Azadi_top_verilator top_verilator u_top u_core fp_status UF", false,-1);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator u_top u_core fp_status NX", false,-1);
        tracep->declBus(c+13716,"Azadi_top_verilator top_verilator u_top u_core fp_operation", false,-1, 3,0);
        tracep->declBus(c+603,"Azadi_top_verilator top_verilator u_top u_core fp_rounding_mode", false,-1, 2,0);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator u_top u_core fp_frm_csr", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core fp_frm_fpnew", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core fp_alu_operator", false,-1, 3,0);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core fp_src_fmt", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core fp_dst_fmt", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core SpecBranch", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core RegFileECC", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id", false,-1);
        tracep->declBit(c+593,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id", false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator u_top u_core instr_new_id", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+13260,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err", false,-1);
        tracep->declBit(c+13262,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core pc_if", false,-1, 31,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core pc_id", false,-1, 31,0);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator u_top u_core pc_wb", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13265+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+703+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex", true,(i+0), 33,0);}}
        tracep->declBus(c+12887,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing", false,-1);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en", false,-1);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator u_top u_core icache_enable", false,-1);
        tracep->declBit(c+787,"Azadi_top_verilator top_verilator u_top u_core icache_inval", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err", false,-1);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+13270,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core pc_set", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+6788,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err", false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err", false,-1);
        tracep->declBit(c+698,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core branch_decision", false,-1);
        tracep->declBit(c+8869,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy", false,-1);
        tracep->declBit(c+13271,"Azadi_top_verilator top_verilator u_top u_core if_busy", false,-1);
        tracep->declBit(c+694,"Azadi_top_verilator top_verilator u_top u_core lsu_busy", false,-1);
        tracep->declBit(c+13272,"Azadi_top_verilator top_verilator u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator u_top u_core core_busy_q", false,-1);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+3288,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b", false,-1);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+12889,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+11850,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb", false,-1);
        tracep->declBit(c+11777,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+13273,"Azadi_top_verilator top_verilator u_top u_core rf_we_id", false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+13274,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+13275,"Azadi_top_verilator top_verilator u_top u_core result_ex", false,-1, 31,0);
        tracep->declBit(c+13276,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core div_en_ex", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex", false,-1);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex", false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id", false,-1);
        tracep->declBit(c+793,"Azadi_top_verilator top_verilator u_top u_core csr_access", false,-1);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator u_top u_core csr_op", false,-1, 1,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator u_top u_core csr_op_en", false,-1);
        tracep->declBus(c+6799,"Azadi_top_verilator top_verilator u_top u_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator u_top u_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core lsu_we", false,-1);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator u_top u_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext", false,-1);
        tracep->declBit(c+12890,"Azadi_top_verilator top_verilator u_top u_core lsu_req", false,-1);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core id_in_ready", false,-1);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator u_top u_core ex_valid", false,-1);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid", false,-1);
        tracep->declBit(c+9900,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err", false,-1);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator u_top u_core instr_req_int", false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator u_top u_core en_wb", false,-1);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core ready_wb", false,-1);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb", false,-1);
        tracep->declBit(c+8520,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb", false,-1);
        tracep->declBit(c+562,"Azadi_top_verilator top_verilator u_top u_core irq_pending", false,-1);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator u_top u_core nmi_mode", false,-1);
        tracep->declBit(c+563,"Azadi_top_verilator top_verilator u_top u_core irqs irq_software", false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator u_top u_core irqs irq_timer", false,-1);
        tracep->declBit(c+565,"Azadi_top_verilator top_verilator u_top u_core irqs irq_external", false,-1);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator u_top u_core irqs irq_fast", false,-1, 14,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core csr_depc", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr", true,(i+-1), 33,0);}}
        tracep->declBit(c+6,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) lock", false,-1);
        tracep->declBus(c+7,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) mode", false,-1, 1,0);
        tracep->declBit(c+8,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) exec", false,-1);
        tracep->declBit(c+9,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) write", false,-1);
        tracep->declBit(c+10,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) read", false,-1);
        tracep->declBit(c+11,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) lock", false,-1);
        tracep->declBus(c+12,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) mode", false,-1, 1,0);
        tracep->declBit(c+13,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) exec", false,-1);
        tracep->declBit(c+14,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) write", false,-1);
        tracep->declBit(c+15,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) read", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+16+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err", true,(i+0));}}
        tracep->declBit(c+11322,"Azadi_top_verilator top_verilator u_top u_core instr_req_out", false,-1);
        tracep->declBit(c+13283,"Azadi_top_verilator top_verilator u_top u_core data_req_out", false,-1);
        tracep->declBit(c+8871,"Azadi_top_verilator top_verilator u_top u_core csr_save_if", false,-1);
        tracep->declBit(c+13284,"Azadi_top_verilator top_verilator u_top u_core csr_save_id", false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb", false,-1);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+8872,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause", false,-1);
        tracep->declBit(c+12674,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init", false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator u_top u_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+2981,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator u_top u_core debug_mode", false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator u_top u_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+8875,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save", false,-1);
        tracep->declBit(c+2982,"Azadi_top_verilator top_verilator u_top u_core debug_single_step", false,-1);
        tracep->declBit(c+2983,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm", false,-1);
        tracep->declBit(c+2984,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku", false,-1);
        tracep->declBit(c+6793,"Azadi_top_verilator top_verilator u_top u_core trigger_match", false,-1);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator u_top u_core instr_id_done", false,-1);
        tracep->declBit(c+13286,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb", false,-1);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+13288,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait", false,-1);
        tracep->declBit(c+13289,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait", false,-1);
        tracep->declBit(c+13290,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait", false,-1);
        tracep->declBit(c+13291,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait", false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator u_top u_core perf_jump", false,-1);
        tracep->declBit(c+11879,"Azadi_top_verilator top_verilator u_top u_core perf_branch", false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch", false,-1);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator u_top u_core perf_load", false,-1);
        tracep->declBit(c+11881,"Azadi_top_verilator top_verilator u_top u_core perf_store", false,-1);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id", false,-1);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core clk", false,-1);
        tracep->declBit(c+13293,"Azadi_top_verilator top_verilator u_top u_core clock_en", false,-1);
        tracep->declBit(c+580,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q", false,-1);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+3288,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb", false,-1);
        tracep->declBit(c+11778,"Azadi_top_verilator top_verilator u_top u_core fp_wen", false,-1);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator u_top u_core b", false,-1, 31,0);
        tracep->declBus(c+13294,"Azadi_top_verilator top_verilator u_top u_core c", false,-1, 31,0);
        tracep->declBit(c+13295,"Azadi_top_verilator top_verilator u_top u_core busy", false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id", false,-1);
        tracep->declBit(c+13286,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+13274,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+2981,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+18+i*2,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_addr", true,(i+-1), 33,0);}}
        tracep->declBit(c+22,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) lock", false,-1);
        tracep->declBus(c+23,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) mode", false,-1, 1,0);
        tracep->declBit(c+24,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) exec", false,-1);
        tracep->declBit(c+25,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) write", false,-1);
        tracep->declBit(c+26,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) read", false,-1);
        tracep->declBit(c+27,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) lock", false,-1);
        tracep->declBus(c+28,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) mode", false,-1, 1,0);
        tracep->declBit(c+29,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) exec", false,-1);
        tracep->declBit(c+30,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) write", false,-1);
        tracep->declBit(c+31,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) read", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+13293,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBus(c+13717,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i", false,-1);
        tracep->declBit(c+13293,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o", false,-1);
        tracep->declBit(c+568,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch", false,-1);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+13703,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+13705,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i", false,-1);
        tracep->declBit(c+11322,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+593,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+13262,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+13270,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+6788,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+787,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+12674,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+13271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+13296,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+593,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+13233,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+13271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+7925,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+7926,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+13158,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+13297,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+13158,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+13298,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+7927,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+13233,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+13159,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+13160,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+13161,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+13159,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+13161,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+13160,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+787,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv", false,-1);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+13299,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+13158,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+13159,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+13160,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+13161,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+13299,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+7928,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+13158,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+13297,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+11322,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+13271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+11323,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+11324,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+11322,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+13300,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+6723,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+12675,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+8457,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+13162,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+13163,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+13235,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+13301,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+13236,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+13302,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+8458,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+12676,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+13303,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+8459,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+6728,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+11325,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+13304,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+13305,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+13306,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+13307,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+13308,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+11325,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+13165,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+13309,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+13310,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+6724,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+13311,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+13311,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+6724,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+13165,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+13309,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+13311,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+13158,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+13297,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declBus(c+13166,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(0)", false,-1, 31,0);
        tracep->declBus(c+13167,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(1)", false,-1, 31,0);
        tracep->declBus(c+13168,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(2)", false,-1, 31,0);
        tracep->declBus(c+8453,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(0)", false,-1, 31,0);
        tracep->declBus(c+8454,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(1)", false,-1, 31,0);
        tracep->declBus(c+8455,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(2)", false,-1, 31,0);
        tracep->declBus(c+13237,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+13312,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+6725,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+8527,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+13169,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+13313,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+13170,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+13171,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+13314,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+13172,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+13315,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+13316,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+13173,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+13317,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+13174,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+13175,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+13176,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+13318,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+13319,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+13320,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+13321,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+13322,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E", false,-1);
        tracep->declBus(c+13720,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+13721,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBus(c+13722,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RVF", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+8869,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+593,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+13270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+787,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+6788,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+13262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+6699,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+12887,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13323+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+699+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o", true,(i+0), 33,0);}}
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+13276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+8871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+13284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+8872,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+12890,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+698,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+562,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i", false,-1);
        tracep->declBit(c+563,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_software", false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_timer", false,-1);
        tracep->declBit(c+565,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_external", false,-1);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_fast", false,-1, 14,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+8875,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+2982,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+2983,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+2984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+6793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+11871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+13258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+13273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+13274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+13260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+8520,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+11879,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+13289,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+13290,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+13291,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBus(c+603,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rounding_mode_o", false,-1, 2,0);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+13723,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_floating_type_o", false,-1);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_c_o", false,-1, 4,0);
        tracep->declBit(c+797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_a_o", false,-1);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_b_o", false,-1);
        tracep->declBit(c+799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_c_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_we_o", false,-1);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_operator_o", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_mod_o", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_src_fmt_o", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_dst_fmt_o", false,-1, 2,0);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rm_dynamic_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_flush_o", false,-1);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator u_top u_core id_stage_i is_fp_instr_o", false,-1);
        tracep->declBit(c+783,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs1_o", false,-1);
        tracep->declBit(c+784,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs2_o", false,-1);
        tracep->declBit(c+785,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rd_o", false,-1);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fpu_busy_i", false,-1);
        tracep->declBit(c+13257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_write_wb_i", false,-1);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_swap_oprnds_o", false,-1);
        tracep->declBit(c+800,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+801,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+802,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+805,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+9901,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+806,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+11882,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+6713,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+6713,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+11883,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+808,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+9902,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+9903,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+3026,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+8529,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+606,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+608,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+609,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+13327,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+13328,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+809,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+11884,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b", false,-1);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+3289,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+13329,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+772,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+33,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13330+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q", true,(i+0), 33,0);}}
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+13725,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+773,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+3290,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+13276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+8530,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+8531,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+8541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+12890,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+811,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+9904,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBit(c+594,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+11885,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+13725,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+6713,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_branch_set_flop branch_set_q", false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+13274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_wb_match", false,-1);
        tracep->declBit(c+812,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_hz", false,-1);
        tracep->declBit(c+13334,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_hz", false,-1);
        tracep->declBit(c+9905,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem outstanding_memory_access", false,-1);
        tracep->declBit(c+9906,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem instr_kill", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E", false,-1);
        tracep->declBus(c+13726,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+13727,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBus(c+13728,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RVF", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+800,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+801,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+802,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+805,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+808,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+787,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+773,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+13725,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+606,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+608,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+609,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+809,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+772,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+8530,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+8531,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+811,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+806,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBus(c+603,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rounding_mode_o", false,-1, 2,0);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+13723,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_floating_type_o", false,-1);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_c_o", false,-1, 4,0);
        tracep->declBit(c+797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_a_o", false,-1);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_b_o", false,-1);
        tracep->declBit(c+799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_c_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_we_o", false,-1);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_operator_o", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_mod_o", false,-1);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rm_dynamic_o", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_src_fmt_o", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_dst_fmt_o", false,-1, 2,0);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i is_fp_instr_o", false,-1);
        tracep->declBit(c+783,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs1_o", false,-1);
        tracep->declBit(c+784,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs2_o", false,-1);
        tracep->declBit(c+785,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rd_o", false,-1);
        tracep->declBit(c+813,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_swap_oprnds_o", false,-1);
        tracep->declBit(c+13335,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_invalid_rm", false,-1);
        tracep->declBit(c+800,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+815,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+816,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+8869,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+802,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+805,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+801,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+593,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+13262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+13270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+3026,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+6788,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+9901,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+6713,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+6713,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+9902,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+562,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBit(c+563,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_software", false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_timer", false,-1);
        tracep->declBit(c+565,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_external", false,-1);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_fast", false,-1, 14,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+8875,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+2982,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+2983,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+2984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+6793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+8871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+13284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+8872,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i fpu_busy_i", false,-1);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+12891,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+8959,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+8876,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+2987,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+2988,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+2989,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+8542,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+8543,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+8544,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+8545,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+8546,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+8547,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+13336,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+13337,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+9907,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all", false,-1);
        tracep->declBit(c+6789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch", false,-1);
        tracep->declBit(c+8877,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+3027,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+13338,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+570,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+8532,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+8533,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+8534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+13339,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+8535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+13340,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+13729,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+13730,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+13276,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+12887,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13341+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+707+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i", true,(i+0), 33,0);}}
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+13275,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+8960,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+13345,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+3298,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+711,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+3300,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+13346,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+713+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+34+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d", true,(i+0), 31,0);}}
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13347+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d", true,(i+0), 33,0);}}
        tracep->declBus(c+12892,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+13732,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+711,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+3298,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+715+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+36+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o", true,(i+0), 31,0);}}
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+3300,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+8960,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+8961,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+3303,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+3292,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+13351,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+13353,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+13355,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+6790,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+6791,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+776,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+6800,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+3305,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+8962,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+8963,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+8965,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+8966,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+8967,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+3306,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+3307,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+38,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBit(c+777,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+778,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+3308,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+3309,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+3310,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBit(c+3311,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+717+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", true,(i+0), 31,0);}}
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+13734,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+13276,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+3300,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+711,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+3298,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+719+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13356+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", true,(i+0), 33,0);}}
        tracep->declBus(c+12892,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+13345,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+13346,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+13360,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+13360,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+13362,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+8969,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+8970,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+6794,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+817,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+8971,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+8973,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+13364,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+8977,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+13366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+8460,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+723,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+8461,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+8462,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+8978,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+8979,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+8980,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+8981,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+8982,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+6729,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+8463,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+8984,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+12893,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+12894,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+12895,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+8464,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+12896,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+12897,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+695,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+3312,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+8987,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+8988,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+13283,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+9893,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+9894,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+9896,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+39,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+12889,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+11777,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+12890,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+698,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+694,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+11881,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+12898,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+12899,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+12900,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+2990,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+762,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+595,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+596,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+597,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+3313,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+12889,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+13369,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+13370,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+13371,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+696,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+11886,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+2991,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+11779,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+2992,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+11780,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+9908,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+697,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+11280,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage", false,-1);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+13260,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+8520,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+13273,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+12889,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+11777,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+11850,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+9900,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+13286,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o", false,-1);
        tracep->declBit(c+13257,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_write_wb_o", false,-1);
        tracep->declBit(c+11849,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_wb_o", false,-1);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_id_i", false,-1, 4,0);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_id_i", false,-1);
        tracep->declBus(c+13372,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_o", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+13373+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+11851,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+13375+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+11852,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBit(c+11853,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i we_temp", false,-1);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+759,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_we_wb_q", false,-1);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_done", false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_q", false,-1);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_pc_q", false,-1, 31,0);
        tracep->declBit(c+13377,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_compressed_q", false,-1);
        tracep->declBit(c+589,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_count_q", false,-1);
        tracep->declBus(c+590,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_instr_type_q", false,-1, 1,0);
        tracep->declBit(c+13378,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_d", false,-1);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+591,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_we_wb_q", false,-1);
        tracep->declBus(c+592,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E", false,-1);
        tracep->declBus(c+13735,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBus(c+13736,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RVF", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+2981,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+12674,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+13705,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+793,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+6799,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+13706,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+562,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBit(c+563,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_software", false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_timer", false,-1);
        tracep->declBit(c+565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_external", false,-1);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_fast", false,-1, 14,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) lock", false,-1);
        tracep->declBus(c+13738,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) mode", false,-1, 1,0);
        tracep->declBit(c+13739,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) exec", false,-1);
        tracep->declBit(c+13740,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) write", false,-1);
        tracep->declBit(c+13741,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) read", false,-1);
        tracep->declBit(c+13742,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) lock", false,-1);
        tracep->declBus(c+13743,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) mode", false,-1, 1,0);
        tracep->declBit(c+13744,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) exec", false,-1);
        tracep->declBit(c+13745,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) write", false,-1);
        tracep->declBit(c+13746,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) read", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13747+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o", true,(i+-1), 33,0);}}
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+8875,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+2982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+2983,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+2984,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+6793,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+8871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+13284,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+8872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+13288,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+11879,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+11881,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+13289,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+13290,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+13291,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i", false,-1);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_rm_dynamic_i", false,-1);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_frm_o", false,-1, 2,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i SinglePrecision", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DoublePrecision", false,-1, 31,0);
        tracep->declBus(c+13751,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBit(c+8465,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NV", false,-1);
        tracep->declBit(c+8466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q DZ", false,-1);
        tracep->declBit(c+8467,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q OF", false,-1);
        tracep->declBit(c+8468,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q UF", false,-1);
        tracep->declBit(c+8469,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NX", false,-1);
        tracep->declBit(c+12677,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NV", false,-1);
        tracep->declBit(c+12678,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d DZ", false,-1);
        tracep->declBit(c+12679,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d OF", false,-1);
        tracep->declBit(c+12680,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d UF", false,-1);
        tracep->declBit(c+12681,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NX", false,-1);
        tracep->declBit(c+12901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_en", false,-1);
        tracep->declBus(c+8470,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_q", false,-1, 7,0);
        tracep->declBus(c+12902,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_d", false,-1, 7,0);
        tracep->declBit(c+12682,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_en", false,-1);
        tracep->declBit(c+12903,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_en", false,-1);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_q", false,-1, 2,0);
        tracep->declBus(c+12683,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_d", false,-1, 2,0);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBit(c+2993,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mie", false,-1);
        tracep->declBit(c+2994,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpie", false,-1);
        tracep->declBus(c+2995,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpp", false,-1, 1,0);
        tracep->declBit(c+2996,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mprv", false,-1);
        tracep->declBit(c+2997,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q tw", false,-1);
        tracep->declBit(c+12684,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mie", false,-1);
        tracep->declBit(c+12685,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpie", false,-1);
        tracep->declBus(c+12686,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpp", false,-1, 1,0);
        tracep->declBit(c+12687,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mprv", false,-1);
        tracep->declBit(c+12688,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d tw", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+12689,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en", false,-1);
        tracep->declBit(c+8471,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_software", false,-1);
        tracep->declBit(c+8472,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_timer", false,-1);
        tracep->declBit(c+8473,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_external", false,-1);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_fast", false,-1, 14,0);
        tracep->declBit(c+8879,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_software", false,-1);
        tracep->declBit(c+8880,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_timer", false,-1);
        tracep->declBit(c+8881,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_external", false,-1);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_fast", false,-1, 14,0);
        tracep->declBit(c+12904,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+12690,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+12691,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+12692,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+12693,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+13380,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+12694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en", false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_software", false,-1);
        tracep->declBit(c+584,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_timer", false,-1);
        tracep->declBit(c+585,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_external", false,-1);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_fast", false,-1, 14,0);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q xdebugver", false,-1, 3,0);
        tracep->declBus(c+2999,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero2", false,-1, 11,0);
        tracep->declBit(c+3000,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreakm", false,-1);
        tracep->declBit(c+3001,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero1", false,-1);
        tracep->declBit(c+3002,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaks", false,-1);
        tracep->declBit(c+3003,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaku", false,-1);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stepie", false,-1);
        tracep->declBit(c+3005,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stopcount", false,-1);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stoptime", false,-1);
        tracep->declBus(c+3007,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q cause", false,-1, 2,0);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero0", false,-1);
        tracep->declBit(c+3009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q mprven", false,-1);
        tracep->declBit(c+3010,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q nmip", false,-1);
        tracep->declBit(c+3011,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q step", false,-1);
        tracep->declBus(c+3012,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q prv", false,-1, 1,0);
        tracep->declBus(c+12905,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d xdebugver", false,-1, 3,0);
        tracep->declBus(c+12906,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero2", false,-1, 11,0);
        tracep->declBit(c+12907,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreakm", false,-1);
        tracep->declBit(c+12908,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero1", false,-1);
        tracep->declBit(c+12909,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaks", false,-1);
        tracep->declBit(c+12910,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaku", false,-1);
        tracep->declBit(c+12911,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stepie", false,-1);
        tracep->declBit(c+12912,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stopcount", false,-1);
        tracep->declBit(c+12913,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stoptime", false,-1);
        tracep->declBus(c+12914,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d cause", false,-1, 2,0);
        tracep->declBit(c+12915,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero0", false,-1);
        tracep->declBit(c+12916,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d mprven", false,-1);
        tracep->declBit(c+12917,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d nmip", false,-1);
        tracep->declBit(c+12918,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d step", false,-1);
        tracep->declBus(c+12919,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d prv", false,-1, 1,0);
        tracep->declBit(c+12920,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+12921,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+12695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+12696,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBit(c+8479,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpie", false,-1);
        tracep->declBus(c+8480,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpp", false,-1, 1,0);
        tracep->declBit(c+8523,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpie", false,-1);
        tracep->declBus(c+8524,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpp", false,-1, 1,0);
        tracep->declBit(c+8887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+8481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+40+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+56+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+8482,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+13381,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+8483,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+12697,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+8804+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+11282,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+11283,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+11887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+72+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+6801,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+11888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+3013,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+6716,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+6717,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_en", false,-1);
        tracep->declBit(c+6718,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q data_ind_timing", false,-1);
        tracep->declBit(c+6719,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q icache_enable", false,-1);
        tracep->declBus(c+104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_en", false,-1);
        tracep->declBit(c+106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d data_ind_timing", false,-1);
        tracep->declBit(c+107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d icache_enable", false,-1);
        tracep->declBus(c+8888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+8889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_en", false,-1);
        tracep->declBit(c+8890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata data_ind_timing", false,-1);
        tracep->declBit(c+8891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata icache_enable", false,-1);
        tracep->declBit(c+12698,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+11287,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq", false,-1);
        tracep->declBit(c+6802,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+13384,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+13385,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+6803,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBit(c+6804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_dyn_mod", false,-1);
        tracep->declBit(c+13386,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_dyn_mod", false,-1);
        tracep->declBus(c+6799,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBit(c+13752,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mie", false,-1);
        tracep->declBit(c+13753,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpie", false,-1);
        tracep->declBus(c+13754,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpp", false,-1, 1,0);
        tracep->declBit(c+13755,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mprv", false,-1);
        tracep->declBit(c+13756,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL tw", false,-1);
        tracep->declBus(c+13757,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL xdebugver", false,-1, 3,0);
        tracep->declBus(c+13758,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero2", false,-1, 11,0);
        tracep->declBit(c+13759,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreakm", false,-1);
        tracep->declBit(c+13760,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero1", false,-1);
        tracep->declBit(c+13761,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaks", false,-1);
        tracep->declBit(c+13762,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaku", false,-1);
        tracep->declBit(c+13763,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stepie", false,-1);
        tracep->declBit(c+13764,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stopcount", false,-1);
        tracep->declBit(c+13765,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stoptime", false,-1);
        tracep->declBus(c+13766,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL cause", false,-1, 2,0);
        tracep->declBit(c+13767,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero0", false,-1);
        tracep->declBit(c+13768,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL mprven", false,-1);
        tracep->declBit(c+13769,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL nmip", false,-1);
        tracep->declBit(c+13770,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL step", false,-1);
        tracep->declBus(c+13771,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL prv", false,-1, 1,0);
        tracep->declBit(c+13772,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpie", false,-1);
        tracep->declBus(c+13754,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpp", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13773,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+11288,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+11289,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+11889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs DbgHwNumLen", false,-1, 31,0);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_d", false,-1, 0,0);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_q", false,-1, 0,0);
        tracep->declBit(c+8894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_d", false,-1);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_q", false,-1, 1,0);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_d", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3029+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_q", true,(i+0), 31,0);}}
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_we", false,-1);
        tracep->declBus(c+12699,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_we", false,-1, 1,0);
        tracep->declBus(c+12700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_we", false,-1, 1,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs trigger_match", false,-1, 1,0);
        tracep->declBus(c+13774,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs TSelectRdataPadlen", false,-1, 31,0);
        tracep->declBit(c+8890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+8889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+8888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+8891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1);
        tracep->declBus(c+13776,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+12689,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+3015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+3015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rst_ni", false,-1);
        tracep->declBus(c+12922,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rst_ni", false,-1);
        tracep->declBus(c+12702,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12682,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_en_i", false,-1);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_error_o", false,-1);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rst_ni", false,-1);
        tracep->declBus(c+12703,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12903,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_en_i", false,-1);
        tracep->declBus(c+6720,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_error_o", false,-1);
        tracep->declBus(c+6720,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12691,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13778,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy", false,-1);
        tracep->declBus(c+13779,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+12904,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12690,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy", false,-1);
        tracep->declBus(c+13780,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+12692,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12693,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1);
        tracep->declBus(c+13781,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+13380,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+13782,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+12923,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12920,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+3016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+3016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12921,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12695,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12696,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy", false,-1);
        tracep->declBus(c+13783,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+8525,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+8887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+8487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+8487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1);
        tracep->declBus(c+13780,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+8887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+8481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+8481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+13784,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+13388,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+11291,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+8488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+8488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+11890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+11892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+11894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+11895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+8488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+13784,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+13389,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+11293,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+8490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+8490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+11897,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+11899,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+11901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+11902,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+8490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1);
        tracep->declBus(c+13780,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+12698,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+6721,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+6721,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ShadowCopy", false,-1);
        tracep->declBus(c+13785,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rst_ni", false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_en_i", false,-1);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_error_o", false,-1);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+13785,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+12704,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+3017,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+3017,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12705,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+13785,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+12706,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+3019,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+3019,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+8892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+12707,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+3020,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+3020,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+13786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features Width", false,-1, 31,0);
        tracep->declBit(c+13787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableVectors", false,-1);
        tracep->declBit(c+13788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableNanBox", false,-1);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+13790,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+13793,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top WIDTH", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top vectorial_op_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_i", false,-1);
        tracep->declBit(c+13252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_valid_i", false,-1);
        tracep->declBit(c+11869,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top flush_i", false,-1);
        tracep->declBus(c+11870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top result_o", false,-1, 31,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NV", false,-1);
        tracep->declBit(c+11873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o DZ", false,-1);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o OF", false,-1);
        tracep->declBit(c+11875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o UF", false,-1);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NX", false,-1);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_o", false,-1);
        tracep->declBit(c+13253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_valid_o", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_ready_i", false,-1);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top busy_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPGROUPS", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_in_ready", false,-1, 3,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_valid", false,-1, 3,0);
        tracep->declBus(c+11294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_ready", false,-1, 3,0);
        tracep->declBus(c+8759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_ext", false,-1, 3,0);
        tracep->declBus(c+6805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_busy", false,-1, 3,0);
        tracep->declBus(c+8760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+8761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NV", false,-1);
        tracep->declBit(c+8762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status DZ", false,-1);
        tracep->declBit(c+8763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status OF", false,-1);
        tracep->declBit(c+8764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status UF", false,-1);
        tracep->declBit(c+8765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NX", false,-1);
        tracep->declBit(c+8766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) tag", false,-1);
        tracep->declBus(c+8767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+8768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NV", false,-1);
        tracep->declBit(c+8769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status DZ", false,-1);
        tracep->declBit(c+8770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status OF", false,-1);
        tracep->declBit(c+8771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status UF", false,-1);
        tracep->declBit(c+8772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NX", false,-1);
        tracep->declBit(c+8773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) tag", false,-1);
        tracep->declBus(c+8774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+8775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NV", false,-1);
        tracep->declBit(c+8776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status DZ", false,-1);
        tracep->declBit(c+8777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status OF", false,-1);
        tracep->declBit(c+8778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status UF", false,-1);
        tracep->declBit(c+8779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NX", false,-1);
        tracep->declBit(c+8780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) tag", false,-1);
        tracep->declBus(c+8781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+8782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NV", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status DZ", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status OF", false,-1);
        tracep->declBit(c+8785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status UF", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NX", false,-1);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) tag", false,-1);
        tracep->declBus(c+9055,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+9056,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+9057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+9058,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+9059,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+11870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NV", false,-1);
        tracep->declBit(c+11873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status DZ", false,-1);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status OF", false,-1);
        tracep->declBit(c+11875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status UF", false,-1);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NX", false,-1);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output tag", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] in_valid", false,-1);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+9061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+9062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+9064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] in_valid", false,-1);
        tracep->declBus(c+9065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(0)", false,-1, 1,0);
        tracep->declBus(c+9066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(1)", false,-1, 1,0);
        tracep->declBus(c+9067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(2)", false,-1, 1,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(3)", false,-1, 1,0);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(4)", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] in_valid", false,-1);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(0)", false,-1, 1,0);
        tracep->declBus(c+9071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(1)", false,-1, 1,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(2)", false,-1, 1,0);
        tracep->declBus(c+9073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(3)", false,-1, 1,0);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(4)", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] in_valid", false,-1);
        tracep->declBus(c+9075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+9077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+9079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter LockIn", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter FairArb", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rst_ni", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter flush_i", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rr_i", false,-1, 1,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_i", false,-1, 3,0);
        tracep->declBus(c+11294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_o", false,-1, 3,0);
        tracep->declBus(c+8760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+8761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+8762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+8763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+8764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+8765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+8766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+8767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+8768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+8769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+8770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+8771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+8772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+8773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+8774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+8775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+8776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+8777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+8778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+8779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+8780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+8781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+8782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+8785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) tag", false,-1);
        tracep->declBit(c+13253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_o", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_i", false,-1);
        tracep->declBus(c+11870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+11873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+11875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o tag", false,-1);
        tracep->declBus(c+9001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter idx_o", false,-1, 1,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+9003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+9004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+11870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+11873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+11875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+11905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+11906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+11907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+11908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+11909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+11910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+11911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+11912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+11913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+11915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+11916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+11917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+11918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+13392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gnt_nodes", false,-1, 2,0);
        tracep->declBus(c+13393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_nodes", false,-1, 2,0);
        tracep->declBus(c+3021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter rr_q", false,-1, 1,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_d", false,-1, 3,0);
        tracep->declBus(c+13394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 1,0);
        tracep->declBus(c+9005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 3,0);
        tracep->declBus(c+9006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 3,0);
        tracep->declBus(c+9007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 1,0);
        tracep->declBus(c+9008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 1,0);
        tracep->declBus(c+9009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 1,0);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+13800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 3,0);
        tracep->declBus(c+9007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 1,0);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 1,0);
        tracep->declBus(c+110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 1,0);
        tracep->declBus(c+111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 1,0);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 1,0);
        tracep->declBus(c+9014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 3,0);
        tracep->declBus(c+9015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+9016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+9017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+9018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 1,0);
        tracep->declBus(c+9019,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 3,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 3,0);
        tracep->declBus(c+9008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 1,0);
        tracep->declBit(c+9020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 1,0);
        tracep->declBus(c+114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 1,0);
        tracep->declBus(c+115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 1,0);
        tracep->declBus(c+116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 1,0);
        tracep->declBus(c+9021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 3,0);
        tracep->declBus(c+9022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+9023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+9024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+9025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 1,0);
        tracep->declBus(c+9026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 3,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+13802,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+13803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+9061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+9062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+9064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+13395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+11919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+11921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+11922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+11925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+11295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+6806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+11927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+11928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+6808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+9492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+9493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+9494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+9495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+9496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+9497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+9498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+9499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+9500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+9501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+9502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+9503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+9504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+9505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+9506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+9507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+9508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+9509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+9510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+9511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+9512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+9513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+9514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+9515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+9516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+9517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+9518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+9519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+9520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+9521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+9522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+9523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+9524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+9525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+9526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+9527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+9528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+9529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+9530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+9531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+11919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+11921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+11922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+11925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice FMT", false,-1, 2,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice REG", false,-1, 31,0);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice in_valid", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+11928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+9492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+9493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+9494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+9495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+9496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+9497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+9498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+9499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+9500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+9501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+9502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+9503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+9504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+9505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+9506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+9507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+9508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+9509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+9510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+9511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+9512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+9513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+9514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+9515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+9516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+9517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+9518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+9519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+9520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+9521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+9522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+9523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+9524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+9525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+9526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+9527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+9528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+9529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+9530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+9531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+11295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+11919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+11921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+11922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+11925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+9030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+9032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+9033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+9034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+9035,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+9036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+9037,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+11919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+11921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+11922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+11925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+11929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+11937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+11938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+11939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+11940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+11942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+11943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+11944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+11945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+11946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+11947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+11948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+11950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+11951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+11952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+11954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+11955,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+11956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+11958,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+11959,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+11960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+11961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+11963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+11966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+11967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+11968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+11969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+11971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+11972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+11973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+11974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+11976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+13398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+3022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+13399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+13400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+8992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+8942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+9038,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+13401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+8943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+13806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+8942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+8943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+13402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+9038,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+9039,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+9040,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+9041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+9042,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+9043,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+9044,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+9045,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+9046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+9047,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+9048,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+13403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice Width", false,-1, 31,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig", false,-1, 0,3);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+9061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+9062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+9064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+13817,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i", false,-1);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i", false,-1);
        tracep->declBit(c+11977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i", false,-1);
        tracep->declBus(c+11978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+9427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV", false,-1);
        tracep->declBit(c+9428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ", false,-1);
        tracep->declBit(c+9429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF", false,-1);
        tracep->declBit(c+9430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF", false,-1);
        tracep->declBit(c+9431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX", false,-1);
        tracep->declBit(c+127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o", false,-1);
        tracep->declBit(c+6810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i", false,-1);
        tracep->declBit(c+6811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS", false,-1, 31,0);
        tracep->declBus(c+11980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready", false,-1, 1,0);
        tracep->declBus(c+6812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op", false,-1);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt", false,-1, 2,0);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data", false,-1, 4,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op", false,-1, 1,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d", false,-1, 2,0);
        tracep->declBus(c+13818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q", false,-1, 2,0);
        tracep->declBit(c+8536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast", false,-1);
        tracep->declBit(c+8537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast", false,-1);
        tracep->declBus(c+11981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+11982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+11983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+11984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+11985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)", false,-1, 31,0);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+13819,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result", false,-1, 31,0);
        tracep->declBus(c+13820,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d", false,-1, 31,0);
        tracep->declBus(c+13821,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q", false,-1, 31,0);
        tracep->declBit(c+9432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+9433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+9434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+9435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+9436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX", false,-1);
        tracep->declBit(c+9437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) NV", false,-1);
        tracep->declBit(c+9438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) DZ", false,-1);
        tracep->declBit(c+9439,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) OF", false,-1);
        tracep->declBit(c+9440,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) UF", false,-1);
        tracep->declBit(c+9441,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) NX", false,-1);
        tracep->declBus(c+134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit", false,-1, 1,0);
        tracep->declBit(c+135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)", false,-1);
        tracep->declBit(c+136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(1)", false,-1);
        tracep->declBus(c+137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)", false,-1, 4,0);
        tracep->declBus(c+138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(1)", false,-1, 4,0);
        tracep->declBus(c+6813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy", false,-1, 1,0);
        tracep->declBit(c+139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector", false,-1);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt", false,-1, 2,0);
        tracep->declBit(c+141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op", false,-1, 1,0);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op", false,-1, 4,0);
        tracep->declBus(c+9081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)", false,-1, 1,0);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)", false,-1, 1,0);
        tracep->declBus(c+9083,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)", false,-1, 1,0);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)", false,-1, 1,0);
        tracep->declBus(c+9085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)", false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE", false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13824,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13826,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13827,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result", false,-1, 15,0);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 15,0);
        tracep->declBus(c+9087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 15,0);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(2)", false,-1, 15,0);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 15,0);
        tracep->declBit(c+9422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+9423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE", false,-1, 31,0);
        tracep->declBus(c+13828,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13831,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13832,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] local_result", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBit(c+9442,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+9443,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+9444,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+9445,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+9446,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13834,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+13835,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi rst_ni", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_i(0)", false,-1, 15,0);
        tracep->declBus(c+9087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_i(1)", false,-1, 15,0);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_i(2)", false,-1, 15,0);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+9061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+9062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+9064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi dst_fmt_i", false,-1, 2,0);
        tracep->declBit(c+13836,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi tag_i", false,-1);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi aux_i", false,-1, 4,0);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi in_valid_i", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi flush_i", false,-1);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi result_o", false,-1, 15,0);
        tracep->declBit(c+9422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_o NV", false,-1);
        tracep->declBit(c+9423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_o DZ", false,-1);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_o OF", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_o UF", false,-1);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_o NX", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi extension_bit_o", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi tag_o", false,-1);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi aux_o", false,-1, 4,0);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_valid_o", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_ready_i", false,-1);
        tracep->declBit(c+6814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi busy_o", false,-1);
        tracep->declBus(c+13838,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi SUPER_FORMAT exp_bits", false,-1, 31,0);
        tracep->declBus(c+13839,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi SUPER_FORMAT man_bits", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi SUPER_EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi SUPER_MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi PRECISION_BITS", false,-1, 31,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi LOWER_SUM_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi LZC_RESULT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi EXP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi SHIFT_AMOUNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi NUM_INP_REGS", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi NUM_MID_REGS", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi NUM_OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_q(0)", false,-1, 15,0);
        tracep->declBus(c+9087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_q(1)", false,-1, 15,0);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operands_q(2)", false,-1, 15,0);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi src_fmt_q", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi dst_fmt_q", false,-1, 2,0);
        tracep->declBus(c+9089,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_operands_q(0)(0)", false,-1, 15,0);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_operands_q(0)(1)", false,-1, 15,0);
        tracep->declBus(c+9091,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_operands_q(0)(2)", false,-1, 15,0);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_is_boxed_q(0)(0)", false,-1, 2,0);
        tracep->declBus(c+9093,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_is_boxed_q(0)(1)", false,-1, 2,0);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_is_boxed_q(0)(2)", false,-1, 2,0);
        tracep->declBus(c+9095,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_is_boxed_q(0)(3)", false,-1, 2,0);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_is_boxed_q(0)(4)", false,-1, 2,0);
        tracep->declBus(c+8528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_op_q(0)", false,-1, 3,0);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_op_mod_q", false,-1, 0,0);
        tracep->declBus(c+818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_src_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_dst_fmt_q(0)", false,-1, 2,0);
        tracep->declBit(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inp_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+9097,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_sign(0)", false,-1, 2,0);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_sign(1)", false,-1, 2,0);
        tracep->declBus(c+9099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_sign(2)", false,-1, 2,0);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_sign(3)", false,-1, 2,0);
        tracep->declBus(c+9101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_sign(4)", false,-1, 2,0);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(0)(0)", false,-1, 7,0);
        tracep->declBus(c+9103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(0)(1)", false,-1, 7,0);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(0)(2)", false,-1, 7,0);
        tracep->declBus(c+9105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(1)(0)", false,-1, 7,0);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(1)(1)", false,-1, 7,0);
        tracep->declBus(c+9107,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(1)(2)", false,-1, 7,0);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(2)(0)", false,-1, 7,0);
        tracep->declBus(c+9109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(2)(1)", false,-1, 7,0);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(2)(2)", false,-1, 7,0);
        tracep->declBus(c+9111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(3)(0)", false,-1, 7,0);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(3)(1)", false,-1, 7,0);
        tracep->declBus(c+9113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(3)(2)", false,-1, 7,0);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(4)(0)", false,-1, 7,0);
        tracep->declBus(c+9115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(4)(1)", false,-1, 7,0);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_exponent(4)(2)", false,-1, 7,0);
        tracep->declBus(c+9117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(0)(0)", false,-1, 6,0);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(0)(1)", false,-1, 6,0);
        tracep->declBus(c+9119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(0)(2)", false,-1, 6,0);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(1)(0)", false,-1, 6,0);
        tracep->declBus(c+9121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(1)(1)", false,-1, 6,0);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(1)(2)", false,-1, 6,0);
        tracep->declBus(c+9123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(2)(0)", false,-1, 6,0);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(2)(1)", false,-1, 6,0);
        tracep->declBus(c+9125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(2)(2)", false,-1, 6,0);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(3)(0)", false,-1, 6,0);
        tracep->declBus(c+9127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(3)(1)", false,-1, 6,0);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(3)(2)", false,-1, 6,0);
        tracep->declBus(c+9129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(4)(0)", false,-1, 6,0);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(4)(1)", false,-1, 6,0);
        tracep->declBus(c+9131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_mantissa(4)(2)", false,-1, 6,0);
        tracep->declBit(c+9132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_normal", false,-1);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_subnormal", false,-1);
        tracep->declBit(c+9134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_zero", false,-1);
        tracep->declBit(c+9135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_inf", false,-1);
        tracep->declBit(c+9136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_nan", false,-1);
        tracep->declBit(c+9137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_signalling", false,-1);
        tracep->declBit(c+9138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_quiet", false,-1);
        tracep->declBit(c+9139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(0) is_boxed", false,-1);
        tracep->declBit(c+9140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_normal", false,-1);
        tracep->declBit(c+9141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_subnormal", false,-1);
        tracep->declBit(c+9142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_zero", false,-1);
        tracep->declBit(c+9143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_inf", false,-1);
        tracep->declBit(c+9144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_nan", false,-1);
        tracep->declBit(c+9145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_signalling", false,-1);
        tracep->declBit(c+9146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_quiet", false,-1);
        tracep->declBit(c+9147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(1) is_boxed", false,-1);
        tracep->declBit(c+9148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_normal", false,-1);
        tracep->declBit(c+9149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_subnormal", false,-1);
        tracep->declBit(c+9150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_zero", false,-1);
        tracep->declBit(c+9151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_inf", false,-1);
        tracep->declBit(c+9152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_nan", false,-1);
        tracep->declBit(c+9153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_signalling", false,-1);
        tracep->declBit(c+9154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_quiet", false,-1);
        tracep->declBit(c+9155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(0)(2) is_boxed", false,-1);
        tracep->declBit(c+9156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_normal", false,-1);
        tracep->declBit(c+9157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_subnormal", false,-1);
        tracep->declBit(c+9158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_zero", false,-1);
        tracep->declBit(c+9159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_inf", false,-1);
        tracep->declBit(c+9160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_nan", false,-1);
        tracep->declBit(c+9161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_signalling", false,-1);
        tracep->declBit(c+9162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_quiet", false,-1);
        tracep->declBit(c+9163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(0) is_boxed", false,-1);
        tracep->declBit(c+9164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_normal", false,-1);
        tracep->declBit(c+9165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_subnormal", false,-1);
        tracep->declBit(c+9166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_zero", false,-1);
        tracep->declBit(c+9167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_inf", false,-1);
        tracep->declBit(c+9168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_nan", false,-1);
        tracep->declBit(c+9169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_signalling", false,-1);
        tracep->declBit(c+9170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_quiet", false,-1);
        tracep->declBit(c+9171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(1) is_boxed", false,-1);
        tracep->declBit(c+9172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_normal", false,-1);
        tracep->declBit(c+9173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_subnormal", false,-1);
        tracep->declBit(c+9174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_zero", false,-1);
        tracep->declBit(c+9175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_inf", false,-1);
        tracep->declBit(c+9176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_nan", false,-1);
        tracep->declBit(c+9177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_signalling", false,-1);
        tracep->declBit(c+9178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_quiet", false,-1);
        tracep->declBit(c+9179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(1)(2) is_boxed", false,-1);
        tracep->declBit(c+9180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_normal", false,-1);
        tracep->declBit(c+9181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_subnormal", false,-1);
        tracep->declBit(c+9182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_zero", false,-1);
        tracep->declBit(c+9183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_inf", false,-1);
        tracep->declBit(c+9184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_nan", false,-1);
        tracep->declBit(c+9185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_signalling", false,-1);
        tracep->declBit(c+9186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_quiet", false,-1);
        tracep->declBit(c+9187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(0) is_boxed", false,-1);
        tracep->declBit(c+9188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_normal", false,-1);
        tracep->declBit(c+9189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_subnormal", false,-1);
        tracep->declBit(c+9190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_zero", false,-1);
        tracep->declBit(c+9191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_inf", false,-1);
        tracep->declBit(c+9192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_nan", false,-1);
        tracep->declBit(c+9193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_signalling", false,-1);
        tracep->declBit(c+9194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_quiet", false,-1);
        tracep->declBit(c+9195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(1) is_boxed", false,-1);
        tracep->declBit(c+9196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_normal", false,-1);
        tracep->declBit(c+9197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_subnormal", false,-1);
        tracep->declBit(c+9198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_zero", false,-1);
        tracep->declBit(c+9199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_inf", false,-1);
        tracep->declBit(c+9200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_nan", false,-1);
        tracep->declBit(c+9201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_signalling", false,-1);
        tracep->declBit(c+9202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_quiet", false,-1);
        tracep->declBit(c+9203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(2)(2) is_boxed", false,-1);
        tracep->declBit(c+9204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_normal", false,-1);
        tracep->declBit(c+9205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_subnormal", false,-1);
        tracep->declBit(c+9206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_zero", false,-1);
        tracep->declBit(c+9207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_inf", false,-1);
        tracep->declBit(c+9208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_nan", false,-1);
        tracep->declBit(c+9209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_signalling", false,-1);
        tracep->declBit(c+9210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_quiet", false,-1);
        tracep->declBit(c+9211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(0) is_boxed", false,-1);
        tracep->declBit(c+9212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_normal", false,-1);
        tracep->declBit(c+9213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_subnormal", false,-1);
        tracep->declBit(c+9214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_zero", false,-1);
        tracep->declBit(c+9215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_inf", false,-1);
        tracep->declBit(c+9216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_nan", false,-1);
        tracep->declBit(c+9217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_signalling", false,-1);
        tracep->declBit(c+9218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_quiet", false,-1);
        tracep->declBit(c+9219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(1) is_boxed", false,-1);
        tracep->declBit(c+9220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_normal", false,-1);
        tracep->declBit(c+9221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_subnormal", false,-1);
        tracep->declBit(c+9222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_zero", false,-1);
        tracep->declBit(c+9223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_inf", false,-1);
        tracep->declBit(c+9224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_nan", false,-1);
        tracep->declBit(c+9225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_signalling", false,-1);
        tracep->declBit(c+9226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_quiet", false,-1);
        tracep->declBit(c+9227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(3)(2) is_boxed", false,-1);
        tracep->declBit(c+9228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_normal", false,-1);
        tracep->declBit(c+9229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_subnormal", false,-1);
        tracep->declBit(c+9230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_zero", false,-1);
        tracep->declBit(c+9231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_inf", false,-1);
        tracep->declBit(c+9232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_nan", false,-1);
        tracep->declBit(c+9233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_signalling", false,-1);
        tracep->declBit(c+9234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_quiet", false,-1);
        tracep->declBit(c+9235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(0) is_boxed", false,-1);
        tracep->declBit(c+9236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_normal", false,-1);
        tracep->declBit(c+9237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_subnormal", false,-1);
        tracep->declBit(c+9238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_zero", false,-1);
        tracep->declBit(c+9239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_inf", false,-1);
        tracep->declBit(c+9240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_nan", false,-1);
        tracep->declBit(c+9241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_signalling", false,-1);
        tracep->declBit(c+9242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_quiet", false,-1);
        tracep->declBit(c+9243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(1) is_boxed", false,-1);
        tracep->declBit(c+9244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_normal", false,-1);
        tracep->declBit(c+9245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_subnormal", false,-1);
        tracep->declBit(c+9246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_zero", false,-1);
        tracep->declBit(c+9247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_inf", false,-1);
        tracep->declBit(c+9248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_nan", false,-1);
        tracep->declBit(c+9249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_signalling", false,-1);
        tracep->declBit(c+9250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_quiet", false,-1);
        tracep->declBit(c+9251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_q(4)(2) is_boxed", false,-1);
        tracep->declBit(c+9252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_a sign", false,-1);
        tracep->declBus(c+9253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_a exponent", false,-1, 7,0);
        tracep->declBus(c+9254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_a mantissa", false,-1, 6,0);
        tracep->declBit(c+9255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_b sign", false,-1);
        tracep->declBus(c+9256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_b exponent", false,-1, 7,0);
        tracep->declBus(c+9257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_b mantissa", false,-1, 6,0);
        tracep->declBit(c+9258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_c sign", false,-1);
        tracep->declBus(c+9259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_c exponent", false,-1, 7,0);
        tracep->declBus(c+9260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi operand_c mantissa", false,-1, 6,0);
        tracep->declBit(c+9261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_normal", false,-1);
        tracep->declBit(c+9262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_subnormal", false,-1);
        tracep->declBit(c+9263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_zero", false,-1);
        tracep->declBit(c+9264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_inf", false,-1);
        tracep->declBit(c+9265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_nan", false,-1);
        tracep->declBit(c+9266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_signalling", false,-1);
        tracep->declBit(c+9267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_quiet", false,-1);
        tracep->declBit(c+9268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_a is_boxed", false,-1);
        tracep->declBit(c+9269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_normal", false,-1);
        tracep->declBit(c+9270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_subnormal", false,-1);
        tracep->declBit(c+9271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_zero", false,-1);
        tracep->declBit(c+9272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_inf", false,-1);
        tracep->declBit(c+9273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_nan", false,-1);
        tracep->declBit(c+9274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_signalling", false,-1);
        tracep->declBit(c+9275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_quiet", false,-1);
        tracep->declBit(c+9276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_b is_boxed", false,-1);
        tracep->declBit(c+9277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_normal", false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_subnormal", false,-1);
        tracep->declBit(c+9279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_zero", false,-1);
        tracep->declBit(c+9280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_inf", false,-1);
        tracep->declBit(c+9281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_nan", false,-1);
        tracep->declBit(c+9282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_signalling", false,-1);
        tracep->declBit(c+9283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_quiet", false,-1);
        tracep->declBit(c+9284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi info_c is_boxed", false,-1);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi any_operand_inf", false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi any_operand_nan", false,-1);
        tracep->declBit(c+9287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi signalling_nan", false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi effective_subtraction", false,-1);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi tentative_sign", false,-1);
        tracep->declBus(c+9290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_result", false,-1, 15,0);
        tracep->declBit(c+9291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status NV", false,-1);
        tracep->declBit(c+9292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status DZ", false,-1);
        tracep->declBit(c+9293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status OF", false,-1);
        tracep->declBit(c+9294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status UF", false,-1);
        tracep->declBit(c+9295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status NX", false,-1);
        tracep->declBit(c+9296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi result_is_special", false,-1);
        tracep->declBus(c+9297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_result(0)", false,-1, 15,0);
        tracep->declBus(c+9298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_result(1)", false,-1, 15,0);
        tracep->declBus(c+9299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_result(2)", false,-1, 15,0);
        tracep->declBus(c+9300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_result(3)", false,-1, 15,0);
        tracep->declBus(c+9301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_result(4)", false,-1, 15,0);
        tracep->declBit(c+9302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(0) NV", false,-1);
        tracep->declBit(c+9303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(0) DZ", false,-1);
        tracep->declBit(c+9304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(0) OF", false,-1);
        tracep->declBit(c+9305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(0) UF", false,-1);
        tracep->declBit(c+9306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(0) NX", false,-1);
        tracep->declBit(c+9307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(1) NV", false,-1);
        tracep->declBit(c+9308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(1) DZ", false,-1);
        tracep->declBit(c+9309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(1) OF", false,-1);
        tracep->declBit(c+9310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(1) UF", false,-1);
        tracep->declBit(c+9311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(1) NX", false,-1);
        tracep->declBit(c+9312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(2) NV", false,-1);
        tracep->declBit(c+9313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(2) DZ", false,-1);
        tracep->declBit(c+9314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(2) OF", false,-1);
        tracep->declBit(c+9315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(2) UF", false,-1);
        tracep->declBit(c+9316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(2) NX", false,-1);
        tracep->declBit(c+9317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(3) NV", false,-1);
        tracep->declBit(c+9318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(3) DZ", false,-1);
        tracep->declBit(c+9319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(3) OF", false,-1);
        tracep->declBit(c+9320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(3) UF", false,-1);
        tracep->declBit(c+9321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(3) NX", false,-1);
        tracep->declBit(c+9322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(4) NV", false,-1);
        tracep->declBit(c+9323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(4) DZ", false,-1);
        tracep->declBit(c+9324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(4) OF", false,-1);
        tracep->declBit(c+9325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(4) UF", false,-1);
        tracep->declBit(c+9326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_special_status(4) NX", false,-1);
        tracep->declBus(c+9327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result_is_special", false,-1, 4,0);
        tracep->declBus(c+9328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_a", false,-1, 9,0);
        tracep->declBus(c+9329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_b", false,-1, 9,0);
        tracep->declBus(c+9330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_c", false,-1, 9,0);
        tracep->declBus(c+9331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_addend", false,-1, 9,0);
        tracep->declBus(c+9332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_product", false,-1, 9,0);
        tracep->declBus(c+9333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_difference", false,-1, 9,0);
        tracep->declBus(c+9334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi tentative_exponent", false,-1, 9,0);
        tracep->declBus(c+9335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi addend_shamt", false,-1, 4,0);
        tracep->declBus(c+9336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mantissa_a", false,-1, 7,0);
        tracep->declBus(c+9337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mantissa_b", false,-1, 7,0);
        tracep->declBus(c+9338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mantissa_c", false,-1, 7,0);
        tracep->declBus(c+9339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi product", false,-1, 15,0);
        tracep->declBus(c+9340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi product_shifted", false,-1, 27,0);
        tracep->declBus(c+9532,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi addend_after_shift", false,-1, 27,0);
        tracep->declBus(c+9533,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi addend_sticky_bits", false,-1, 7,0);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sticky_before_add", false,-1);
        tracep->declBus(c+13405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi addend_shifted", false,-1, 27,0);
        tracep->declBit(c+13406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi inject_carry_in", false,-1);
        tracep->declBus(c+13407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_raw", false,-1, 28,0);
        tracep->declBit(c+13408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_carry", false,-1);
        tracep->declBus(c+9535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum", false,-1, 27,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi final_sign", false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi effective_subtraction_q", false,-1);
        tracep->declBus(c+9332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_product_q", false,-1, 9,0);
        tracep->declBus(c+9333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi exponent_difference_q", false,-1, 9,0);
        tracep->declBus(c+9334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi tentative_exponent_q", false,-1, 9,0);
        tracep->declBus(c+9335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi addend_shamt_q", false,-1, 4,0);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sticky_before_add_q", false,-1);
        tracep->declBus(c+9535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_q", false,-1, 27,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi final_sign_q", false,-1);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi dst_fmt_q2", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi rnd_mode_q", false,-1, 2,0);
        tracep->declBit(c+9296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi result_is_special_q", false,-1);
        tracep->declBit(c+9341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_result_q sign", false,-1);
        tracep->declBus(c+9342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_result_q exponent", false,-1, 7,0);
        tracep->declBus(c+9343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_result_q mantissa", false,-1, 6,0);
        tracep->declBit(c+9291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status_q NV", false,-1);
        tracep->declBit(c+9292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status_q DZ", false,-1);
        tracep->declBit(c+9293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status_q OF", false,-1);
        tracep->declBit(c+9294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status_q UF", false,-1);
        tracep->declBit(c+9295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi special_status_q NX", false,-1);
        tracep->declBus(c+9288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_eff_sub_q", false,-1, 0,0);
        tracep->declBus(c+9332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_exp_prod_q(0)", false,-1, 9,0);
        tracep->declBus(c+9333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_exp_diff_q(0)", false,-1, 9,0);
        tracep->declBus(c+9334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_tent_exp_q(0)", false,-1, 9,0);
        tracep->declBus(c+9335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_add_shamt_q(0)", false,-1, 4,0);
        tracep->declBus(c+9534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_sticky_q", false,-1, 0,0);
        tracep->declBus(c+9535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_sum_q(0)", false,-1, 27,0);
        tracep->declBus(c+9536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_final_sign_q", false,-1, 0,0);
        tracep->declBus(c+8528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_dst_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+9296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_res_is_spec_q", false,-1, 0,0);
        tracep->declBit(c+9341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_res_q(0) sign", false,-1);
        tracep->declBus(c+9342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_res_q(0) exponent", false,-1, 7,0);
        tracep->declBus(c+9343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_res_q(0) mantissa", false,-1, 6,0);
        tracep->declBit(c+9291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_stat_q(0) NV", false,-1);
        tracep->declBit(c+9292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_stat_q(0) DZ", false,-1);
        tracep->declBit(c+9293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_stat_q(0) OF", false,-1);
        tracep->declBit(c+9294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_stat_q(0) UF", false,-1);
        tracep->declBit(c+9295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_spec_stat_q(0) NX", false,-1);
        tracep->declBit(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi mid_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+9537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_lower", false,-1, 18,0);
        tracep->declBus(c+9456,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi leading_zero_count", false,-1, 4,0);
        tracep->declBus(c+9457,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi leading_zero_count_sgn", false,-1, 5,0);
        tracep->declBit(c+9458,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi lzc_zeroes", false,-1);
        tracep->declBus(c+13409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi norm_shamt", false,-1, 4,0);
        tracep->declBus(c+9447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi normalized_exponent", false,-1, 9,0);
        tracep->declBus(c+9448,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_shifted", false,-1, 28,0);
        tracep->declBus(c+9449,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi final_mantissa", false,-1, 8,0);
        tracep->declBus(c+9450,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sum_sticky_bits", false,-1, 18,0);
        tracep->declBit(c+13410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi sticky_after_norm", false,-1);
        tracep->declBus(c+9451,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi final_exponent", false,-1, 9,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi pre_round_sign", false,-1);
        tracep->declBus(c+11986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi pre_round_abs", false,-1, 14,0);
        tracep->declBus(c+11987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi round_sticky_bits", false,-1, 1,0);
        tracep->declBit(c+9452,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi of_before_round", false,-1);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi of_after_round", false,-1);
        tracep->declBit(c+9453,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi uf_before_round", false,-1);
        tracep->declBit(c+11989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi uf_after_round", false,-1);
        tracep->declBus(c+11990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_pre_round_abs(0)", false,-1, 14,0);
        tracep->declBus(c+11991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_pre_round_abs(1)", false,-1, 14,0);
        tracep->declBus(c+11992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_pre_round_abs(2)", false,-1, 14,0);
        tracep->declBus(c+11993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_pre_round_abs(3)", false,-1, 14,0);
        tracep->declBus(c+11994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_pre_round_abs(4)", false,-1, 14,0);
        tracep->declBus(c+11995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_round_sticky_bits(0)", false,-1, 1,0);
        tracep->declBus(c+11996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_round_sticky_bits(1)", false,-1, 1,0);
        tracep->declBus(c+11997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_round_sticky_bits(2)", false,-1, 1,0);
        tracep->declBus(c+11998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_round_sticky_bits(3)", false,-1, 1,0);
        tracep->declBus(c+11999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_round_sticky_bits(4)", false,-1, 1,0);
        tracep->declBus(c+12000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_of_after_round", false,-1, 4,0);
        tracep->declBus(c+12001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_uf_after_round", false,-1, 4,0);
        tracep->declBit(c+13411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi rounded_sign", false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi rounded_abs", false,-1, 14,0);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi result_zero", false,-1);
        tracep->declBus(c+12004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result(0)", false,-1, 15,0);
        tracep->declBus(c+12005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result(1)", false,-1, 15,0);
        tracep->declBus(c+12006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result(2)", false,-1, 15,0);
        tracep->declBus(c+12007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result(3)", false,-1, 15,0);
        tracep->declBus(c+12008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_result(4)", false,-1, 15,0);
        tracep->declBus(c+12009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_result", false,-1, 15,0);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_status NV", false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_status DZ", false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_status OF", false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_status UF", false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi regular_status NX", false,-1);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi result_d", false,-1, 15,0);
        tracep->declBit(c+9422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_d NV", false,-1);
        tracep->declBit(c+9423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_d DZ", false,-1);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_d OF", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_d UF", false,-1);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi status_d NX", false,-1);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_result_q(0)", false,-1, 15,0);
        tracep->declBit(c+9422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_status_q(0) NV", false,-1);
        tracep->declBit(c+9423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_status_q(0) DZ", false,-1);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_status_q(0) OF", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_status_q(0) UF", false,-1);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_status_q(0) NX", false,-1);
        tracep->declBit(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+11979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi out_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+9344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format trimmed_ops(0)", false,-1, 15,0);
        tracep->declBus(c+9345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format trimmed_ops(1)", false,-1, 15,0);
        tracep->declBus(c+9346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format trimmed_ops(2)", false,-1, 15,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13845,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] QNAN_EXPONENT", false,-1, 7,0);
        tracep->declBus(c+13846,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] QNAN_MANTISSA", false,-1, 6,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] ZERO_MANTISSA", false,-1, 6,0);
        tracep->declBus(c+9347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[0] active_format special_results special_res", false,-1, 15,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13848,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] QNAN_EXPONENT", false,-1, 4,0);
        tracep->declBus(c+13849,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] QNAN_MANTISSA", false,-1, 1,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[1] ZERO_MANTISSA", false,-1, 1,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13848,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] QNAN_EXPONENT", false,-1, 4,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] QNAN_MANTISSA", false,-1, 9,0);
        tracep->declBus(c+13851,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[2] ZERO_MANTISSA", false,-1, 9,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13852,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] QNAN_EXPONENT", false,-1, 10,0);
        tracep->declQuad(c+13853,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] QNAN_MANTISSA", false,-1, 51,0);
        tracep->declQuad(c+13855,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[3] ZERO_MANTISSA", false,-1, 51,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13845,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] QNAN_EXPONENT", false,-1, 7,0);
        tracep->declBus(c+13857,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] QNAN_MANTISSA", false,-1, 22,0);
        tracep->declBus(c+13858,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_special_results[4] ZERO_MANTISSA", false,-1, 22,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+9454,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[0] pre_round_exponent", false,-1, 7,0);
        tracep->declBus(c+9455,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[0] pre_round_mantissa", false,-1, 6,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[1] pre_round_exponent", false,-1, 4,0);
        tracep->declBus(c+13860,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[1] pre_round_mantissa", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13861,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[2] pre_round_exponent", false,-1, 4,0);
        tracep->declBus(c+13862,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[2] pre_round_mantissa", false,-1, 9,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[3] pre_round_exponent", false,-1, 10,0);
        tracep->declQuad(c+13864,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[3] pre_round_mantissa", false,-1, 51,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13866,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[4] pre_round_exponent", false,-1, 7,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_res_assemble[4] pre_round_mantissa", false,-1, 22,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi gen_sign_inject[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc MODE", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc in_i", false,-1, 18,0);
        tracep->declBus(c+9456,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc cnt_o", false,-1, 4,0);
        tracep->declBit(c+9458,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc empty_o", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(0)", false,-1, 4,0);
        tracep->declBus(c+146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(1)", false,-1, 4,0);
        tracep->declBus(c+147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(2)", false,-1, 4,0);
        tracep->declBus(c+148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(3)", false,-1, 4,0);
        tracep->declBus(c+149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(4)", false,-1, 4,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(5)", false,-1, 4,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(6)", false,-1, 4,0);
        tracep->declBus(c+152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(7)", false,-1, 4,0);
        tracep->declBus(c+153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(8)", false,-1, 4,0);
        tracep->declBus(c+154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(9)", false,-1, 4,0);
        tracep->declBus(c+155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(10)", false,-1, 4,0);
        tracep->declBus(c+156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(11)", false,-1, 4,0);
        tracep->declBus(c+157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(12)", false,-1, 4,0);
        tracep->declBus(c+158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(13)", false,-1, 4,0);
        tracep->declBus(c+159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(14)", false,-1, 4,0);
        tracep->declBus(c+160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(15)", false,-1, 4,0);
        tracep->declBus(c+161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(16)", false,-1, 4,0);
        tracep->declBus(c+162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(17)", false,-1, 4,0);
        tracep->declBus(c+163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_lut(18)", false,-1, 4,0);
        tracep->declBus(c+9459,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc sel_nodes", false,-1, 31,0);
        tracep->declBus(c+9460,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(0)", false,-1, 4,0);
        tracep->declBus(c+9461,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(1)", false,-1, 4,0);
        tracep->declBus(c+9462,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(2)", false,-1, 4,0);
        tracep->declBus(c+9463,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(3)", false,-1, 4,0);
        tracep->declBus(c+9464,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(4)", false,-1, 4,0);
        tracep->declBus(c+9465,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(5)", false,-1, 4,0);
        tracep->declBus(c+9466,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(6)", false,-1, 4,0);
        tracep->declBus(c+9467,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(7)", false,-1, 4,0);
        tracep->declBus(c+9468,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(8)", false,-1, 4,0);
        tracep->declBus(c+9469,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(9)", false,-1, 4,0);
        tracep->declBus(c+9470,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(10)", false,-1, 4,0);
        tracep->declBus(c+9471,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(11)", false,-1, 4,0);
        tracep->declBus(c+9472,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(12)", false,-1, 4,0);
        tracep->declBus(c+9473,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(13)", false,-1, 4,0);
        tracep->declBus(c+9474,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(14)", false,-1, 4,0);
        tracep->declBus(c+9475,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(15)", false,-1, 4,0);
        tracep->declBus(c+9476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(16)", false,-1, 4,0);
        tracep->declBus(c+9477,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(17)", false,-1, 4,0);
        tracep->declBus(c+9478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(18)", false,-1, 4,0);
        tracep->declBus(c+9479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(19)", false,-1, 4,0);
        tracep->declBus(c+9480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(20)", false,-1, 4,0);
        tracep->declBus(c+9481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(21)", false,-1, 4,0);
        tracep->declBus(c+9482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(22)", false,-1, 4,0);
        tracep->declBus(c+9483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(23)", false,-1, 4,0);
        tracep->declBus(c+9484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(24)", false,-1, 4,0);
        tracep->declBus(c+9485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(25)", false,-1, 4,0);
        tracep->declBus(c+9486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(26)", false,-1, 4,0);
        tracep->declBus(c+9487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(27)", false,-1, 4,0);
        tracep->declBus(c+9488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(28)", false,-1, 4,0);
        tracep->declBus(c+9489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(29)", false,-1, 4,0);
        tracep->declBus(c+9490,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(30)", false,-1, 4,0);
        tracep->declBus(c+9491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc index_nodes(31)", false,-1, 4,0);
        tracep->declBus(c+9538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc in_tmp", false,-1, 18,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_lzc gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding AbsWidth", false,-1, 31,0);
        tracep->declBus(c+11986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding abs_value_i", false,-1, 14,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding sign_i", false,-1);
        tracep->declBus(c+11987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding round_sticky_bits_i", false,-1, 1,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding rnd_mode_i", false,-1, 2,0);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding effective_subtraction_i", false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding abs_rounded_o", false,-1, 14,0);
        tracep->declBit(c+13411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding sign_o", false,-1);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding exact_zero_o", false,-1);
        tracep->declBit(c+13412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi i_fpnew_rounding round_up", false,-1);
        tracep->declBus(c+13869,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier FpFormat", false,-1, 2,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier NumOperands", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier WIDTH", false,-1, 31,0);
        tracep->declBus(c+9344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier operands_i(0)", false,-1, 15,0);
        tracep->declBus(c+9345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier operands_i(1)", false,-1, 15,0);
        tracep->declBus(c+9346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier operands_i(2)", false,-1, 15,0);
        tracep->declBus(c+9348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier is_boxed_i", false,-1, 2,0);
        tracep->declBit(c+9349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_normal", false,-1);
        tracep->declBit(c+9350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_subnormal", false,-1);
        tracep->declBit(c+9351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_zero", false,-1);
        tracep->declBit(c+9352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_inf", false,-1);
        tracep->declBit(c+9353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_nan", false,-1);
        tracep->declBit(c+9354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_signalling", false,-1);
        tracep->declBit(c+9355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_quiet", false,-1);
        tracep->declBit(c+9356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_boxed", false,-1);
        tracep->declBit(c+9357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_normal", false,-1);
        tracep->declBit(c+9358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_subnormal", false,-1);
        tracep->declBit(c+9359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_zero", false,-1);
        tracep->declBit(c+9360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_inf", false,-1);
        tracep->declBit(c+9361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_nan", false,-1);
        tracep->declBit(c+9362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_signalling", false,-1);
        tracep->declBit(c+9363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_quiet", false,-1);
        tracep->declBit(c+9364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(1) is_boxed", false,-1);
        tracep->declBit(c+9365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_normal", false,-1);
        tracep->declBit(c+9366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_subnormal", false,-1);
        tracep->declBit(c+9367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_zero", false,-1);
        tracep->declBit(c+9368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_inf", false,-1);
        tracep->declBit(c+9369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_nan", false,-1);
        tracep->declBit(c+9370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_signalling", false,-1);
        tracep->declBit(c+9371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_quiet", false,-1);
        tracep->declBit(c+9372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(2) is_boxed", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier MAN_BITS", false,-1, 31,0);
        tracep->declBit(c+9373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value sign", false,-1);
        tracep->declBus(c+9374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value exponent", false,-1, 7,0);
        tracep->declBus(c+9375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value mantissa", false,-1, 6,0);
        tracep->declBit(c+9376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_boxed", false,-1);
        tracep->declBit(c+9377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_normal", false,-1);
        tracep->declBit(c+9378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_inf", false,-1);
        tracep->declBit(c+9379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_nan", false,-1);
        tracep->declBit(c+9380,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_signalling", false,-1);
        tracep->declBit(c+9381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_quiet", false,-1);
        tracep->declBit(c+9382,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_zero", false,-1);
        tracep->declBit(c+9383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_subnormal", false,-1);
        tracep->declBit(c+9384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] value sign", false,-1);
        tracep->declBus(c+9385,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] value exponent", false,-1, 7,0);
        tracep->declBus(c+9386,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] value mantissa", false,-1, 6,0);
        tracep->declBit(c+9387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_boxed", false,-1);
        tracep->declBit(c+9388,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_normal", false,-1);
        tracep->declBit(c+9389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_inf", false,-1);
        tracep->declBit(c+9390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_nan", false,-1);
        tracep->declBit(c+9391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_signalling", false,-1);
        tracep->declBit(c+9392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_quiet", false,-1);
        tracep->declBit(c+9393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_zero", false,-1);
        tracep->declBit(c+9394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[1] is_subnormal", false,-1);
        tracep->declBit(c+9395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] value sign", false,-1);
        tracep->declBus(c+9396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] value exponent", false,-1, 7,0);
        tracep->declBus(c+9397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] value mantissa", false,-1, 6,0);
        tracep->declBit(c+9398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_boxed", false,-1);
        tracep->declBit(c+9399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_normal", false,-1);
        tracep->declBit(c+9400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_inf", false,-1);
        tracep->declBit(c+9401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_nan", false,-1);
        tracep->declBit(c+9402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_signalling", false,-1);
        tracep->declBit(c+9403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_quiet", false,-1);
        tracep->declBit(c+9404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_zero", false,-1);
        tracep->declBit(c+9405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_fma_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[2] is_subnormal", false,-1);
        tracep->declBus(c+13870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+13871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+13872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+13873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+9066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+9067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+8554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+8555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+8556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+8557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+13413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+12015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+8554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+8555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+8556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+8557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format in_valid", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+12015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+13413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+8554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+8555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+8556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+8557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+8562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+8555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+8556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+8557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+8575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+8576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+8580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+8581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+8582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+8583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+8584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+8588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+8589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+8593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+8596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+8599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+8600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+8601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+8603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+8606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+8607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+8608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+8609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+8611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+8612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+8613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+8614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+8615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+8616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+8617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+13415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+6722,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+13416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+8788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+8789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+8690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+8691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+8692,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+8693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+13874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8548,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8550,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+8790,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+13875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+13876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+8690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+8693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8696,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8697,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8698,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8699,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+8691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+8703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8793,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+13878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat", false,-1, 2,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+13879,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i", false,-1, 1,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+13880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i", false,-1);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i", false,-1);
        tracep->declBus(c+218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV", false,-1);
        tracep->declBit(c+220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ", false,-1);
        tracep->declBit(c+221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF", false,-1);
        tracep->declBit(c+222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF", false,-1);
        tracep->declBit(c+223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX", false,-1);
        tracep->declBit(c+13882,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+13883,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o", false,-1);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o", false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i", false,-1);
        tracep->declBit(c+13885,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+13884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op", false,-1);
        tracep->declBus(c+13887,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result", false,-1, 15,0);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result", false,-1, 31,0);
        tracep->declBus(c+224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result", false,-1, 31,0);
        tracep->declBus(c+225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result", false,-1, 31,0);
        tracep->declBit(c+13889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+13890,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+13891,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+13892,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+13893,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+13894,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBus(c+13895,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)", false,-1, 9,0);
        tracep->declBit(c+13896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+13897,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial", false,-1, 0,0);
        tracep->declBus(c+13898,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy", false,-1, 0,0);
        tracep->declBus(c+13899,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class", false,-1, 0,0);
        tracep->declBit(c+13900,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector", false,-1);
        tracep->declBit(c+13901,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS", false,-1, 31,0);
        tracep->declBus(c+13887,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result", false,-1, 15,0);
        tracep->declBit(c+226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign", false,-1);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+9407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 15,0);
        tracep->declBus(c+9408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 15,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 15,0);
        tracep->declBit(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+13904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+13911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+13912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+9071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+9073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+13417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+12017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice FMT", false,-1, 2,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice REG", false,-1, 31,0);
        tracep->declBit(c+8998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice in_valid", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+12017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+13417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+8635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+8636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+8637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+8638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+8639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+8640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+8641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+8643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+8644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+8645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+8646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+8647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+8648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+8650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+8651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+8652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+8653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+8654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+8655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+8656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+8657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+8658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+8659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+8660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+8661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+8662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+8663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+8664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+8665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+8666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+8667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+8668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+8669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+8670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+8671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+8672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+8673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+8674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+8675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+8676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+8677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+8678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+8679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+8680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+8681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+13419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+3023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+13420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+8794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+8713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+8714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+8715,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+8716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+13913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8552,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+8796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+8797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+13914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+13915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+8713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+8716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8717,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8720,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8723,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8724,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+8714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+8726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice Width", false,-1, 31,0);
        tracep->declBus(c+13917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig", false,-1, 0,3);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+9071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+9073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+13920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i", false,-1);
        tracep->declBit(c+8998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i", false,-1);
        tracep->declBit(c+286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i", false,-1);
        tracep->declBus(c+287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV", false,-1);
        tracep->declBit(c+289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ", false,-1);
        tracep->declBit(c+290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF", false,-1);
        tracep->declBit(c+291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF", false,-1);
        tracep->declBit(c+292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX", false,-1);
        tracep->declBit(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+13922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o", false,-1);
        tracep->declBit(c+293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o", false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i", false,-1);
        tracep->declBit(c+294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS", false,-1, 31,0);
        tracep->declBus(c+295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready", false,-1, 1,0);
        tracep->declBus(c+296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op", false,-1);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt", false,-1, 2,0);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data", false,-1, 4,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op", false,-1, 1,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d", false,-1, 2,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q", false,-1, 2,0);
        tracep->declBit(c+8538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast", false,-1);
        tracep->declBit(c+8539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast", false,-1);
        tracep->declBus(c+297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)", false,-1, 31,0);
        tracep->declBus(c+302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+13924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result", false,-1, 31,0);
        tracep->declBus(c+13925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d", false,-1, 31,0);
        tracep->declBus(c+13926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q", false,-1, 31,0);
        tracep->declBit(c+306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX", false,-1);
        tracep->declBit(c+311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) NV", false,-1);
        tracep->declBit(c+312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) DZ", false,-1);
        tracep->declBit(c+313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) OF", false,-1);
        tracep->declBit(c+314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) UF", false,-1);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(1) NX", false,-1);
        tracep->declBus(c+13927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit", false,-1, 1,0);
        tracep->declBit(c+13928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)", false,-1);
        tracep->declBit(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(1)", false,-1);
        tracep->declBus(c+13930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)", false,-1, 4,0);
        tracep->declBus(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(1)", false,-1, 4,0);
        tracep->declBus(c+316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy", false,-1, 1,0);
        tracep->declBit(c+13932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector", false,-1);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt", false,-1, 2,0);
        tracep->declBit(c+13934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op", false,-1, 1,0);
        tracep->declBus(c+9409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op", false,-1, 4,0);
        tracep->declBus(c+9410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)", false,-1, 1,0);
        tracep->declBus(c+9411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)", false,-1, 1,0);
        tracep->declBus(c+9412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)", false,-1, 1,0);
        tracep->declBus(c+9413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)", false,-1, 1,0);
        tracep->declBus(c+9414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)", false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE", false,-1, 31,0);
        tracep->declBus(c+13935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result", false,-1, 15,0);
        tracep->declBit(c+8998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+13940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+9415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 15,0);
        tracep->declBus(c+9416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 15,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 15,0);
        tracep->declBit(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+13943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+13944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+13945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+13946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE", false,-1, 31,0);
        tracep->declBus(c+13947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] local_result", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[1] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBit(c+318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+13954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+13791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+13956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+9075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+9077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+9079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+8999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+6733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+6734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+6735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+6737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+6738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+6739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+13421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+12924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+6733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+6734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+6735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+6737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+6738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+6739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+9000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format in_valid", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+12924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+13421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+6733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+6734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+6735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+6737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+6738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+6739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+8682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+6733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+6734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+6735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+6737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+6738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+6739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+6740,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+6741,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+6742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+6743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+6744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+6745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+6746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+6747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+6748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+6749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+6750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+6751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+6752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+6753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+6754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+6755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+6756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+6757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+6758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+6759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+6760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+6761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+6762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+6763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+6764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+6765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+6766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+6767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+6768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+6769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+6770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+6771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+6772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+6773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+6774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+6775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+6776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+6777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+6778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+6779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+6780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+6781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+6782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+6783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+6785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+6786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+6787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+12925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+13422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+13423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+8736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+8737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+8738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+8739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+13957,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+13958,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+13959,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+8736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+8739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8740,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8741,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8802,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+8737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+8749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+8751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+8752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+8753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+8754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+8755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+8756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+8757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+8758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat", false,-1, 2,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+9417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i", false,-1, 2,0);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i", false,-1);
        tracep->declBit(c+9000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i", false,-1);
        tracep->declBus(c+377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV", false,-1);
        tracep->declBit(c+379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ", false,-1);
        tracep->declBit(c+380,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF", false,-1);
        tracep->declBit(c+381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF", false,-1);
        tracep->declBit(c+382,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX", false,-1);
        tracep->declBit(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+13966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o", false,-1);
        tracep->declBit(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o", false,-1);
        tracep->declBit(c+12926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i", false,-1);
        tracep->declBit(c+13968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op", false,-1);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result", false,-1, 15,0);
        tracep->declBus(c+13971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result", false,-1, 31,0);
        tracep->declBus(c+383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result", false,-1, 31,0);
        tracep->declBus(c+384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result", false,-1, 31,0);
        tracep->declBit(c+13972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+13973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+13974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+13975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+13976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+13977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBus(c+13978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)", false,-1, 9,0);
        tracep->declBit(c+13979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+13980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial", false,-1, 0,0);
        tracep->declBus(c+13981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy", false,-1, 0,0);
        tracep->declBus(c+13982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class", false,-1, 0,0);
        tracep->declBit(c+13983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector", false,-1);
        tracep->declBit(c+13984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS", false,-1, 31,0);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result", false,-1, 15,0);
        tracep->declBit(c+385,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign", false,-1);
        tracep->declBit(c+9000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+12926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+9418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 15,0);
        tracep->declBus(c+9419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 15,0);
        tracep->declBus(c+9420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(2)", false,-1, 15,0);
        tracep->declBus(c+13985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 15,0);
        tracep->declBit(c+13986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+13987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+13988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+13989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+13990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+388,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+3288,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+11850,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+2706,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(0)", false,-1, 31,0);
        tracep->declBus(c+2707,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(1)", false,-1, 31,0);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(2)", false,-1, 31,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(3)", false,-1, 31,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(4)", false,-1, 31,0);
        tracep->declBus(c+2711,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(5)", false,-1, 31,0);
        tracep->declBus(c+2712,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(6)", false,-1, 31,0);
        tracep->declBus(c+2713,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(7)", false,-1, 31,0);
        tracep->declBus(c+2714,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(8)", false,-1, 31,0);
        tracep->declBus(c+2715,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(9)", false,-1, 31,0);
        tracep->declBus(c+2716,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(10)", false,-1, 31,0);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(11)", false,-1, 31,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(12)", false,-1, 31,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(13)", false,-1, 31,0);
        tracep->declBus(c+2720,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(14)", false,-1, 31,0);
        tracep->declBus(c+2721,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(15)", false,-1, 31,0);
        tracep->declBus(c+2722,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(16)", false,-1, 31,0);
        tracep->declBus(c+2723,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(17)", false,-1, 31,0);
        tracep->declBus(c+2724,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(18)", false,-1, 31,0);
        tracep->declBus(c+2725,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(19)", false,-1, 31,0);
        tracep->declBus(c+2726,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(20)", false,-1, 31,0);
        tracep->declBus(c+2727,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(21)", false,-1, 31,0);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(22)", false,-1, 31,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(23)", false,-1, 31,0);
        tracep->declBus(c+2730,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(24)", false,-1, 31,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(25)", false,-1, 31,0);
        tracep->declBus(c+2732,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(26)", false,-1, 31,0);
        tracep->declBus(c+2733,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(27)", false,-1, 31,0);
        tracep->declBus(c+2734,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(28)", false,-1, 31,0);
        tracep->declBus(c+2735,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(29)", false,-1, 31,0);
        tracep->declBus(c+2736,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(30)", false,-1, 31,0);
        tracep->declBus(c+2737,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(31)", false,-1, 31,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(1)", false,-1, 31,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(2)", false,-1, 31,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(3)", false,-1, 31,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(4)", false,-1, 31,0);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(5)", false,-1, 31,0);
        tracep->declBus(c+2743,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(6)", false,-1, 31,0);
        tracep->declBus(c+2744,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(7)", false,-1, 31,0);
        tracep->declBus(c+2745,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(8)", false,-1, 31,0);
        tracep->declBus(c+2746,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(9)", false,-1, 31,0);
        tracep->declBus(c+2747,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(10)", false,-1, 31,0);
        tracep->declBus(c+2748,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(11)", false,-1, 31,0);
        tracep->declBus(c+2749,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(12)", false,-1, 31,0);
        tracep->declBus(c+2750,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(13)", false,-1, 31,0);
        tracep->declBus(c+2751,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(14)", false,-1, 31,0);
        tracep->declBus(c+2752,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(15)", false,-1, 31,0);
        tracep->declBus(c+2753,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(16)", false,-1, 31,0);
        tracep->declBus(c+2754,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(17)", false,-1, 31,0);
        tracep->declBus(c+2755,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(18)", false,-1, 31,0);
        tracep->declBus(c+2756,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(19)", false,-1, 31,0);
        tracep->declBus(c+2757,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(20)", false,-1, 31,0);
        tracep->declBus(c+2758,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(21)", false,-1, 31,0);
        tracep->declBus(c+2759,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(22)", false,-1, 31,0);
        tracep->declBus(c+2760,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(23)", false,-1, 31,0);
        tracep->declBus(c+2761,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(24)", false,-1, 31,0);
        tracep->declBus(c+2762,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(25)", false,-1, 31,0);
        tracep->declBus(c+2763,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(26)", false,-1, 31,0);
        tracep->declBus(c+2764,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(27)", false,-1, 31,0);
        tracep->declBus(c+2765,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(28)", false,-1, 31,0);
        tracep->declBus(c+2766,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(29)", false,-1, 31,0);
        tracep->declBus(c+2767,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(30)", false,-1, 31,0);
        tracep->declBus(c+2768,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(31)", false,-1, 31,0);
        tracep->declBus(c+11781,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+13992,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file RVF", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file DataWidth", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rst_ni", false,-1);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+13254,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+3286,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_c_i", false,-1, 4,0);
        tracep->declBus(c+13424,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_c_o", false,-1, 31,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+11778,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_i", false,-1);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+2769,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(0)", false,-1, 31,0);
        tracep->declBus(c+2770,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(1)", false,-1, 31,0);
        tracep->declBus(c+2771,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(2)", false,-1, 31,0);
        tracep->declBus(c+2772,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(3)", false,-1, 31,0);
        tracep->declBus(c+2773,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(4)", false,-1, 31,0);
        tracep->declBus(c+2774,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(5)", false,-1, 31,0);
        tracep->declBus(c+2775,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(6)", false,-1, 31,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(7)", false,-1, 31,0);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(8)", false,-1, 31,0);
        tracep->declBus(c+2778,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(9)", false,-1, 31,0);
        tracep->declBus(c+2779,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(10)", false,-1, 31,0);
        tracep->declBus(c+2780,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(11)", false,-1, 31,0);
        tracep->declBus(c+2781,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(12)", false,-1, 31,0);
        tracep->declBus(c+2782,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(13)", false,-1, 31,0);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(14)", false,-1, 31,0);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(15)", false,-1, 31,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(16)", false,-1, 31,0);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(17)", false,-1, 31,0);
        tracep->declBus(c+2787,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(18)", false,-1, 31,0);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(19)", false,-1, 31,0);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(20)", false,-1, 31,0);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(21)", false,-1, 31,0);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(22)", false,-1, 31,0);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(23)", false,-1, 31,0);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(24)", false,-1, 31,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(25)", false,-1, 31,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(26)", false,-1, 31,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(27)", false,-1, 31,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(28)", false,-1, 31,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(29)", false,-1, 31,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(30)", false,-1, 31,0);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(31)", false,-1, 31,0);
        tracep->declBus(c+2769,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(0)", false,-1, 31,0);
        tracep->declBus(c+2770,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(1)", false,-1, 31,0);
        tracep->declBus(c+2771,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(2)", false,-1, 31,0);
        tracep->declBus(c+2772,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(3)", false,-1, 31,0);
        tracep->declBus(c+2773,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(4)", false,-1, 31,0);
        tracep->declBus(c+2774,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(5)", false,-1, 31,0);
        tracep->declBus(c+2775,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(6)", false,-1, 31,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(7)", false,-1, 31,0);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(8)", false,-1, 31,0);
        tracep->declBus(c+2778,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(9)", false,-1, 31,0);
        tracep->declBus(c+2779,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(10)", false,-1, 31,0);
        tracep->declBus(c+2780,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(11)", false,-1, 31,0);
        tracep->declBus(c+2781,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(12)", false,-1, 31,0);
        tracep->declBus(c+2782,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(13)", false,-1, 31,0);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(14)", false,-1, 31,0);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(15)", false,-1, 31,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(16)", false,-1, 31,0);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(17)", false,-1, 31,0);
        tracep->declBus(c+2787,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(18)", false,-1, 31,0);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(19)", false,-1, 31,0);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(20)", false,-1, 31,0);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(21)", false,-1, 31,0);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(22)", false,-1, 31,0);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(23)", false,-1, 31,0);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(24)", false,-1, 31,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(25)", false,-1, 31,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(26)", false,-1, 31,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(27)", false,-1, 31,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(28)", false,-1, 31,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(29)", false,-1, 31,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(30)", false,-1, 31,0);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(31)", false,-1, 31,0);
        tracep->declBus(c+11782,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_dec", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top intr_interface clock", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top intr_interface reset", false,-1);
        tracep->declBit(c+11318,"Azadi_top_verilator top_verilator u_top intr_interface req_i", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_top intr_interface we_i", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator u_top intr_interface err_o", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+2583,"Azadi_top_verilator top_verilator u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+13177,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+2584,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_top data_interface clock", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top data_interface reset", false,-1);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top data_interface req_i", false,-1);
        tracep->declBit(c+9893,"Azadi_top_verilator top_verilator u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator u_top data_interface we_i", false,-1);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+9894,"Azadi_top_verilator top_verilator u_top data_interface valid_o", false,-1);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+9896,"Azadi_top_verilator top_verilator u_top data_interface err_o", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+13425,"Azadi_top_verilator top_verilator u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+13426,"Azadi_top_verilator top_verilator u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+11299,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+13427,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module NrHarts", false,-1, 31,0);
        tracep->declBus(c+13652,"Azadi_top_verilator top_verilator debug_module IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator debug_module DirectDmiTap", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module rst_ni", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module testmode_i", false,-1);
        tracep->declBit(c+11854,"Azadi_top_verilator top_verilator debug_module ndmreset_o", false,-1);
        tracep->declBit(c+11855,"Azadi_top_verilator top_verilator debug_module dmactive_o", false,-1);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator debug_module debug_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module unavailable_i", false,-1, 0,0);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator debug_module tl_d_i a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator debug_module tl_d_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator debug_module tl_d_i a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator debug_module tl_d_i a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator debug_module tl_d_i a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator debug_module tl_d_i a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator debug_module tl_d_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator debug_module tl_d_i a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator debug_module tl_d_i d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator debug_module tl_d_o d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator debug_module tl_d_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator debug_module tl_d_o d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator debug_module tl_d_o d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator debug_module tl_d_o d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator debug_module tl_d_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator debug_module tl_d_o d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator debug_module tl_d_o d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator debug_module tl_d_o a_ready", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator debug_module tl_h_o a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator debug_module tl_h_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator debug_module tl_h_o a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator debug_module tl_h_o a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator debug_module tl_h_o a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator debug_module tl_h_o a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator debug_module tl_h_o a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator debug_module tl_h_o a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator debug_module tl_h_o d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator debug_module tl_h_i d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator debug_module tl_h_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator debug_module tl_h_i d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator debug_module tl_h_i d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator debug_module tl_h_i d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator debug_module tl_h_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator debug_module tl_h_i d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator debug_module tl_h_i d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator debug_module tl_h_i a_ready", false,-1);
        tracep->declBit(c+856,"Azadi_top_verilator top_verilator debug_module jtag_req_i tck", false,-1);
        tracep->declBit(c+857,"Azadi_top_verilator top_verilator debug_module jtag_req_i tms", false,-1);
        tracep->declBit(c+858,"Azadi_top_verilator top_verilator debug_module jtag_req_i trst_n", false,-1);
        tracep->declBit(c+859,"Azadi_top_verilator top_verilator debug_module jtag_req_i tdi", false,-1);
        tracep->declBit(c+3215,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo", false,-1);
        tracep->declBit(c+3216,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo_oe", false,-1);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator debug_module BusWidth", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator debug_module SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+13999,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero1", false,-1, 31,24);
        tracep->declBus(c+14000,"Azadi_top_verilator top_verilator debug_module hartinfo(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+14001,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero0", false,-1, 19,17);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaccess", false,-1);
        tracep->declBus(c+14003,"Azadi_top_verilator top_verilator debug_module hartinfo(0) datasize", false,-1, 15,12);
        tracep->declBus(c+14004,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator debug_module halted", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator debug_module resumeack", false,-1, 0,0);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator debug_module haltreq", false,-1, 0,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module resumereq", false,-1, 0,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator debug_module clear_resumeack", false,-1);
        tracep->declBit(c+611,"Azadi_top_verilator top_verilator debug_module cmd_valid", false,-1);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator debug_module cmd cmdtype", false,-1, 7,0);
        tracep->declBus(c+613,"Azadi_top_verilator top_verilator debug_module cmd control", false,-1, 23,0);
        tracep->declBit(c+13178,"Azadi_top_verilator top_verilator debug_module cmderror_valid", false,-1);
        tracep->declBus(c+13179,"Azadi_top_verilator top_verilator debug_module cmderror", false,-1, 2,0);
        tracep->declBit(c+890,"Azadi_top_verilator top_verilator debug_module cmdbusy", false,-1);
        tracep->declBus(c+614,"Azadi_top_verilator top_verilator debug_module progbuf(0)", false,-1, 31,0);
        tracep->declBus(c+615,"Azadi_top_verilator top_verilator debug_module progbuf(1)", false,-1, 31,0);
        tracep->declBus(c+616,"Azadi_top_verilator top_verilator debug_module progbuf(2)", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module progbuf(3)", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module progbuf(4)", false,-1, 31,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator debug_module progbuf(5)", false,-1, 31,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator debug_module progbuf(6)", false,-1, 31,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator debug_module progbuf(7)", false,-1, 31,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(0)", false,-1, 31,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(1)", false,-1, 31,0);
        tracep->declBus(c+12938,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(0)", false,-1, 31,0);
        tracep->declBus(c+12939,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(1)", false,-1, 31,0);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator debug_module data_valid", false,-1);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module hartsel", false,-1, 19,0);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+12073,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+8953,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid", false,-1);
        tracep->declBit(c+625,"Azadi_top_verilator top_verilator debug_module sbreadonaddr", false,-1);
        tracep->declBit(c+626,"Azadi_top_verilator top_verilator debug_module sbautoincrement", false,-1);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator debug_module sbaccess", false,-1, 2,0);
        tracep->declBit(c+628,"Azadi_top_verilator top_verilator debug_module sbreadondata", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module sbdata_write", false,-1, 31,0);
        tracep->declBit(c+3247,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid", false,-1);
        tracep->declBit(c+8954,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module sbdata_read", false,-1, 31,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module sbdata_valid", false,-1);
        tracep->declBit(c+630,"Azadi_top_verilator top_verilator debug_module sbbusy", false,-1);
        tracep->declBit(c+3170,"Azadi_top_verilator top_verilator debug_module sberror_valid", false,-1);
        tracep->declBus(c+3171,"Azadi_top_verilator top_verilator debug_module sberror", false,-1, 2,0);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator debug_module dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator debug_module dmi_req op", false,-1, 1,0);
        tracep->declBus(c+930,"Azadi_top_verilator top_verilator debug_module dmi_req data", false,-1, 31,0);
        tracep->declBus(c+3177,"Azadi_top_verilator top_verilator debug_module dmi_rsp data", false,-1, 31,0);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator debug_module dmi_rsp resp", false,-1, 1,0);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module dmi_req_valid", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module dmi_req_ready", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid", false,-1);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dmi_rst_n", false,-1);
        tracep->declBus(c+13999,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero1", false,-1, 31,24);
        tracep->declBus(c+14000,"Azadi_top_verilator top_verilator debug_module DebugHartInfo nscratch", false,-1, 23,20);
        tracep->declBus(c+14001,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero0", false,-1, 19,17);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaccess", false,-1);
        tracep->declBus(c+14003,"Azadi_top_verilator top_verilator debug_module DebugHartInfo datasize", false,-1, 15,12);
        tracep->declBus(c+14004,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaddr", false,-1, 11,0);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator debug_module host_req", false,-1);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module host_add", false,-1, 31,0);
        tracep->declBit(c+679,"Azadi_top_verilator top_verilator debug_module host_we", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module host_wdata", false,-1, 31,0);
        tracep->declBus(c+680,"Azadi_top_verilator top_verilator debug_module host_be", false,-1, 3,0);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator debug_module host_gnt", false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module host_r_valid", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module host_r_rdata", false,-1, 31,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator debug_module host_r_err", false,-1);
        tracep->declBus(c+14005,"Azadi_top_verilator top_verilator debug_module AddressWidthWords", false,-1, 31,0);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator debug_module req", false,-1);
        tracep->declBit(c+11327,"Azadi_top_verilator top_verilator debug_module we", false,-1);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator debug_module be", false,-1, 3,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator debug_module wdata", false,-1, 31,0);
        tracep->declBus(c+13430,"Azadi_top_verilator top_verilator debug_module rdata", false,-1, 31,0);
        tracep->declBit(c+13431,"Azadi_top_verilator top_verilator debug_module rvalid", false,-1);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator debug_module addr_b", false,-1, 31,0);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator debug_module addr_w", false,-1, 29,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+930,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declBus(c+3177,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+11854,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+11855,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+13999,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero1", false,-1, 31,24);
        tracep->declBus(c+14000,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+14001,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero0", false,-1, 19,17);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaccess", false,-1);
        tracep->declBus(c+14003,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) datasize", false,-1, 15,12);
        tracep->declBus(c+14004,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+611,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o cmdtype", false,-1, 7,0);
        tracep->declBus(c+613,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o control", false,-1, 23,0);
        tracep->declBit(c+13178,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+13179,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+890,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i", false,-1);
        tracep->declBus(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(0)", false,-1, 31,0);
        tracep->declBus(c+615,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(1)", false,-1, 31,0);
        tracep->declBus(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(2)", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(3)", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(4)", false,-1, 31,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(5)", false,-1, 31,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(6)", false,-1, 31,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(7)", false,-1, 31,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(0)", false,-1, 31,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(1)", false,-1, 31,0);
        tracep->declBus(c+12938,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(0)", false,-1, 31,0);
        tracep->declBus(c+12939,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(1)", false,-1, 31,0);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+12073,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+8953,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+625,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+626,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+628,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+3247,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+8954,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+630,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+3170,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+3171,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+14006,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+14007,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+876,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+877,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+879,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+880,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+881,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0(0)", false,-1, 31,0);
        tracep->declBus(c+882,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1(0)", false,-1, 31,0);
        tracep->declBus(c+883,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2(0)", false,-1, 31,0);
        tracep->declBus(c+884,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+885,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+887,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+889,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero1", false,-1, 31,23);
        tracep->declBit(c+8898,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus impebreak", false,-1);
        tracep->declBus(c+8899,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero0", false,-1, 21,20);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhavereset", false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhavereset", false,-1);
        tracep->declBit(c+8902,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allresumeack", false,-1);
        tracep->declBit(c+8903,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyresumeack", false,-1);
        tracep->declBit(c+8904,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allnonexistent", false,-1);
        tracep->declBit(c+8905,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anynonexistent", false,-1);
        tracep->declBit(c+8906,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allunavail", false,-1);
        tracep->declBit(c+8907,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyunavail", false,-1);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allrunning", false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyrunning", false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhalted", false,-1);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhalted", false,-1);
        tracep->declBit(c+8912,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authenticated", false,-1);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authbusy", false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus hasresethaltreq", false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus devtreevalid", false,-1);
        tracep->declBus(c+8916,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus version", false,-1, 3,0);
        tracep->declBit(c+11701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d haltreq", false,-1);
        tracep->declBit(c+11702,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d resumereq", false,-1);
        tracep->declBit(c+11703,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartreset", false,-1);
        tracep->declBit(c+11704,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ackhavereset", false,-1);
        tracep->declBit(c+11705,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero1", false,-1);
        tracep->declBit(c+11706,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hasel", false,-1);
        tracep->declBus(c+11707,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartsello", false,-1, 25,16);
        tracep->declBus(c+11708,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartselhi", false,-1, 15,6);
        tracep->declBus(c+11709,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero0", false,-1, 5,4);
        tracep->declBit(c+11710,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d setresethaltreq", false,-1);
        tracep->declBit(c+11711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d clrresethaltreq", false,-1);
        tracep->declBit(c+11712,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ndmreset", false,-1);
        tracep->declBit(c+11713,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d dmactive", false,-1);
        tracep->declBit(c+11856,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q haltreq", false,-1);
        tracep->declBit(c+11857,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q resumereq", false,-1);
        tracep->declBit(c+11858,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartreset", false,-1);
        tracep->declBit(c+11859,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ackhavereset", false,-1);
        tracep->declBit(c+11860,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero1", false,-1);
        tracep->declBit(c+11861,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hasel", false,-1);
        tracep->declBus(c+11862,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartsello", false,-1, 25,16);
        tracep->declBus(c+11863,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartselhi", false,-1, 15,6);
        tracep->declBus(c+11864,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero0", false,-1, 5,4);
        tracep->declBit(c+11865,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q setresethaltreq", false,-1);
        tracep->declBit(c+11866,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q clrresethaltreq", false,-1);
        tracep->declBit(c+11867,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ndmreset", false,-1);
        tracep->declBit(c+11868,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q dmactive", false,-1);
        tracep->declBus(c+8917,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+8918,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+8919,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+8920,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs busy", false,-1);
        tracep->declBit(c+8921,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero1", false,-1);
        tracep->declBus(c+8922,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+8923,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+8924,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+13180,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+631,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+8955,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d cmdtype", false,-1, 7,0);
        tracep->declBus(c+8956,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d control", false,-1, 23,0);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q cmdtype", false,-1, 7,0);
        tracep->declBus(c+613,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q control", false,-1, 23,0);
        tracep->declBit(c+8925,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+611,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+11765,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+11766,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d zero0", false,-1, 15,12);
        tracep->declBus(c+11767,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecdata", false,-1, 11,0);
        tracep->declBus(c+632,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+633,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q zero0", false,-1, 15,12);
        tracep->declBus(c+634,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecdata", false,-1, 11,0);
        tracep->declBus(c+3248,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbversion", false,-1, 31,29);
        tracep->declBus(c+3249,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d zero0", false,-1, 28,23);
        tracep->declBit(c+3250,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusyerror", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusy", false,-1);
        tracep->declBit(c+3252,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadonaddr", false,-1);
        tracep->declBus(c+3253,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess", false,-1, 19,17);
        tracep->declBit(c+3254,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbautoincrement", false,-1);
        tracep->declBit(c+3255,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadondata", false,-1);
        tracep->declBus(c+3256,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sberror", false,-1, 14,12);
        tracep->declBus(c+3257,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbasize", false,-1, 11,5);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess128", false,-1);
        tracep->declBit(c+3259,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess64", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess32", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess16", false,-1);
        tracep->declBit(c+3262,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess8", false,-1);
        tracep->declBus(c+635,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbversion", false,-1, 31,29);
        tracep->declBus(c+636,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q zero0", false,-1, 28,23);
        tracep->declBit(c+637,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusyerror", false,-1);
        tracep->declBit(c+638,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusy", false,-1);
        tracep->declBit(c+639,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadonaddr", false,-1);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess", false,-1, 19,17);
        tracep->declBit(c+640,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbautoincrement", false,-1);
        tracep->declBit(c+641,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadondata", false,-1);
        tracep->declBus(c+642,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sberror", false,-1, 14,12);
        tracep->declBus(c+643,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbasize", false,-1, 11,5);
        tracep->declBit(c+644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess128", false,-1);
        tracep->declBit(c+645,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess64", false,-1);
        tracep->declBit(c+646,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess32", false,-1);
        tracep->declBit(c+647,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess16", false,-1);
        tracep->declBit(c+648,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess8", false,-1);
        tracep->declQuad(c+12078,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+649,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+12080,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+651,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+8926,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(0)", false,-1, 31,0);
        tracep->declBus(c+3264,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(1)", false,-1, 31,0);
        tracep->declBus(c+3265,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(2)", false,-1, 31,0);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(3)", false,-1, 31,0);
        tracep->declBus(c+3267,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(4)", false,-1, 31,0);
        tracep->declBus(c+3268,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(5)", false,-1, 31,0);
        tracep->declBus(c+3269,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(6)", false,-1, 31,0);
        tracep->declBus(c+3270,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(7)", false,-1, 31,0);
        tracep->declBus(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(0)", false,-1, 31,0);
        tracep->declBus(c+615,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(1)", false,-1, 31,0);
        tracep->declBus(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(2)", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(3)", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(4)", false,-1, 31,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(5)", false,-1, 31,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(6)", false,-1, 31,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(7)", false,-1, 31,0);
        tracep->declBus(c+12941,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(0)", false,-1, 31,0);
        tracep->declBus(c+12942,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(1)", false,-1, 31,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(0)", false,-1, 31,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(1)", false,-1, 31,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+8927,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero1", false,-1, 31,24);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+393,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero0", false,-1, 19,17);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaccess", false,-1);
        tracep->declBus(c+395,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) datasize", false,-1, 15,12);
        tracep->declBus(c+396,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+397,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero1", false,-1, 31,24);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) nscratch", false,-1, 23,20);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero0", false,-1, 19,17);
        tracep->declBit(c+400,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaccess", false,-1);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) datasize", false,-1, 15,12);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaddr", false,-1, 11,0);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbversion", false,-1, 31,29);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs zero0", false,-1, 28,23);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusyerror", false,-1);
        tracep->declBit(c+3274,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusy", false,-1);
        tracep->declBit(c+3275,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadonaddr", false,-1);
        tracep->declBus(c+3276,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess", false,-1, 19,17);
        tracep->declBit(c+3277,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbautoincrement", false,-1);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadondata", false,-1);
        tracep->declBus(c+3279,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sberror", false,-1, 14,12);
        tracep->declBus(c+3280,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbasize", false,-1, 11,5);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess128", false,-1);
        tracep->declBit(c+3282,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess64", false,-1);
        tracep->declBit(c+3283,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess32", false,-1);
        tracep->declBit(c+3284,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess16", false,-1);
        tracep->declBit(c+3285,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess8", false,-1);
        tracep->declBit(c+8928,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol haltreq", false,-1);
        tracep->declBit(c+8929,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol resumereq", false,-1);
        tracep->declBit(c+8930,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartreset", false,-1);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ackhavereset", false,-1);
        tracep->declBit(c+8932,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero1", false,-1);
        tracep->declBit(c+8933,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hasel", false,-1);
        tracep->declBus(c+8934,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartsello", false,-1, 25,16);
        tracep->declBus(c+8935,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartselhi", false,-1, 15,6);
        tracep->declBus(c+8936,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero0", false,-1, 5,4);
        tracep->declBit(c+8937,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol setresethaltreq", false,-1);
        tracep->declBit(c+8938,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol clrresethaltreq", false,-1);
        tracep->declBit(c+8939,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ndmreset", false,-1);
        tracep->declBit(c+8940,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol dmactive", false,-1);
        tracep->declBus(c+13181,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+13182,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+13183,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+13184,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs busy", false,-1);
        tracep->declBit(c+13185,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero1", false,-1);
        tracep->declBus(c+13186,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+13187,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+13188,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+8941,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx", false,-1, 4,0);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i", false,-1);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o", false,-1);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i", false,-1, 31,0);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o", false,-1);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i", false,-1);
        tracep->declBus(c+13432,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o", false,-1, 31,0);
        tracep->declBus(c+13433,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13434,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13435,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3173,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+892,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3173,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+868,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+13436,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(0)", false,-1, 31,0);
        tracep->declBus(c+13437,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(1)", false,-1, 31,0);
        tracep->declBus(c+13438,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata", false,-1, 31,0);
        tracep->declBus(c+13438,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+11855,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+679,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+680,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+8953,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+625,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+12073,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+626,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+628,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+3247,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+8954,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+630,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+3170,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+3171,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+653,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator debug_module i_dm_sba req", false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt", false,-1);
        tracep->declBit(c+679,"Azadi_top_verilator top_verilator debug_module i_dm_sba we", false,-1);
        tracep->declBus(c+680,"Azadi_top_verilator top_verilator debug_module i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+681,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset", false,-1);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i", false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o", false,-1);
        tracep->declBus(c+624,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i", false,-1, 31,0);
        tracep->declBit(c+679,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i", false,-1);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i", false,-1, 31,0);
        tracep->declBus(c+680,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i", false,-1, 3,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o", false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o", false,-1, 31,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize", false,-1, 31,0);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source", false,-1, 7,0);
        tracep->declBus(c+682,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be", false,-1, 3,0);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declBus(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(0)", false,-1, 31,0);
        tracep->declBus(c+615,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(1)", false,-1, 31,0);
        tracep->declBus(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(2)", false,-1, 31,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(3)", false,-1, 31,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(4)", false,-1, 31,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(5)", false,-1, 31,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(6)", false,-1, 31,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(7)", false,-1, 31,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(0)", false,-1, 31,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(1)", false,-1, 31,0);
        tracep->declBus(c+12938,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(0)", false,-1, 31,0);
        tracep->declBus(c+12939,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(1)", false,-1, 31,0);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+611,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i cmdtype", false,-1, 7,0);
        tracep->declBus(c+613,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i control", false,-1, 23,0);
        tracep->declBit(c+13178,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+13179,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+890,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i", false,-1);
        tracep->declBit(c+11327,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i", false,-1);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+13430,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+14008,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+14009,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+14010,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+14011,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+14012,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+14013,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+14014,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+14015,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+14016,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+14017,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+14018,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+14019,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+14020,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+14021,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+14022,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declQuad(c+654,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(0)", false,-1, 63,0);
        tracep->declQuad(c+656,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(1)", false,-1, 63,0);
        tracep->declQuad(c+658,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(2)", false,-1, 63,0);
        tracep->declQuad(c+660,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(3)", false,-1, 63,0);
        tracep->declQuad(c+11746,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(0)", false,-1, 63,0);
        tracep->declQuad(c+11748,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(1)", false,-1, 63,0);
        tracep->declQuad(c+11750,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(2)", false,-1, 63,0);
        tracep->declQuad(c+11752,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(3)", false,-1, 63,0);
        tracep->declQuad(c+11754,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(4)", false,-1, 63,0);
        tracep->declQuad(c+11756,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(5)", false,-1, 63,0);
        tracep->declQuad(c+11758,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(6)", false,-1, 63,0);
        tracep->declQuad(c+11760,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(7)", false,-1, 63,0);
        tracep->declBus(c+13189,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+13190,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+11762,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume", false,-1);
        tracep->declBit(c+11763,"Azadi_top_verilator top_verilator debug_module i_dm_mem go", false,-1);
        tracep->declBit(c+13191,"Azadi_top_verilator top_verilator debug_module i_dm_mem going", false,-1);
        tracep->declBit(c+13192,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception", false,-1);
        tracep->declBit(c+11764,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+13439,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+13193,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+13441,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+2847,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+11331,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+13195,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+13196,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+13197,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+11332,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+2848,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q", false,-1);
        tracep->declBit(c+662,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar zero1", false,-1);
        tracep->declBus(c+663,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarsize", false,-1, 22,20);
        tracep->declBit(c+664,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarpostincrement", false,-1);
        tracep->declBit(c+665,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar postexec", false,-1);
        tracep->declBit(c+666,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar transfer", false,-1);
        tracep->declBit(c+667,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar write", false,-1);
        tracep->declBus(c+668,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar regno", false,-1, 15,0);
        tracep->declBus(c+13198,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+7889,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+12943,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits", false,-1, 63,0);
        tracep->declBus(c+13199,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(0)", false,-1, 7,0);
        tracep->declBus(c+13200,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(1)", false,-1, 7,0);
        tracep->declBus(c+13201,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(2)", false,-1, 7,0);
        tracep->declBus(c+13202,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(3)", false,-1, 7,0);
        tracep->declBus(c+13203,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(4)", false,-1, 7,0);
        tracep->declBus(c+13204,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(5)", false,-1, 7,0);
        tracep->declBus(c+13205,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(6)", false,-1, 7,0);
        tracep->declBus(c+13206,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(7)", false,-1, 7,0);
        tracep->declQuad(c+11333,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+12945,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+11333,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+13439,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declQuad(c+14023,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)", false,-1, 63,0);
        tracep->declQuad(c+14025,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)", false,-1, 63,0);
        tracep->declQuad(c+14027,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)", false,-1, 63,0);
        tracep->declQuad(c+14029,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)", false,-1, 63,0);
        tracep->declQuad(c+14031,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)", false,-1, 63,0);
        tracep->declQuad(c+14033,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)", false,-1, 63,0);
        tracep->declQuad(c+14035,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)", false,-1, 63,0);
        tracep->declQuad(c+14037,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)", false,-1, 63,0);
        tracep->declQuad(c+14039,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)", false,-1, 63,0);
        tracep->declQuad(c+14041,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)", false,-1, 63,0);
        tracep->declQuad(c+14043,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)", false,-1, 63,0);
        tracep->declQuad(c+14045,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)", false,-1, 63,0);
        tracep->declQuad(c+14047,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)", false,-1, 63,0);
        tracep->declQuad(c+14049,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)", false,-1, 63,0);
        tracep->declQuad(c+14051,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)", false,-1, 63,0);
        tracep->declQuad(c+14053,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)", false,-1, 63,0);
        tracep->declQuad(c+14055,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)", false,-1, 63,0);
        tracep->declQuad(c+14057,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)", false,-1, 63,0);
        tracep->declQuad(c+14059,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)", false,-1, 63,0);
        tracep->declBus(c+2585,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+13652,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap rst_ni", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module dap testmode_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no", false,-1);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+930,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i", false,-1);
        tracep->declBus(c+3177,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i", false,-1);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap tck_i", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator debug_module dap tms_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap trst_ni", false,-1);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator debug_module dap td_i", false,-1);
        tracep->declBit(c+13444,"Azadi_top_verilator top_verilator debug_module dap td_o", false,-1);
        tracep->declBit(c+13445,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o", false,-1);
        tracep->declBit(c+3181,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset", false,-1);
        tracep->declBit(c+3182,"Azadi_top_verilator top_verilator debug_module dap shift_dr", false,-1);
        tracep->declBit(c+3183,"Azadi_top_verilator top_verilator debug_module dap update_dr", false,-1);
        tracep->declBit(c+3184,"Azadi_top_verilator top_verilator debug_module dap capture_dr", false,-1);
        tracep->declBit(c+3226,"Azadi_top_verilator top_verilator debug_module dap dmi_access", false,-1);
        tracep->declBit(c+3227,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select", false,-1);
        tracep->declBit(c+3192,"Azadi_top_verilator top_verilator debug_module dap dmi_reset", false,-1);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi", false,-1);
        tracep->declBit(c+3193,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo", false,-1);
        tracep->declBus(c+913,"Azadi_top_verilator top_verilator debug_module dap dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+914,"Azadi_top_verilator top_verilator debug_module dap dmi_req op", false,-1, 1,0);
        tracep->declBus(c+915,"Azadi_top_verilator top_verilator debug_module dap dmi_req data", false,-1, 31,0);
        tracep->declBit(c+3194,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready", false,-1);
        tracep->declBit(c+916,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid", false,-1);
        tracep->declBus(c+13446,"Azadi_top_verilator top_verilator debug_module dap dmi_resp data", false,-1, 31,0);
        tracep->declBus(c+13447,"Azadi_top_verilator top_verilator debug_module dap dmi_resp resp", false,-1, 1,0);
        tracep->declBit(c+3228,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready", false,-1);
        tracep->declBus(c+3232,"Azadi_top_verilator top_verilator debug_module dap state_d", false,-1, 2,0);
        tracep->declBus(c+896,"Azadi_top_verilator top_verilator debug_module dap state_q", false,-1, 2,0);
        tracep->declQuad(c+13448,"Azadi_top_verilator top_verilator debug_module dap dr_d", false,-1, 40,0);
        tracep->declQuad(c+3195,"Azadi_top_verilator top_verilator debug_module dap dr_q", false,-1, 40,0);
        tracep->declBus(c+3233,"Azadi_top_verilator top_verilator debug_module dap address_d", false,-1, 6,0);
        tracep->declBus(c+897,"Azadi_top_verilator top_verilator debug_module dap address_q", false,-1, 6,0);
        tracep->declBus(c+3234,"Azadi_top_verilator top_verilator debug_module dap data_d", false,-1, 31,0);
        tracep->declBus(c+898,"Azadi_top_verilator top_verilator debug_module dap data_q", false,-1, 31,0);
        tracep->declBus(c+3197,"Azadi_top_verilator top_verilator debug_module dap dmi address", false,-1, 6,0);
        tracep->declBus(c+3198,"Azadi_top_verilator top_verilator debug_module dap dmi data", false,-1, 31,0);
        tracep->declBus(c+3199,"Azadi_top_verilator top_verilator debug_module dap dmi op", false,-1, 1,0);
        tracep->declBit(c+3235,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy", false,-1);
        tracep->declBus(c+3236,"Azadi_top_verilator top_verilator debug_module dap error_d", false,-1, 1,0);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator debug_module dap error_q", false,-1, 1,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+13652,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+13444,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+13445,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+3181,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+3182,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+3183,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+3184,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+3226,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+3227,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+3192,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+3193,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+900,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+3185,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+13450,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+3200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+13451,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+3201,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+3186,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+3187,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+3188,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+3237,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+3202,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+3229,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+3230,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+3238,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero1", false,-1, 31,18);
        tracep->declBit(c+3239,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmihardreset", false,-1);
        tracep->declBit(c+3240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmireset", false,-1);
        tracep->declBit(c+3241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero0", false,-1);
        tracep->declBus(c+3242,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d idle", false,-1, 14,12);
        tracep->declBus(c+3243,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmistat", false,-1, 11,10);
        tracep->declBus(c+3244,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d abits", false,-1, 9,4);
        tracep->declBus(c+3245,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d version", false,-1, 3,0);
        tracep->declBus(c+3203,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero1", false,-1, 31,18);
        tracep->declBit(c+3204,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmihardreset", false,-1);
        tracep->declBit(c+3205,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmireset", false,-1);
        tracep->declBit(c+3206,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero0", false,-1);
        tracep->declBus(c+3207,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q idle", false,-1, 14,12);
        tracep->declBus(c+3208,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmistat", false,-1, 11,10);
        tracep->declBus(c+3209,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q abits", false,-1, 9,4);
        tracep->declBus(c+3210,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q version", false,-1, 3,0);
        tracep->declBit(c+3246,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+3211,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+13452,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+3174,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode", false,-1);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i", false,-1);
        tracep->declBit(c+3174,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG", false,-1);
        tracep->declBit(c+13453,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i", false,-1);
        tracep->declBit(c+3174,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni", false,-1);
        tracep->declBus(c+913,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+914,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+915,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+3194,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declBus(c+13446,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+13447,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+3228,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni", false,-1);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+930,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declBus(c+3177,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBus(c+14061,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW", false,-1, 31,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni", false,-1);
        tracep->declBit(c+916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i", false,-1);
        tracep->declBit(c+3194,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o", false,-1);
        tracep->declQuad(c+917,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i", false,-1, 40,0);
        tracep->declBus(c+13454,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni", false,-1);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o", false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i", false,-1);
        tracep->declQuad(c+931,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o", false,-1, 40,0);
        tracep->declBus(c+13455,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3189,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+924,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+893,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+901,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+875,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+919,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+13456,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+925,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+3218,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr", false,-1);
        tracep->declBit(c+13434,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr", false,-1);
        tracep->declBit(c+13457,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty", false,-1);
        tracep->declBit(c+3212,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk", false,-1);
        tracep->declBit(c+13458,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk", false,-1);
        tracep->declBit(c+3190,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb", false,-1);
        tracep->declBit(c+902,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb", false,-1);
        tracep->declBus(c+3191,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value", false,-1, 1,0);
        tracep->declBus(c+903,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+926,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb", false,-1);
        tracep->declBit(c+894,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb", false,-1);
        tracep->declBus(c+927,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value", false,-1, 1,0);
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+905+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage", true,(i+0), 40,0);}}
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni", false,-1);
        tracep->declBus(c+13456,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+875,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+13456,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+875,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni", false,-1);
        tracep->declBus(c+925,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+919,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+13459,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+925,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+13459,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+13459,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+919,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i", false,-1);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o", false,-1);
        tracep->declQuad(c+3179,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i", false,-1, 33,0);
        tracep->declBus(c+13460,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni", false,-1);
        tracep->declBit(c+3228,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i", false,-1);
        tracep->declQuad(c+13461,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o", false,-1, 33,0);
        tracep->declBus(c+13463,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3223,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+3219,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+920,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+3147,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3176,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+3213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+13465,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr", false,-1);
        tracep->declBit(c+3228,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr", false,-1);
        tracep->declBit(c+3231,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty", false,-1);
        tracep->declBit(c+13466,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk", false,-1);
        tracep->declBit(c+13467,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk", false,-1);
        tracep->declBit(c+3224,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb", false,-1);
        tracep->declBit(c+3148,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb", false,-1);
        tracep->declBus(c+3225,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value", false,-1, 1,0);
        tracep->declBus(c+3149,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+3220,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb", false,-1);
        tracep->declBit(c+921,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb", false,-1);
        tracep->declBus(c+3221,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value", false,-1, 1,0);
        tracep->declBus(c+922,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+3162+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage", true,(i+0), 33,0);}}
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni", false,-1);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+923,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+923,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+923,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni", false,-1);
        tracep->declBus(c+3213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+3176,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+3176,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o a_ready", false,-1);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i", false,-1);
        tracep->declBit(c+11327,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o", false,-1);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o", false,-1, 29,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+11335,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+13430,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+13431,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+13469,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+7891,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready", false,-1);
        tracep->declBit(c+7892,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+11336,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready", false,-1);
        tracep->declBus(c+11337,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+11338,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+11339,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+11340,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+7906,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+7907,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+7908,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+7909,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+11341,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+7893,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+11342,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+2903,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+2904,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+7894,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready", false,-1);
        tracep->declBit(c+8445,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+13470,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready", false,-1);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+11338,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal", false,-1);
        tracep->declBit(c+11343,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error", false,-1);
        tracep->declBit(c+11344,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error", false,-1);
        tracep->declBit(c+13469,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack", false,-1);
        tracep->declBit(c+11336,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack", false,-1);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack", false,-1);
        tracep->declBit(c+8449,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid", false,-1);
        tracep->declBit(c+13471,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset", false,-1, 0,0);
        tracep->declBus(c+11345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+11346,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+13472,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+13473,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror", false,-1);
        tracep->declBus(c+11347,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14070,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+11344,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+11348,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+11349,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+11350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full", false,-1);
        tracep->declBit(c+11351,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial", false,-1);
        tracep->declBit(c+11352,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get", false,-1);
        tracep->declBit(c+11353,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+11354,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk", false,-1);
        tracep->declBit(c+11355,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+11356,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+13469,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7891,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+11357,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+7892,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11336,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+7911,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+13474,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2849,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2850,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+11358,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13475,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7895,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7896,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7895,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2851,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2852,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2853,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2854,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+11341,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+7893,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+11359,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+13476,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+2905,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2855,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2856,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13207,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13478,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+13479,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7897,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+13479,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2857,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2858,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2859,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2860,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+14072,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7894,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+8450,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+8445,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13470,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+8494,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+13480,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2861,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2862,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8446,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13481,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7898,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7899,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+8447,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2863,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2864,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2865,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2866,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+2818,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+2818,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+13482,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith clk_main_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith rst_main_ni", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator main_swith tl_brqif_i d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator main_swith tl_brqif_o a_ready", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o a_ready", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o a_ready", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator main_swith tl_iccm_o d_ready", false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_valid", false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_param", false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_size", false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_source", false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_data", false,-1, 31,0);
        tracep->declBit(c+7922,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_error", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith tl_iccm_i a_ready", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i a_ready", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator main_swith tl_dccm_o d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator main_swith tl_dccm_i a_ready", false,-1);
        tracep->declBit(c+12708,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_valid", false,-1);
        tracep->declBus(c+12709,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_param", false,-1, 2,0);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_size", false,-1, 1,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_source", false,-1, 7,0);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_address", false,-1, 31,0);
        tracep->declBus(c+12714,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_data", false,-1, 31,0);
        tracep->declBit(c+12716,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o d_ready", false,-1);
        tracep->declBit(c+14073,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_valid", false,-1);
        tracep->declBus(c+14074,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14075,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_param", false,-1, 2,0);
        tracep->declBus(c+14076,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_size", false,-1, 1,0);
        tracep->declBus(c+14077,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_source", false,-1, 7,0);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14079,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_data", false,-1, 31,0);
        tracep->declBit(c+14080,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_error", false,-1);
        tracep->declBit(c+14081,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i a_ready", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator main_swith tl_timer0_o d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator main_swith tl_timer0_i a_ready", false,-1);
        tracep->declBit(c+5102,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_valid", false,-1);
        tracep->declBus(c+5103,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_param", false,-1, 2,0);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_size", false,-1, 1,0);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_source", false,-1, 7,0);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_address", false,-1, 31,0);
        tracep->declBus(c+5108,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5109,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_data", false,-1, 31,0);
        tracep->declBit(c+5110,"Azadi_top_verilator top_verilator main_swith tl_timer1_o d_ready", false,-1);
        tracep->declBit(c+14082,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_valid", false,-1);
        tracep->declBus(c+14083,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14084,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_param", false,-1, 2,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_size", false,-1, 1,0);
        tracep->declBus(c+14086,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_source", false,-1, 7,0);
        tracep->declBus(c+14087,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14088,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_data", false,-1, 31,0);
        tracep->declBit(c+14089,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_error", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator main_swith tl_timer1_i a_ready", false,-1);
        tracep->declBit(c+5111,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_valid", false,-1);
        tracep->declBus(c+5112,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5113,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_param", false,-1, 2,0);
        tracep->declBus(c+5114,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_size", false,-1, 1,0);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_source", false,-1, 7,0);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_address", false,-1, 31,0);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_data", false,-1, 31,0);
        tracep->declBit(c+5119,"Azadi_top_verilator top_verilator main_swith tl_timer2_o d_ready", false,-1);
        tracep->declBit(c+14091,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_valid", false,-1);
        tracep->declBus(c+14092,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14093,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_param", false,-1, 2,0);
        tracep->declBus(c+14094,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_size", false,-1, 1,0);
        tracep->declBus(c+14095,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_source", false,-1, 7,0);
        tracep->declBus(c+14096,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14097,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_data", false,-1, 31,0);
        tracep->declBit(c+14098,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_error", false,-1);
        tracep->declBit(c+14099,"Azadi_top_verilator top_verilator main_swith tl_timer2_i a_ready", false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_valid", false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12085,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_param", false,-1, 2,0);
        tracep->declBus(c+12086,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_size", false,-1, 1,0);
        tracep->declBus(c+12087,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_source", false,-1, 7,0);
        tracep->declBus(c+12088,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_address", false,-1, 31,0);
        tracep->declBus(c+12089,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12090,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_data", false,-1, 31,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator main_swith tl_timer3_o d_ready", false,-1);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_valid", false,-1);
        tracep->declBus(c+14101,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14102,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_param", false,-1, 2,0);
        tracep->declBus(c+14103,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_size", false,-1, 1,0);
        tracep->declBus(c+14104,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_source", false,-1, 7,0);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14106,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_data", false,-1, 31,0);
        tracep->declBit(c+14107,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_error", false,-1);
        tracep->declBit(c+14108,"Azadi_top_verilator top_verilator main_swith tl_timer3_i a_ready", false,-1);
        tracep->declBit(c+4363,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_valid", false,-1);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_param", false,-1, 2,0);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_size", false,-1, 1,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_source", false,-1, 7,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_address", false,-1, 31,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_data", false,-1, 31,0);
        tracep->declBit(c+4371,"Azadi_top_verilator top_verilator main_swith tl_timer4_o d_ready", false,-1);
        tracep->declBit(c+14109,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_valid", false,-1);
        tracep->declBus(c+14110,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14111,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_param", false,-1, 2,0);
        tracep->declBus(c+14112,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_size", false,-1, 1,0);
        tracep->declBus(c+14113,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_source", false,-1, 7,0);
        tracep->declBus(c+14114,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14115,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_data", false,-1, 31,0);
        tracep->declBit(c+14116,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_error", false,-1);
        tracep->declBit(c+14117,"Azadi_top_verilator top_verilator main_swith tl_timer4_i a_ready", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator main_swith tl_plic_o d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator main_swith tl_plic_i a_ready", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i a_ready", false,-1);
        tracep->declBit(c+14118,"Azadi_top_verilator top_verilator main_swith scanmode_i", false,-1);
        tracep->declBit(c+14118,"Azadi_top_verilator top_verilator main_swith unused_scanmode", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu a_ready", false,-1);
        tracep->declBus(c+11360,"Azadi_top_verilator top_verilator main_swith device_sel_1", false,-1, 2,0);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu a_ready", false,-1);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator main_swith device_sel_2", false,-1, 3,0);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg a_ready", false,-1);
        tracep->declBus(c+3328,"Azadi_top_verilator top_verilator main_swith device_sel_3", false,-1, 3,0);
        tracep->declBit(c+11361,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+11362,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11363,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+11364,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+11365,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+11366,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+11367,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+11368,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+11369,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+11370,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+11371,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11372,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+11373,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+11374,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+11375,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+11376,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+11377,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+11378,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+11379,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+11380,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11381,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+11382,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+11383,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+11384,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+11385,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+11386,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+11387,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7936,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_error", false,-1);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+7938,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+7939,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7940,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7941,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7942,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7943,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7944,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7945,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_error", false,-1);
        tracep->declBit(c+7946,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+7947,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+7948,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7949,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+7950,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+7951,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+7952,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+7953,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+7954,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_error", false,-1);
        tracep->declBit(c+7955,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+1459,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1461,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+1467,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+1468,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1470,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+1471,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+1472,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+1473,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+1474,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+1475,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+1476,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+1477,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+1478,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1479,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+1480,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+1482,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+1483,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+1484,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+1485,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+1486,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_valid", false,-1);
        tracep->declBus(c+1487,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1488,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_param", false,-1, 2,0);
        tracep->declBus(c+1489,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_size", false,-1, 1,0);
        tracep->declBus(c+1490,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_source", false,-1, 7,0);
        tracep->declBus(c+1491,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_address", false,-1, 31,0);
        tracep->declBus(c+1492,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+1493,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_data", false,-1, 31,0);
        tracep->declBit(c+1494,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) d_ready", false,-1);
        tracep->declBit(c+1495,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_valid", false,-1);
        tracep->declBus(c+1496,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1497,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_param", false,-1, 2,0);
        tracep->declBus(c+1498,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_size", false,-1, 1,0);
        tracep->declBus(c+1499,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_source", false,-1, 7,0);
        tracep->declBus(c+1500,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_address", false,-1, 31,0);
        tracep->declBus(c+1501,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+1502,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_data", false,-1, 31,0);
        tracep->declBit(c+1503,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) d_ready", false,-1);
        tracep->declBit(c+1504,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_valid", false,-1);
        tracep->declBus(c+1505,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1506,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_param", false,-1, 2,0);
        tracep->declBus(c+1507,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_size", false,-1, 1,0);
        tracep->declBus(c+1508,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_source", false,-1, 7,0);
        tracep->declBus(c+1509,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_address", false,-1, 31,0);
        tracep->declBus(c+1510,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+1511,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_data", false,-1, 31,0);
        tracep->declBit(c+1512,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) d_ready", false,-1);
        tracep->declBit(c+1513,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_valid", false,-1);
        tracep->declBus(c+1514,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1515,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_param", false,-1, 2,0);
        tracep->declBus(c+1516,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_size", false,-1, 1,0);
        tracep->declBus(c+1517,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_source", false,-1, 7,0);
        tracep->declBus(c+1518,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_address", false,-1, 31,0);
        tracep->declBus(c+1519,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+1520,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_data", false,-1, 31,0);
        tracep->declBit(c+1521,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) d_ready", false,-1);
        tracep->declBit(c+1522,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_valid", false,-1);
        tracep->declBus(c+1523,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1524,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_param", false,-1, 2,0);
        tracep->declBus(c+1525,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_size", false,-1, 1,0);
        tracep->declBus(c+1526,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_source", false,-1, 7,0);
        tracep->declBus(c+1527,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_address", false,-1, 31,0);
        tracep->declBus(c+1528,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+1529,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_data", false,-1, 31,0);
        tracep->declBit(c+1530,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) d_ready", false,-1);
        tracep->declBit(c+1531,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_valid", false,-1);
        tracep->declBus(c+1532,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1533,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_param", false,-1, 2,0);
        tracep->declBus(c+1534,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_size", false,-1, 1,0);
        tracep->declBus(c+1535,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_source", false,-1, 7,0);
        tracep->declBus(c+1536,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_address", false,-1, 31,0);
        tracep->declBus(c+1537,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+1538,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_data", false,-1, 31,0);
        tracep->declBit(c+1539,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) d_ready", false,-1);
        tracep->declBit(c+1540,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_valid", false,-1);
        tracep->declBus(c+1541,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1542,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_param", false,-1, 2,0);
        tracep->declBus(c+1543,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_size", false,-1, 1,0);
        tracep->declBus(c+1544,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_source", false,-1, 7,0);
        tracep->declBus(c+1545,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_address", false,-1, 31,0);
        tracep->declBus(c+1546,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+1547,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_data", false,-1, 31,0);
        tracep->declBit(c+1548,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) d_ready", false,-1);
        tracep->declBit(c+1549,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_valid", false,-1);
        tracep->declBus(c+1550,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1551,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_param", false,-1, 2,0);
        tracep->declBus(c+1552,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_size", false,-1, 1,0);
        tracep->declBus(c+1553,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_source", false,-1, 7,0);
        tracep->declBus(c+1554,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_address", false,-1, 31,0);
        tracep->declBus(c+1555,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+1556,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_data", false,-1, 31,0);
        tracep->declBit(c+1557,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) d_ready", false,-1);
        tracep->declBit(c+2482,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2486,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2487,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2488,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2489,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_error", false,-1);
        tracep->declBit(c+2490,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+2491,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2493,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2494,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2495,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2496,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2498,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_error", false,-1);
        tracep->declBit(c+2499,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+2500,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2506,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2507,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_error", false,-1);
        tracep->declBit(c+2508,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+2509,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_valid", false,-1);
        tracep->declBus(c+2510,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2511,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_param", false,-1, 2,0);
        tracep->declBus(c+2512,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_size", false,-1, 1,0);
        tracep->declBus(c+2513,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_source", false,-1, 7,0);
        tracep->declBus(c+2514,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+2515,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_data", false,-1, 31,0);
        tracep->declBit(c+2516,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_error", false,-1);
        tracep->declBit(c+2517,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) a_ready", false,-1);
        tracep->declBit(c+2518,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_valid", false,-1);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_param", false,-1, 2,0);
        tracep->declBus(c+2521,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_size", false,-1, 1,0);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_source", false,-1, 7,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+2524,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_data", false,-1, 31,0);
        tracep->declBit(c+2525,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_error", false,-1);
        tracep->declBit(c+2526,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) a_ready", false,-1);
        tracep->declBit(c+2527,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_valid", false,-1);
        tracep->declBus(c+2528,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2529,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_param", false,-1, 2,0);
        tracep->declBus(c+2530,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_size", false,-1, 1,0);
        tracep->declBus(c+2531,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_source", false,-1, 7,0);
        tracep->declBus(c+2532,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+2533,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_data", false,-1, 31,0);
        tracep->declBit(c+2534,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_error", false,-1);
        tracep->declBit(c+2535,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) a_ready", false,-1);
        tracep->declBit(c+2536,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_valid", false,-1);
        tracep->declBus(c+2537,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2538,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_param", false,-1, 2,0);
        tracep->declBus(c+2539,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_size", false,-1, 1,0);
        tracep->declBus(c+2540,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_source", false,-1, 7,0);
        tracep->declBus(c+2541,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_data", false,-1, 31,0);
        tracep->declBit(c+2543,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_error", false,-1);
        tracep->declBit(c+2544,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) a_ready", false,-1);
        tracep->declBit(c+2545,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_valid", false,-1);
        tracep->declBus(c+2546,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_param", false,-1, 2,0);
        tracep->declBus(c+2548,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_size", false,-1, 1,0);
        tracep->declBus(c+2549,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_source", false,-1, 7,0);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_data", false,-1, 31,0);
        tracep->declBit(c+2552,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_error", false,-1);
        tracep->declBit(c+2553,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) a_ready", false,-1);
        tracep->declBit(c+2554,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_valid", false,-1);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_param", false,-1, 2,0);
        tracep->declBus(c+2557,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_size", false,-1, 1,0);
        tracep->declBus(c+2558,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_source", false,-1, 7,0);
        tracep->declBus(c+2559,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_data", false,-1, 31,0);
        tracep->declBit(c+2561,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_error", false,-1);
        tracep->declBit(c+2562,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) a_ready", false,-1);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_valid", false,-1);
        tracep->declBus(c+2564,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2565,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_param", false,-1, 2,0);
        tracep->declBus(c+2566,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_size", false,-1, 1,0);
        tracep->declBus(c+2567,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_source", false,-1, 7,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+2569,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_data", false,-1, 31,0);
        tracep->declBit(c+2570,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_error", false,-1);
        tracep->declBit(c+2571,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) a_ready", false,-1);
        tracep->declBit(c+2572,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_valid", false,-1);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2574,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_param", false,-1, 2,0);
        tracep->declBus(c+2575,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_size", false,-1, 1,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_source", false,-1, 7,0);
        tracep->declBus(c+2577,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+2578,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_data", false,-1, 31,0);
        tracep->declBit(c+2579,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_error", false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) a_ready", false,-1);
        tracep->declBit(c+1369,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+1370,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+1372,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+1373,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+1374,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+1375,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+1377,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+1378,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+1379,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1380,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+1381,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+1382,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+1383,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+1384,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+1385,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+1386,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+1387,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+1388,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1389,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+1390,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+1391,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+1392,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+1395,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+1396,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_valid", false,-1);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_param", false,-1, 2,0);
        tracep->declBus(c+1399,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_size", false,-1, 1,0);
        tracep->declBus(c+1400,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_source", false,-1, 7,0);
        tracep->declBus(c+1401,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_address", false,-1, 31,0);
        tracep->declBus(c+1402,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+1403,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_data", false,-1, 31,0);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) d_ready", false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_valid", false,-1);
        tracep->declBus(c+1406,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) d_ready", false,-1);
        tracep->declBit(c+1414,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_valid", false,-1);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_param", false,-1, 2,0);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_size", false,-1, 1,0);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_source", false,-1, 7,0);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_address", false,-1, 31,0);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_data", false,-1, 31,0);
        tracep->declBit(c+1422,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) d_ready", false,-1);
        tracep->declBit(c+1423,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_valid", false,-1);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_param", false,-1, 2,0);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_size", false,-1, 1,0);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_source", false,-1, 7,0);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_address", false,-1, 31,0);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_data", false,-1, 31,0);
        tracep->declBit(c+1431,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) d_ready", false,-1);
        tracep->declBit(c+1432,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_valid", false,-1);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_param", false,-1, 2,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_size", false,-1, 1,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_source", false,-1, 7,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_address", false,-1, 31,0);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_data", false,-1, 31,0);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) d_ready", false,-1);
        tracep->declBit(c+1441,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_valid", false,-1);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_param", false,-1, 2,0);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_size", false,-1, 1,0);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_source", false,-1, 7,0);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_address", false,-1, 31,0);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_data", false,-1, 31,0);
        tracep->declBit(c+1449,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) d_ready", false,-1);
        tracep->declBit(c+1450,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_valid", false,-1);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_param", false,-1, 2,0);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_size", false,-1, 1,0);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_source", false,-1, 7,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_address", false,-1, 31,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_data", false,-1, 31,0);
        tracep->declBit(c+1458,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) d_ready", false,-1);
        tracep->declBit(c+8319,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+8320,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8321,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8322,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8323,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8324,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8325,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8326,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_error", false,-1);
        tracep->declBit(c+8327,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+8328,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+8329,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8330,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8331,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8332,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8333,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8334,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8335,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_error", false,-1);
        tracep->declBit(c+8336,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+8337,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+8338,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8339,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+8340,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+8341,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+8342,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+8343,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+8344,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_error", false,-1);
        tracep->declBit(c+8345,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+8346,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_valid", false,-1);
        tracep->declBus(c+8347,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8348,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_param", false,-1, 2,0);
        tracep->declBus(c+8349,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_size", false,-1, 1,0);
        tracep->declBus(c+8350,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_source", false,-1, 7,0);
        tracep->declBus(c+8351,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+8352,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_data", false,-1, 31,0);
        tracep->declBit(c+8353,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_error", false,-1);
        tracep->declBit(c+8354,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) a_ready", false,-1);
        tracep->declBit(c+8355,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_valid", false,-1);
        tracep->declBus(c+8356,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8357,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_param", false,-1, 2,0);
        tracep->declBus(c+8358,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_size", false,-1, 1,0);
        tracep->declBus(c+8359,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_source", false,-1, 7,0);
        tracep->declBus(c+8360,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+8361,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_data", false,-1, 31,0);
        tracep->declBit(c+8362,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_error", false,-1);
        tracep->declBit(c+8363,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) a_ready", false,-1);
        tracep->declBit(c+8364,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_valid", false,-1);
        tracep->declBus(c+8365,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8366,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_param", false,-1, 2,0);
        tracep->declBus(c+8367,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_size", false,-1, 1,0);
        tracep->declBus(c+8368,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_source", false,-1, 7,0);
        tracep->declBus(c+8369,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+8370,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_data", false,-1, 31,0);
        tracep->declBit(c+8371,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_error", false,-1);
        tracep->declBit(c+8372,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) a_ready", false,-1);
        tracep->declBit(c+8373,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_valid", false,-1);
        tracep->declBus(c+8374,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8375,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_param", false,-1, 2,0);
        tracep->declBus(c+8376,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_size", false,-1, 1,0);
        tracep->declBus(c+8377,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_source", false,-1, 7,0);
        tracep->declBus(c+8378,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+8379,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_data", false,-1, 31,0);
        tracep->declBit(c+8380,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_error", false,-1);
        tracep->declBit(c+8381,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) a_ready", false,-1);
        tracep->declBit(c+8382,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_valid", false,-1);
        tracep->declBus(c+8383,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8384,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_param", false,-1, 2,0);
        tracep->declBus(c+8385,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_size", false,-1, 1,0);
        tracep->declBus(c+8386,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_source", false,-1, 7,0);
        tracep->declBus(c+8387,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+8388,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_data", false,-1, 31,0);
        tracep->declBit(c+8389,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_error", false,-1);
        tracep->declBit(c+8390,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) a_ready", false,-1);
        tracep->declBit(c+8391,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_valid", false,-1);
        tracep->declBus(c+8392,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8393,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_param", false,-1, 2,0);
        tracep->declBus(c+8394,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_size", false,-1, 1,0);
        tracep->declBus(c+8395,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_source", false,-1, 7,0);
        tracep->declBus(c+8396,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+8397,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_data", false,-1, 31,0);
        tracep->declBit(c+8398,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_error", false,-1);
        tracep->declBit(c+8399,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) a_ready", false,-1);
        tracep->declBit(c+8400,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_valid", false,-1);
        tracep->declBus(c+8401,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8402,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_param", false,-1, 2,0);
        tracep->declBus(c+8403,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_size", false,-1, 1,0);
        tracep->declBus(c+8404,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_source", false,-1, 7,0);
        tracep->declBus(c+8405,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+8406,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_data", false,-1, 31,0);
        tracep->declBit(c+8407,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_error", false,-1);
        tracep->declBit(c+8408,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) a_ready", false,-1);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_valid", false,-1);
        tracep->declBus(c+5067,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5068,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5069,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5070,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5071,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5072,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5073,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5074,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) d_ready", false,-1);
        tracep->declBit(c+5075,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_valid", false,-1);
        tracep->declBus(c+5076,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5077,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5078,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5079,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5080,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5081,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5082,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5083,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) d_ready", false,-1);
        tracep->declBit(c+5084,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_valid", false,-1);
        tracep->declBus(c+5085,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5086,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_param", false,-1, 2,0);
        tracep->declBus(c+5087,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_size", false,-1, 1,0);
        tracep->declBus(c+5088,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_source", false,-1, 7,0);
        tracep->declBus(c+5089,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_address", false,-1, 31,0);
        tracep->declBus(c+5090,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+5091,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_data", false,-1, 31,0);
        tracep->declBit(c+5092,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) d_ready", false,-1);
        tracep->declBit(c+7956,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_valid", false,-1);
        tracep->declBus(c+7957,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7958,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7959,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7960,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7961,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7962,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7963,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_error", false,-1);
        tracep->declBit(c+7964,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) a_ready", false,-1);
        tracep->declBit(c+7965,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_valid", false,-1);
        tracep->declBus(c+7966,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7967,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7968,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7969,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7970,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7971,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7972,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_error", false,-1);
        tracep->declBit(c+7973,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) a_ready", false,-1);
        tracep->declBit(c+7974,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_valid", false,-1);
        tracep->declBus(c+7975,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7976,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_param", false,-1, 2,0);
        tracep->declBus(c+7977,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_size", false,-1, 1,0);
        tracep->declBus(c+7978,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_source", false,-1, 7,0);
        tracep->declBus(c+7979,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+7980,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_data", false,-1, 31,0);
        tracep->declBit(c+7981,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_error", false,-1);
        tracep->declBit(c+7982,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) a_ready", false,-1);
        tracep->declBit(c+4372,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_valid", false,-1);
        tracep->declBus(c+4373,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4374,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4375,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4376,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4377,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4378,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4379,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4380,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) d_ready", false,-1);
        tracep->declBit(c+4381,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_valid", false,-1);
        tracep->declBus(c+4382,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4383,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4384,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4389,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) d_ready", false,-1);
        tracep->declBit(c+4390,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_valid", false,-1);
        tracep->declBus(c+4391,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4392,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4393,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4397,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_error", false,-1);
        tracep->declBit(c+4398,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) a_ready", false,-1);
        tracep->declBit(c+4399,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_valid", false,-1);
        tracep->declBus(c+4400,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4401,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4402,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4406,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_error", false,-1);
        tracep->declBit(c+4407,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) a_ready", false,-1);
        tracep->declBit(c+5039,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_valid", false,-1);
        tracep->declBus(c+5040,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5041,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5042,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5043,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5044,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5045,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5046,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5047,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) d_ready", false,-1);
        tracep->declBit(c+5048,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_valid", false,-1);
        tracep->declBus(c+5049,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5050,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5051,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5053,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5054,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5055,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5056,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) d_ready", false,-1);
        tracep->declBit(c+5057,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_valid", false,-1);
        tracep->declBus(c+5058,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_param", false,-1, 2,0);
        tracep->declBus(c+5060,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_size", false,-1, 1,0);
        tracep->declBus(c+5061,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_source", false,-1, 7,0);
        tracep->declBus(c+5062,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_address", false,-1, 31,0);
        tracep->declBus(c+5063,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+5064,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_data", false,-1, 31,0);
        tracep->declBit(c+5065,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) d_ready", false,-1);
        tracep->declBit(c+2324,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_valid", false,-1);
        tracep->declBus(c+2325,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2326,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2327,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2328,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2329,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2330,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2331,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_error", false,-1);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) a_ready", false,-1);
        tracep->declBit(c+2333,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_valid", false,-1);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2336,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2337,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2338,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2339,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2340,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_error", false,-1);
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) a_ready", false,-1);
        tracep->declBit(c+2342,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_valid", false,-1);
        tracep->declBus(c+2343,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2344,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2345,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2346,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2348,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2349,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_error", false,-1);
        tracep->declBit(c+2350,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) a_ready", false,-1);
        tracep->declBit(c+6407,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_valid", false,-1);
        tracep->declBus(c+6408,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6409,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6410,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6411,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6412,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6413,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6414,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6415,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) d_ready", false,-1);
        tracep->declBit(c+6416,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_valid", false,-1);
        tracep->declBus(c+6417,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6418,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6419,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6420,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6421,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6422,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6423,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6424,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) d_ready", false,-1);
        tracep->declBit(c+7983,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_valid", false,-1);
        tracep->declBus(c+7984,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7985,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7986,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7987,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7988,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7989,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7990,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_error", false,-1);
        tracep->declBit(c+7991,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) a_ready", false,-1);
        tracep->declBit(c+7992,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_valid", false,-1);
        tracep->declBus(c+7993,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7994,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7995,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7996,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7997,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7998,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7999,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_error", false,-1);
        tracep->declBit(c+8000,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) a_ready", false,-1);
        tracep->declBit(c+4408,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_valid", false,-1);
        tracep->declBus(c+4409,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4410,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4411,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4412,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4413,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4415,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4416,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) d_ready", false,-1);
        tracep->declBit(c+4417,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_valid", false,-1);
        tracep->declBus(c+4418,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4419,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4420,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4422,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4423,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4424,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) d_ready", false,-1);
        tracep->declBit(c+4426,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_valid", false,-1);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_error", false,-1);
        tracep->declBit(c+4434,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) a_ready", false,-1);
        tracep->declBit(c+4435,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_valid", false,-1);
        tracep->declBus(c+4436,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4437,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4438,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4439,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4441,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4442,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_error", false,-1);
        tracep->declBit(c+4443,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) a_ready", false,-1);
        tracep->declBit(c+5120,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_valid", false,-1);
        tracep->declBus(c+5121,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5122,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5123,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5124,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5125,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5126,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5127,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5128,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) d_ready", false,-1);
        tracep->declBit(c+5129,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_valid", false,-1);
        tracep->declBus(c+5130,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5132,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5133,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5134,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5135,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5136,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) d_ready", false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_valid", false,-1);
        tracep->declBus(c+5139,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5140,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5141,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5142,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5143,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5144,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5145,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_error", false,-1);
        tracep->declBit(c+5146,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) a_ready", false,-1);
        tracep->declBit(c+5147,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_valid", false,-1);
        tracep->declBus(c+5148,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5149,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5150,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5151,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5153,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5154,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_error", false,-1);
        tracep->declBit(c+5155,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) a_ready", false,-1);
        tracep->declBit(c+5156,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_valid", false,-1);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5158,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5159,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5160,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5161,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5162,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5163,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5164,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) d_ready", false,-1);
        tracep->declBit(c+5165,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_valid", false,-1);
        tracep->declBus(c+5166,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5167,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5168,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5169,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5170,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5172,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5173,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) d_ready", false,-1);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_valid", false,-1);
        tracep->declBus(c+5175,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5176,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5177,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5178,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5180,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5181,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_error", false,-1);
        tracep->declBit(c+5182,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) a_ready", false,-1);
        tracep->declBit(c+5183,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_valid", false,-1);
        tracep->declBus(c+5184,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5185,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5186,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5187,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5188,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5189,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5190,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_error", false,-1);
        tracep->declBit(c+5191,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) a_ready", false,-1);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_valid", false,-1);
        tracep->declBus(c+12093,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12094,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12095,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12096,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12097,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12098,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12099,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) d_ready", false,-1);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_valid", false,-1);
        tracep->declBus(c+12102,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12103,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12104,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12105,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12106,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12107,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12108,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) d_ready", false,-1);
        tracep->declBit(c+1267,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_valid", false,-1);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1270,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1272,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1274,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_error", false,-1);
        tracep->declBit(c+1275,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) a_ready", false,-1);
        tracep->declBit(c+1276,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_valid", false,-1);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1279,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1280,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1281,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1283,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_error", false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) a_ready", false,-1);
        tracep->declBit(c+4444,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_valid", false,-1);
        tracep->declBus(c+4445,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4446,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4447,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4448,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4449,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4450,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4452,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) d_ready", false,-1);
        tracep->declBit(c+4453,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_valid", false,-1);
        tracep->declBus(c+4454,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4455,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4456,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4457,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4458,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4459,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4461,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) d_ready", false,-1);
        tracep->declBit(c+4462,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_valid", false,-1);
        tracep->declBus(c+4463,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4464,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4465,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4466,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4467,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4468,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4469,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_error", false,-1);
        tracep->declBit(c+4470,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) a_ready", false,-1);
        tracep->declBit(c+4471,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_valid", false,-1);
        tracep->declBus(c+4472,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4474,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4475,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4476,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4477,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4478,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_error", false,-1);
        tracep->declBit(c+4479,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) a_ready", false,-1);
        tracep->declBit(c+5192,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_valid", false,-1);
        tracep->declBus(c+5193,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5194,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5195,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5196,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5197,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5198,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5199,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5200,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) d_ready", false,-1);
        tracep->declBit(c+5201,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_valid", false,-1);
        tracep->declBus(c+5202,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5204,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5205,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5206,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5207,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5208,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5209,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) d_ready", false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_valid", false,-1);
        tracep->declBus(c+9540,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9541,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9542,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9543,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9544,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9545,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9546,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_error", false,-1);
        tracep->declBit(c+9547,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) a_ready", false,-1);
        tracep->declBit(c+9548,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_valid", false,-1);
        tracep->declBus(c+9549,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9550,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9551,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9552,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9553,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9554,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9555,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_error", false,-1);
        tracep->declBit(c+9556,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) a_ready", false,-1);
        tracep->declBit(c+5919,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_valid", false,-1);
        tracep->declBus(c+5920,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5923,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5924,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5925,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5926,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5927,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) d_ready", false,-1);
        tracep->declBit(c+5928,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_valid", false,-1);
        tracep->declBus(c+5929,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5934,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5935,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5936,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) d_ready", false,-1);
        tracep->declBit(c+9909,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_valid", false,-1);
        tracep->declBus(c+9910,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9911,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9912,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9913,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9914,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9915,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9916,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_error", false,-1);
        tracep->declBit(c+9917,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) a_ready", false,-1);
        tracep->declBit(c+9918,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_valid", false,-1);
        tracep->declBus(c+9919,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9920,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9921,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9922,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9923,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9924,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9925,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_error", false,-1);
        tracep->declBit(c+9926,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) a_ready", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith host_1 N", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass", false,-1);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass", false,-1, 2,0);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass", false,-1, 2,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth", false,-1, 3,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth", false,-1, 11,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth", false,-1, 11,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith host_1 NWD", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o a_ready", false,-1);
        tracep->declBit(c+11388,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+11389,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11390,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+11391,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+11392,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+11393,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+11394,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+11395,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+11396,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+11397,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+11398,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11399,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+11400,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+11401,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+11402,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+11403,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+11404,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+11405,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+11406,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+11407,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11408,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+11409,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+11410,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+11411,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+11412,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+11413,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+8001,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+8002,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8003,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8004,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8005,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8006,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8007,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8008,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+8009,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+8010,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+8011,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8012,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8013,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8014,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8016,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8017,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+8018,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+8019,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8021,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+8022,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+8023,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+8024,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+8025,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+8027,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) a_ready", false,-1);
        tracep->declBus(c+11415,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i", false,-1, 1,0);
        tracep->declBus(c+11416,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t", false,-1, 1,0);
        tracep->declBit(c+11417,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_valid", false,-1);
        tracep->declBus(c+11418,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11419,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+11420,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+11421,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+11422,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+11423,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11424,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o d_ready", false,-1);
        tracep->declBit(c+13208,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_valid", false,-1);
        tracep->declBus(c+13209,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13210,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+13211,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+13212,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+13213,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13214,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+13215,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_error", false,-1);
        tracep->declBit(c+13216,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i a_ready", false,-1);
        tracep->declBus(c+14122,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2627,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2628,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding", false,-1, 1,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests", false,-1);
        tracep->declBit(c+13217,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req", false,-1);
        tracep->declBit(c+13218,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp", false,-1);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+11428,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11429,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+11430,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+11431,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+11432,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+11433,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+11434,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+11435,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+11436,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+11437,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11438,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+11439,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+11440,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+11441,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+11442,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+11443,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+11444,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+11445,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+11446,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11447,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+11448,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+11449,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+11450,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+11451,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+11452,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+11453,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+11454,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+11455,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11456,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+11457,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+11458,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+11459,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+11460,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+11461,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+11462,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+8409,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+8410,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8411,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8412,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8413,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8414,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8415,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8416,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+8417,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+8418,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+8419,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8420,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8421,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8422,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8423,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8424,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8425,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+8426,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+8427,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+8428,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8429,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+8430,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+8431,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+8432,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+8433,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+8434,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+8436,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+13219,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_valid", false,-1);
        tracep->declBus(c+13220,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+13221,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+13222,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+13223,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+13224,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+13225,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+13226,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_error", false,-1);
        tracep->declBit(c+13227,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p a_ready", false,-1);
        tracep->declBit(c+13228,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready", false,-1);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+11301,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11302,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+11417,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+11418,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11419,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11420,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11421,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11422,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11423,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11424,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+13208,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+13209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13210,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13211,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13212,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13213,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13214,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13215,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+13216,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+11415,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i", false,-1, 1,0);
        tracep->declBus(c+11416,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o", false,-1, 1,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+11463,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13229,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+11464,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i", false,-1, 85,0);
        tracep->declBit(c+11463,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13229,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+11464,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o", false,-1, 85,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+13230,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+11467,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+13231,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13230,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+11467,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+13231,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni", false,-1);
        tracep->declBit(c+11468,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+11469,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11470,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11471,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11472,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11473,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11474,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11475,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11476,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+749,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+750,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+752,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+753,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+754,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+755,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+756,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+725,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+726,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+727,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+728,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending", false,-1);
        tracep->declBit(c+729,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 N", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass", false,-1);
        tracep->declBus(c+14126,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass", false,-1, 10,0);
        tracep->declBus(c+14126,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass", false,-1, 10,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+14127,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth", false,-1, 43,0);
        tracep->declQuad(c+14127,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth", false,-1, 43,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator main_swith host_2 NWD", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o a_ready", false,-1);
        tracep->declBit(c+4057,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+4058,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4059,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4060,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4061,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4062,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4063,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4064,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4065,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+4066,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+4067,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4068,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4069,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4070,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4071,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4072,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4074,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+4075,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4077,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+4078,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+4079,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+4080,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+4081,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+4082,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+4083,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+4084,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+4085,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4086,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+4087,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+4088,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+4089,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+4090,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+4091,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+4092,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+4093,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+4094,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4095,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+4096,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+4097,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+4098,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+4099,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+4100,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+4101,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+4102,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+4103,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4104,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+4105,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+4106,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+4107,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+4108,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+4109,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+4110,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+4111,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+4112,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4113,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+4114,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+4115,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+4116,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+4117,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+4118,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+4119,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+4120,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+4121,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4122,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+4128,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+4129,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+4130,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4131,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+4132,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+4133,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+4134,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+4135,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+4136,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+4137,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+4138,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+4139,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4140,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+4141,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+4142,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+4143,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+4144,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+4145,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+4146,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+4147,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_valid", false,-1);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4149,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+4155,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) d_ready", false,-1);
        tracep->declBit(c+9927,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+9928,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9930,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9931,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9932,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9933,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9934,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+9935,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+9936,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+9937,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9938,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9939,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9940,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9941,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9942,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9943,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+9944,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+9945,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+9946,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9947,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+9948,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+9949,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+9950,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+9951,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+9952,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+9953,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+9954,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+9955,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9956,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+9957,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+9958,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+9959,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+9960,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+9961,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+9962,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+9963,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+9964,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9965,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+9966,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+9967,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+9968,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+9969,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+9970,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+9971,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+9972,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+9973,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+9979,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+9980,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+9981,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+9988,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+9989,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+9991,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9992,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+9997,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+9998,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+9999,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+10002,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+10003,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+10004,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+10005,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+10006,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+10007,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+10008,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+10009,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10010,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+10011,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+10012,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+10013,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+10014,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+10015,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+10016,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) a_ready", false,-1);
        tracep->declBit(c+10017,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_valid", false,-1);
        tracep->declBus(c+10018,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10019,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+10020,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+10021,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+10022,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+10023,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+10024,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_error", false,-1);
        tracep->declBit(c+10025,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) a_ready", false,-1);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+3764,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_valid", false,-1);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+3772,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o d_ready", false,-1);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_valid", false,-1);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10032,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+10033,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_error", false,-1);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i a_ready", false,-1);
        tracep->declBus(c+14122,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2945,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2946,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+3773,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests", false,-1);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req", false,-1);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp", false,-1);
        tracep->declBit(c+3774,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+3782,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+3783,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+3788,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+3790,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+3791,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+3792,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+3795,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+3796,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+3797,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+3798,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+3799,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+3800,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+3801,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+3807,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+3808,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+3809,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+3810,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+3813,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+3816,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+3817,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+3818,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+3819,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+3824,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+3825,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+3827,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+3828,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+3854,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+3855,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+3863,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+3864,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+3872,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+3873,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_valid", false,-1);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+3881,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) d_ready", false,-1);
        tracep->declBit(c+4255,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+4256,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4257,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4258,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4260,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4261,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+4264,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4268,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4269,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4271,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+4272,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+4273,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4277,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4278,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4279,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4280,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+4281,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+4282,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+4283,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4284,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+4285,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+4286,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+4287,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+4288,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+4289,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+4290,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+4291,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+4292,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+4298,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+4299,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+4301,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+4303,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+4304,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+4307,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+4308,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+4309,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+4310,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4311,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+4312,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+4313,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+4314,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+4315,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+4316,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+4317,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+4318,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+4319,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4320,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+4321,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+4322,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+4323,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+4324,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+4325,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+4327,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+4328,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+4332,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+4334,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+4335,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+4336,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+4343,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+4344,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+4345,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+4346,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4347,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+4348,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+4352,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+4353,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+4354,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_valid", false,-1);
        tracep->declBus(c+4355,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4356,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+4357,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+4358,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+4361,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_error", false,-1);
        tracep->declBit(c+4362,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) a_ready", false,-1);
        tracep->declBit(c+10035,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_valid", false,-1);
        tracep->declBus(c+10036,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+10037,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+10038,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+10039,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+10040,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+10041,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+10042,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_error", false,-1);
        tracep->declBit(c+10043,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p a_ready", false,-1);
        tracep->declBit(c+10044,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready", false,-1);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni", false,-1);
        tracep->declBit(c+3314,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3317,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3322,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+9875,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9879,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9880,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9881,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9882,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+3764,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3772,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10032,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10033,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+3323,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10045,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+3882,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+3323,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10045,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+3882,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+10046,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3324,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+10047,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10046,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3324,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+10047,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni", false,-1);
        tracep->declBit(c+3885,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3893,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+4048,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+4049,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4050,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4051,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4052,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4053,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4054,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4055,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+4056,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+2947,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2949,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2950,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending", false,-1);
        tracep->declBit(c+13484,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator main_swith host_3 N", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass", false,-1);
        tracep->declBus(c+14131,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass", false,-1, 9,0);
        tracep->declBus(c+14131,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass", false,-1, 9,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+14132,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth", false,-1, 39,0);
        tracep->declQuad(c+14132,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth", false,-1, 39,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator main_swith host_3 NWD", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o a_ready", false,-1);
        tracep->declBit(c+3329,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+3330,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3331,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+3332,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+3333,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+3334,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+3335,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+3336,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+3337,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+3338,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+3339,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3340,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+3341,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+3342,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+3343,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+3344,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+3345,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+3346,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+3347,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+3348,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3349,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+3350,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+3351,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+3352,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+3353,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+3354,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+3355,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+3356,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+3357,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3358,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+3359,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+3360,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+3361,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+3364,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+3365,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3367,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+3373,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+3374,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3376,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+3382,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+3383,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+3386,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+3391,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+3392,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+3393,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3394,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+3395,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+3396,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+3400,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+3401,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+3404,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+3405,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+3406,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+3407,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+3408,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+3409,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+3410,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+3411,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3412,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+3413,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+3414,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+3415,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+3416,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+3417,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+3418,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+12113,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12114,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+12115,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+12116,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+12117,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+12118,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+12122,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12123,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+12124,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+12125,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+12126,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+12127,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+12131,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12132,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+12133,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+12134,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+12135,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+12136,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+12137,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+12138,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+12139,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+12142,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+12143,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+12144,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+12145,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+12146,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+12147,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+12148,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+12149,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12150,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+12151,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+12152,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+12153,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+12154,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+12155,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+12156,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+12157,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+12158,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12159,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+12160,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+12161,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+12163,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+12164,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+12165,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+12166,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+12167,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12168,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+12169,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+12170,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+12171,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+12172,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+12173,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+12174,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+12175,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+12176,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12177,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+12178,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+12179,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+12180,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+12181,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+12182,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+12183,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+12184,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+12185,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12186,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+12187,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+12188,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+12189,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+12190,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+12191,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+12192,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+12193,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+12194,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12195,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+12196,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+12197,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+12198,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+12199,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+12200,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+12201,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) a_ready", false,-1);
        tracep->declBus(c+3328,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+3419,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+685,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_valid", false,-1);
        tracep->declBus(c+686,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+687,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+688,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+689,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+690,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+691,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+692,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+693,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o d_ready", false,-1);
        tracep->declBit(c+12202,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_valid", false,-1);
        tracep->declBus(c+12203,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12204,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+12205,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+12206,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+12207,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12208,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+12209,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_error", false,-1);
        tracep->declBit(c+12210,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i a_ready", false,-1);
        tracep->declBus(c+14122,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2951,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2952,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+3420,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests", false,-1);
        tracep->declBit(c+12211,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req", false,-1);
        tracep->declBit(c+12212,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp", false,-1);
        tracep->declBit(c+3421,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+3422,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3423,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+3424,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+3425,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+3426,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+3427,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+3428,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+3429,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+3430,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+3431,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3432,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+3433,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+3434,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+3435,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+3436,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+3437,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+3438,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+3439,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+3440,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3441,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+3443,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+3444,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+3445,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+3446,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+3447,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+3448,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+3449,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3450,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+3452,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+3453,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+3454,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+3455,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+3456,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+3457,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+3458,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3459,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+3460,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+3461,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+3462,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+3463,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+3464,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+3465,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+3466,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+3467,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3468,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+3469,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+3470,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+3471,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+3472,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+3473,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+3474,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+3475,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+3476,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3477,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+3478,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+3479,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+3480,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+3481,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+3482,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+3483,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+3484,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+3485,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3486,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+3487,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+3488,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+3489,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+3490,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+3491,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+3492,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+3493,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+3494,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3495,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+3496,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+3497,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+3498,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+3499,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+3500,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+3501,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+3502,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+3503,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+3505,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+3506,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+3507,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+3508,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+3509,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+3510,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+3512,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+3513,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+3514,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+3515,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+3516,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+3517,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_data", false,-1, 31,0);
    }
}

void VAzadi_top_verilator::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3519,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+12213,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+12214,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12215,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+12216,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+12217,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+12218,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+12219,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+12220,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+12221,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+12222,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+12223,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12224,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+12225,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+12226,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+12227,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+12228,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+12229,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+12230,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+12231,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+12232,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12233,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+12234,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+12235,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+12236,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+12237,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+12238,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+12239,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+12240,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+12241,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12242,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+12243,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+12244,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+12245,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+12246,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+12247,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+12248,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+12249,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+12250,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12251,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+12252,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+12253,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+12254,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+12255,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+12256,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+12257,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+12258,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+12259,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12260,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+12261,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+12262,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+12263,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+12264,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+12265,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+12266,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+12267,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+12268,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12269,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+12270,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+12271,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+12272,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+12273,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+12274,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+12275,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+12276,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+12277,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12278,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+12279,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+12280,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+12281,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+12282,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+12283,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+12284,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+12285,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+12286,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12287,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+12288,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+12289,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+12290,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+12291,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+12292,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+12293,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+12294,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+12295,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12296,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+12297,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+12298,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+12299,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+12300,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+12301,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+12302,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+12303,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+12304,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+12305,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+12306,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+12307,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+12308,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+12309,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+12310,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+12311,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+12312,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_valid", false,-1);
        tracep->declBus(c+12313,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+12314,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+12315,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+12316,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+12317,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+12318,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+12319,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_error", false,-1);
        tracep->declBit(c+12320,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p a_ready", false,-1);
        tracep->declBit(c+12321,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready", false,-1);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni", false,-1);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+675,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+685,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+686,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+687,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+688,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+689,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+690,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+691,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+692,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+693,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+12202,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+12203,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12204,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12205,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12206,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12207,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12208,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+12210,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+3328,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+3419,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+683,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12322,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+3520,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+683,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12322,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+3520,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+12323,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+12324,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12323,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+12324,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni", false,-1);
        tracep->declBit(c+3523,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+3524,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3528,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3529,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3530,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3531,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+12055,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+12056,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12057,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12058,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12059,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12060,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12061,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+12063,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+2953,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2954,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2955,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2956,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending", false,-1);
        tracep->declBit(c+13485,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith ICCM M", false,-1, 31,0);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith ICCM HReqPass", false,-1, 2,0);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith ICCM HRspPass", false,-1, 2,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith ICCM HReqDepth", false,-1, 11,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith ICCM HRspDepth", false,-1, 11,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith ICCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith ICCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith ICCM clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith ICCM rst_ni", false,-1);
        tracep->declBit(c+12946,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+12947,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12948,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12949,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12950,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12951,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12952,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12953,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12954,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+12955,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+12956,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12957,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12958,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12959,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12960,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12961,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12962,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12963,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+12964,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_valid", false,-1);
        tracep->declBus(c+12965,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12966,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12967,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12968,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12969,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12970,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12971,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12972,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) d_ready", false,-1);
        tracep->declBit(c+8028,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+8029,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8030,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8031,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8032,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8034,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8035,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+8036,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+8037,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+8038,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8044,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+8045,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+8046,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_valid", false,-1);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8048,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+8049,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+8053,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_error", false,-1);
        tracep->declBit(c+8054,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) a_ready", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o d_ready", false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_valid", false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7922,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_error", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith ICCM IDW", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith ICCM STIDW", false,-1, 31,0);
        tracep->declBit(c+12973,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+12974,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12975,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12976,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12977,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12978,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12979,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12980,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12981,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+12982,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+12983,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12984,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12985,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12986,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12987,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12988,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12989,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_valid", false,-1);
        tracep->declBus(c+12992,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12993,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12994,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12995,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12996,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) d_ready", false,-1);
        tracep->declBit(c+8055,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8057,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8058,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8060,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8061,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8062,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+8063,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+8064,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+8065,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8066,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8067,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8068,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8069,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8070,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8071,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+8072,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBit(c+8073,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_valid", false,-1);
        tracep->declBus(c+8074,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8075,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+8076,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+8079,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+8080,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_error", false,-1);
        tracep->declBit(c+8081,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) a_ready", false,-1);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator main_swith ICCM hrequest", false,-1, 2,0);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator main_swith ICCM hgrant", false,-1, 2,0);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13004,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13006,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13007,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13008,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+8083,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+8088,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8089,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+8090,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+8091,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator main_swith ICCM arb_valid", false,-1);
        tracep->declBit(c+8092,"Azadi_top_verilator top_verilator main_swith ICCM arb_ready", false,-1);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_valid", false,-1);
        tracep->declBus(c+13012,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13013,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13014,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13015,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13016,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13017,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13018,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator main_swith ICCM arb_data d_ready", false,-1);
        tracep->declBus(c+8093,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspvalid", false,-1, 2,0);
        tracep->declBus(c+13020,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready", false,-1, 2,0);
        tracep->declBus(c+8094,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13023,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13024,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13025,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13026,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13027,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13028,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13029,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13031,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13032,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13034,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13035,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13036,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13037,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13038,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13039,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13040,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13042,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13043,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13045,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13046,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13047,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13048,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13049,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13050,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13051,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13052,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13849,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13053,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13054,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13004,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13006,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13007,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13008,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8083,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8088,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8089,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8090,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8091,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7922,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13055,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8095,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13056,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13055,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8095,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13056,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8096,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13059,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8097,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8096,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13059,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8097,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb req_i", false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+13060+i*3,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gnt_o", false,-1, 2,0);
        tracep->declBus(c+2351,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb idx_o", false,-1, 1,0);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13069,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+8092,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 2,0);
        tracep->declBus(c+2352,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 2,0);
        tracep->declBus(c+13073,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 2,0);
        tracep->declBus(c+2280,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 2,0);
        tracep->declBus(c+2353,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 2,0);
        tracep->declBus(c+2354,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 2,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+2355,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M", false,-1, 31,0);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass", false,-1, 2,0);
        tracep->declBus(c+14119,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass", false,-1, 2,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth", false,-1, 11,0);
        tracep->declBus(c+14121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth", false,-1, 11,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni", false,-1);
        tracep->declBit(c+12717,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+12718,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12720,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12721,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12722,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12723,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12724,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12725,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+12727,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12728,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12729,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12730,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12732,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12733,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12734,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+12735,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_valid", false,-1);
        tracep->declBus(c+12736,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12737,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12738,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12739,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12740,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12741,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12742,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12743,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) d_ready", false,-1);
        tracep->declBit(c+2356,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+2357,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2358,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2360,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2362,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2363,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+2364,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+2366,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2368,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2369,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2370,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2371,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+2373,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+2374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_valid", false,-1);
        tracep->declBus(c+2375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_error", false,-1);
        tracep->declBit(c+2382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) a_ready", false,-1);
        tracep->declBit(c+12708,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_valid", false,-1);
        tracep->declBus(c+12709,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12714,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12716,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o d_ready", false,-1);
        tracep->declBit(c+14073,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_valid", false,-1);
        tracep->declBus(c+14074,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14075,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14076,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14077,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14080,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_error", false,-1);
        tracep->declBit(c+14081,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW", false,-1, 31,0);
        tracep->declBit(c+12744,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+12745,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12747,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12748,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12749,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12750,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12751,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12752,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+12753,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+12754,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12755,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12756,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12757,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12758,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12759,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12760,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12761,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+12762,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_valid", false,-1);
        tracep->declBus(c+12763,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12764,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12765,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12766,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12767,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12768,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12769,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12770,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) d_ready", false,-1);
        tracep->declBit(c+2383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2386,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2388,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2390,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+2391,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+2392,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+2393,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2394,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2395,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2396,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2397,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2398,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2399,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+2400,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBit(c+2401,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_valid", false,-1);
        tracep->declBus(c+2402,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2403,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2404,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2405,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2406,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2407,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2408,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_error", false,-1);
        tracep->declBit(c+2409,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) a_ready", false,-1);
        tracep->declBus(c+12771,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest", false,-1, 2,0);
        tracep->declBus(c+2410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant", false,-1, 2,0);
        tracep->declBit(c+12772,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12773,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12774,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12775,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12776,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12777,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12778,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12779,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12780,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+403,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+405,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+406,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+407,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+408,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+411,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+12781,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid", false,-1);
        tracep->declBit(c+412,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready", false,-1);
        tracep->declBit(c+12782,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_valid", false,-1);
        tracep->declBus(c+12783,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+12784,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+12785,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+12786,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+12787,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+12788,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+12789,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+12790,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data d_ready", false,-1);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid", false,-1, 2,0);
        tracep->declBus(c+12791,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready", false,-1, 2,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+12792,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged", false,-1);
        tracep->declBit(c+12793,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12794,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12795,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12796,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12797,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12798,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12799,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12800,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+12802,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12803,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+12804,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12806,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12807,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12808,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12809,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12811,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12812,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+12813,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+12815,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12816,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12817,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12818,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12823,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13849,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+12772,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+12773,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12774,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12775,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12776,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12777,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12778,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12779,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12780,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+403,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+405,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+406,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+407,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+408,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+411,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12708,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12709,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12714,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12716,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+14073,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+14074,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14075,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14076,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14077,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14080,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+14081,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+12826,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+14137,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+12827,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12826,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+14137,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+12827,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+14138,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12830,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+14139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+14138,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12830,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+14139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+12771,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i", false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+12831+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o", false,-1, 2,0);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o", false,-1, 1,0);
        tracep->declBit(c+12781,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+12840,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+412,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+12843,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 2,0);
        tracep->declBus(c+2412,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 2,0);
        tracep->declBus(c+12844,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 2,0);
        tracep->declBus(c+2281,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 2,0);
        tracep->declBus(c+2413,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 2,0);
        tracep->declBus(c+2414,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 2,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+2415,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm clock", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm reset", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator dccm tl_d_i a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator dccm tl_d_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator dccm tl_d_i a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator dccm tl_d_i a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator dccm tl_d_i a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator dccm tl_d_i a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator dccm tl_d_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator dccm tl_d_i a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator dccm tl_d_i d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator dccm tl_d_o d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator dccm tl_d_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator dccm tl_d_o d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator dccm tl_d_o d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator dccm tl_d_o d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator dccm tl_d_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator dccm tl_d_o d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator dccm tl_d_o d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator dccm tl_d_o a_ready", false,-1);
        tracep->declBit(c+11783,"Azadi_top_verilator top_verilator dccm req_i", false,-1);
        tracep->declBus(c+11784,"Azadi_top_verilator top_verilator dccm addr_i", false,-1, 11,0);
        tracep->declBus(c+11785,"Azadi_top_verilator top_verilator dccm wdata_i", false,-1, 31,0);
        tracep->declBus(c+11786,"Azadi_top_verilator top_verilator dccm wmask_i", false,-1, 31,0);
        tracep->declBit(c+11787,"Azadi_top_verilator top_verilator dccm we_i", false,-1);
        tracep->declBit(c+2820,"Azadi_top_verilator top_verilator dccm rvalid_o", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator dccm rdata_o", false,-1, 31,0);
        tracep->declBus(c+11788,"Azadi_top_verilator top_verilator dccm data_we", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm dccm CLK", false,-1);
        tracep->declBit(c+11783,"Azadi_top_verilator top_verilator dccm dccm EN", false,-1);
        tracep->declBus(c+11789,"Azadi_top_verilator top_verilator dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+11785,"Azadi_top_verilator top_verilator dccm dccm Di", false,-1, 31,0);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator dccm dccm Do", false,-1, 31,0);
        tracep->declBus(c+11784,"Azadi_top_verilator top_verilator dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm data_mem clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm data_mem rst_ni", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator dccm data_mem tl_i d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator dccm data_mem tl_o a_ready", false,-1);
        tracep->declBit(c+11783,"Azadi_top_verilator top_verilator dccm data_mem req_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+11787,"Azadi_top_verilator top_verilator dccm data_mem we_o", false,-1);
        tracep->declBus(c+11784,"Azadi_top_verilator top_verilator dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+11785,"Azadi_top_verilator top_verilator dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+11786,"Azadi_top_verilator top_verilator dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2820,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+13486,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+2876,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+2877,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+11790,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+11791,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+11792,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+11793,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+11794,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+2892,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+11795,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+2878,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+2895,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+11796,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+2897,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+2895,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+2879,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+2906,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+13487,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready", false,-1);
        tracep->declBus(c+2913,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+2917,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+2918,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+11792,"Azadi_top_verilator top_verilator dccm data_mem error_internal", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+11792,"Azadi_top_verilator top_verilator dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+13486,"Azadi_top_verilator top_verilator dccm data_mem a_ack", false,-1);
        tracep->declBit(c+11790,"Azadi_top_verilator top_verilator dccm data_mem d_ack", false,-1);
        tracep->declBit(c+11783,"Azadi_top_verilator top_verilator dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+2914,"Azadi_top_verilator top_verilator dccm data_mem d_valid", false,-1);
        tracep->declBit(c+13488,"Azadi_top_verilator top_verilator dccm data_mem d_error", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+11797,"Azadi_top_verilator top_verilator dccm data_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+11798,"Azadi_top_verilator top_verilator dccm data_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+13489,"Azadi_top_verilator top_verilator dccm data_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+2907,"Azadi_top_verilator top_verilator dccm data_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+2913,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+11799,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14070,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+11792,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+11800,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+11801,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+11802,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+11803,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+11804,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+11805,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+11806,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+11807,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+11808,"Azadi_top_verilator top_verilator dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+13486,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2876,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+11809,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+2877,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11790,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+2898,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+13490,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2867,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2801,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+11810,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13491,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2880,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2881,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2880,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2868,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2802,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2869,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2803,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+2822,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+2825,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+13492,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+13492,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+11795,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+2878,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+11811,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+2882,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+2895,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+2899,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+13493,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2870,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2804,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+11812,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13494,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2883,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2884,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2883,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2871,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2872,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2806,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+2826,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+2827,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+2828,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)", false,-1, 4,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)", false,-1, 4,0);
        tracep->declBus(c+13495,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+13495,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+14072,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+2895,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2879,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+2915,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+2906,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13487,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+2919,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+13496,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2873,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+2908,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13497,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2885,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2886,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2909,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2874,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2808,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2875,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2809,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+2830,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+2832,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+2834,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(2)", false,-1, 32,0);
        tracep->declQuad(c+2836,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(3)", false,-1, 32,0);
        tracep->declQuad(c+13498,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+13500,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 rst_ni", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator timer0 tl_i a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator timer0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator timer0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator timer0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator timer0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator timer0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator timer0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator timer0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator timer0 tl_i d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator timer0 tl_o d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator timer0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator timer0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator timer0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator timer0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator timer0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator timer0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator timer0 tl_o d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator timer0 tl_o a_ready", false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator timer0 intr_timer_expired_0_0_o", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 N_HARTS", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 N_TIMERS", false,-1, 31,0);
        tracep->declBit(c+9649,"Azadi_top_verilator top_verilator timer0 reg2hw ctrl(0) q", false,-1);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 prescale q", false,-1, 11,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 step q", false,-1, 7,0);
        tracep->declBus(c+9652,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+9653,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+9654,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 q", false,-1, 31,0);
        tracep->declBit(c+9655,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 qe", false,-1);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 q", false,-1, 31,0);
        tracep->declBit(c+9657,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 qe", false,-1);
        tracep->declBit(c+9658,"Azadi_top_verilator top_verilator timer0 reg2hw intr_enable0(0) q", false,-1);
        tracep->declBit(c+9659,"Azadi_top_verilator top_verilator timer0 reg2hw intr_state0(0) q", false,-1);
        tracep->declBit(c+9660,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) q", false,-1);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) qe", false,-1);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 de", false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+9665,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 de", false,-1);
        tracep->declBit(c+9666,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) d", false,-1);
        tracep->declBit(c+9667,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) de", false,-1);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator timer0 active", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9669+i*1,"Azadi_top_verilator top_verilator timer0 prescaler", true,(i+0), 11,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9670+i*1,"Azadi_top_verilator top_verilator timer0 step", true,(i+0), 7,0);}}
        tracep->declBus(c+9671,"Azadi_top_verilator top_verilator timer0 tick", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9672+i*2,"Azadi_top_verilator top_verilator timer0 mtime_d", true,(i+0), 63,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9674+i*2,"Azadi_top_verilator top_verilator timer0 mtime", true,(i+0), 63,0);}}
        tracep->declQuad(c+9676,"Azadi_top_verilator top_verilator timer0 mtimecmp(0)(0)", false,-1, 63,0);
        tracep->declBit(c+9678,"Azadi_top_verilator top_verilator timer0 mtimecmp_update(0)(0)", false,-1);
        tracep->declBus(c+9679,"Azadi_top_verilator top_verilator timer0 intr_timer_set", false,-1, 0,0);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator timer0 intr_timer_en", false,-1, 0,0);
        tracep->declBus(c+9660,"Azadi_top_verilator top_verilator timer0 intr_timer_test_q", false,-1, 0,0);
        tracep->declBus(c+9661,"Azadi_top_verilator top_verilator timer0 intr_timer_test_qe", false,-1, 0,0);
        tracep->declBus(c+9681,"Azadi_top_verilator top_verilator timer0 intr_timer_state_q", false,-1, 0,0);
        tracep->declBus(c+9682,"Azadi_top_verilator top_verilator timer0 intr_timer_state_de", false,-1, 0,0);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator timer0 intr_timer_state_d", false,-1, 0,0);
        tracep->declBus(c+581,"Azadi_top_verilator top_verilator timer0 intr_out", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg rst_ni", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator timer0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator timer0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+9649,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw ctrl(0) q", false,-1);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 prescale q", false,-1, 11,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 step q", false,-1, 7,0);
        tracep->declBus(c+9652,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+9653,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+9654,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 q", false,-1, 31,0);
        tracep->declBit(c+9655,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 qe", false,-1);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 q", false,-1, 31,0);
        tracep->declBit(c+9657,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 qe", false,-1);
        tracep->declBit(c+9658,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_enable0(0) q", false,-1);
        tracep->declBit(c+9659,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_state0(0) q", false,-1);
        tracep->declBit(c+9660,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) q", false,-1);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) qe", false,-1);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 de", false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+9665,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 de", false,-1);
        tracep->declBit(c+9666,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) d", false,-1);
        tracep->declBit(c+9667,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) de", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator timer0 u_reg devmode_i", false,-1);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator timer0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator timer0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+9684,"Azadi_top_verilator top_verilator timer0 u_reg reg_we", false,-1);
        tracep->declBit(c+9685,"Azadi_top_verilator top_verilator timer0 u_reg reg_re", false,-1);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator timer0 u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+9688,"Azadi_top_verilator top_verilator timer0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator timer0 u_reg reg_error", false,-1);
        tracep->declBit(c+9691,"Azadi_top_verilator top_verilator timer0 u_reg addrmiss", false,-1);
        tracep->declBit(c+9692,"Azadi_top_verilator top_verilator timer0 u_reg wr_err", false,-1);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+6435,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_qs", false,-1);
        tracep->declBit(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_wd", false,-1);
        tracep->declBit(c+9694,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_we", false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_qs", false,-1, 11,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_wd", false,-1, 11,0);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_we", false,-1);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_qs", false,-1, 7,0);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_wd", false,-1, 7,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_we", false,-1);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_qs", false,-1, 31,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_wd", false,-1, 31,0);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_we", false,-1);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_qs", false,-1, 31,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_wd", false,-1, 31,0);
        tracep->declBit(c+9700,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_we", false,-1);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_qs", false,-1, 31,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_wd", false,-1, 31,0);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_we", false,-1);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_qs", false,-1, 31,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_wd", false,-1, 31,0);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_we", false,-1);
        tracep->declBit(c+6442,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_qs", false,-1);
        tracep->declBit(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_wd", false,-1);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_we", false,-1);
        tracep->declBit(c+7449,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_qs", false,-1);
        tracep->declBit(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_wd", false,-1);
        tracep->declBit(c+9704,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_we", false,-1);
        tracep->declBit(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_wd", false,-1);
        tracep->declBit(c+9705,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_we", false,-1);
        tracep->declBus(c+9706,"Azadi_top_verilator top_verilator timer0 u_reg addr_hit", false,-1, 8,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+9685,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+9684,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+9688,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+2282,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+9707,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+13502,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+2283,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+2284,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+9708,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+9709,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+9710,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+2285,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+2286,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+2287,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+9711,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+9712,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+9710,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+9713,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+9714,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+9715,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+9716,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+9717,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+9718,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+9719,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+9720,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl rst_ni", false,-1);
        tracep->declBit(c+9694,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl d", false,-1, 0,0);
        tracep->declBit(c+7450,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qe", false,-1);
        tracep->declBus(c+6435,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl q", false,-1, 0,0);
        tracep->declBus(c+6435,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qs", false,-1, 0,0);
        tracep->declBit(c+9694,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en", false,-1);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9694,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6435,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9694,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6435,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale RESVAL", false,-1, 11,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale rst_ni", false,-1);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale we", false,-1);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wd", false,-1, 11,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale de", false,-1);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale d", false,-1, 11,0);
        tracep->declBit(c+7451,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qe", false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale q", false,-1, 11,0);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qs", false,-1, 11,0);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en", false,-1);
        tracep->declBus(c+9723,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_data", false,-1, 11,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb we", false,-1);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wd", false,-1, 11,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb de", false,-1);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb d", false,-1, 11,0);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb q", false,-1, 11,0);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9723,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_data", false,-1, 11,0);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb gen_w unused_q", false,-1, 11,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14146,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step RESVAL", false,-1, 7,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step rst_ni", false,-1);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step we", false,-1);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step d", false,-1, 7,0);
        tracep->declBit(c+7452,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qe", false,-1);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step q", false,-1, 7,0);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qs", false,-1, 7,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en", false,-1);
        tracep->declBus(c+9724,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_data", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb we", false,-1);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9724,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 rst_ni", false,-1);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wd", false,-1, 31,0);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 de", false,-1);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+7453,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qe", false,-1);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qs", false,-1, 31,0);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en", false,-1);
        tracep->declBus(c+9726,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9726,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 rst_ni", false,-1);
        tracep->declBit(c+9700,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wd", false,-1, 31,0);
        tracep->declBit(c+9665,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 de", false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+7454,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qe", false,-1);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qs", false,-1, 31,0);
        tracep->declBit(c+9727,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en", false,-1);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9700,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+9665,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+9727,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14147,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 rst_ni", false,-1);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 d", false,-1, 31,0);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qe", false,-1);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 q", false,-1, 31,0);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qs", false,-1, 31,0);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en", false,-1);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14147,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 rst_ni", false,-1);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 d", false,-1, 31,0);
        tracep->declBit(c+7456,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qe", false,-1);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 q", false,-1, 31,0);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qs", false,-1, 31,0);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en", false,-1);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 rst_ni", false,-1);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 d", false,-1, 0,0);
        tracep->declBit(c+7457,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qe", false,-1);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 q", false,-1, 0,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qs", false,-1, 0,0);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en", false,-1);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 rst_ni", false,-1);
        tracep->declBit(c+9704,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wd", false,-1, 0,0);
        tracep->declBit(c+9667,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 de", false,-1);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 d", false,-1, 0,0);
        tracep->declBit(c+7458,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qe", false,-1);
        tracep->declBus(c+7449,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 q", false,-1, 0,0);
        tracep->declBus(c+7449,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qs", false,-1, 0,0);
        tracep->declBit(c+9732,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en", false,-1);
        tracep->declBus(c+13503,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+9704,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9667,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7449,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9732,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13503,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 re", false,-1);
        tracep->declBit(c+9705,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 we", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 d", false,-1, 0,0);
        tracep->declBit(c+9705,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qre", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw rst_ni", false,-1);
        tracep->declBus(c+9679,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw event_intr_i", false,-1, 0,0);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+9660,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+9681,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+9682,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+581,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw intr_o", false,-1, 0,0);
        tracep->declBus(c+9733,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw new_event", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core N", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core rst_ni", false,-1);
        tracep->declBit(c+9668,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core active", false,-1);
        tracep->declBus(c+9734,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core prescaler", false,-1, 11,0);
        tracep->declBus(c+9735,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core step", false,-1, 7,0);
        tracep->declBit(c+9671,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick", false,-1);
        tracep->declQuad(c+9736,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime_d", false,-1, 63,0);
        tracep->declQuad(c+9738,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime", false,-1, 63,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9740+i*2,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtimecmp", true,(i+0), 63,0);}}
        tracep->declBus(c+9679,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core intr", false,-1, 0,0);
        tracep->declBus(c+7459,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick_count", false,-1, 11,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch clk_peri_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o a_ready", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i a_ready", false,-1);
        tracep->declBit(c+6842,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_valid", false,-1);
        tracep->declBus(c+6843,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6844,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_param", false,-1, 2,0);
        tracep->declBus(c+6845,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_size", false,-1, 1,0);
        tracep->declBus(c+6846,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_source", false,-1, 7,0);
        tracep->declBus(c+6847,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_address", false,-1, 31,0);
        tracep->declBus(c+6848,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6849,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_data", false,-1, 31,0);
        tracep->declBit(c+6850,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o d_ready", false,-1);
        tracep->declBit(c+14149,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_valid", false,-1);
        tracep->declBus(c+14150,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14151,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_param", false,-1, 2,0);
        tracep->declBus(c+14152,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_size", false,-1, 1,0);
        tracep->declBus(c+14153,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_source", false,-1, 7,0);
        tracep->declBus(c+14154,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14155,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_data", false,-1, 31,0);
        tracep->declBit(c+14156,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_error", false,-1);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i a_ready", false,-1);
        tracep->declBit(c+6851,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_valid", false,-1);
        tracep->declBus(c+6852,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6853,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_param", false,-1, 2,0);
        tracep->declBus(c+6854,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_size", false,-1, 1,0);
        tracep->declBus(c+6855,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_source", false,-1, 7,0);
        tracep->declBus(c+6856,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_address", false,-1, 31,0);
        tracep->declBus(c+6857,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6858,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_data", false,-1, 31,0);
        tracep->declBit(c+6859,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o d_ready", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_valid", false,-1);
        tracep->declBus(c+14159,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14160,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_param", false,-1, 2,0);
        tracep->declBus(c+14161,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_size", false,-1, 1,0);
        tracep->declBus(c+14162,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_source", false,-1, 7,0);
        tracep->declBus(c+14163,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14164,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_data", false,-1, 31,0);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_error", false,-1);
        tracep->declBit(c+14166,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i a_ready", false,-1);
        tracep->declBit(c+6860,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_valid", false,-1);
        tracep->declBus(c+6861,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6862,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_param", false,-1, 2,0);
        tracep->declBus(c+6863,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_size", false,-1, 1,0);
        tracep->declBus(c+6864,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_source", false,-1, 7,0);
        tracep->declBus(c+6865,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_address", false,-1, 31,0);
        tracep->declBus(c+6866,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6867,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_data", false,-1, 31,0);
        tracep->declBit(c+6868,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o d_ready", false,-1);
        tracep->declBit(c+14167,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_valid", false,-1);
        tracep->declBus(c+14168,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14169,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_param", false,-1, 2,0);
        tracep->declBus(c+14170,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_size", false,-1, 1,0);
        tracep->declBus(c+14171,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_source", false,-1, 7,0);
        tracep->declBus(c+14172,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14173,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_data", false,-1, 31,0);
        tracep->declBit(c+14174,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_error", false,-1);
        tracep->declBit(c+14175,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i a_ready", false,-1);
        tracep->declBit(c+6869,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_valid", false,-1);
        tracep->declBus(c+6870,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6871,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_param", false,-1, 2,0);
        tracep->declBus(c+6872,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_size", false,-1, 1,0);
        tracep->declBus(c+6873,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_source", false,-1, 7,0);
        tracep->declBus(c+6874,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_address", false,-1, 31,0);
        tracep->declBus(c+6875,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6876,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_data", false,-1, 31,0);
        tracep->declBit(c+6877,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o d_ready", false,-1);
        tracep->declBit(c+14176,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_valid", false,-1);
        tracep->declBus(c+14177,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14178,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_param", false,-1, 2,0);
        tracep->declBus(c+14179,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_size", false,-1, 1,0);
        tracep->declBus(c+14180,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_source", false,-1, 7,0);
        tracep->declBus(c+14181,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14182,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_data", false,-1, 31,0);
        tracep->declBit(c+14183,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_error", false,-1);
        tracep->declBit(c+14184,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i a_ready", false,-1);
        tracep->declBit(c+6878,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_valid", false,-1);
        tracep->declBus(c+6879,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6880,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_param", false,-1, 2,0);
        tracep->declBus(c+6881,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_size", false,-1, 1,0);
        tracep->declBus(c+6882,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_source", false,-1, 7,0);
        tracep->declBus(c+6883,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_address", false,-1, 31,0);
        tracep->declBus(c+6884,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6885,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_data", false,-1, 31,0);
        tracep->declBit(c+6886,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o d_ready", false,-1);
        tracep->declBit(c+14185,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_valid", false,-1);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_param", false,-1, 2,0);
        tracep->declBus(c+14188,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_size", false,-1, 1,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_source", false,-1, 7,0);
        tracep->declBus(c+14190,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14191,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_data", false,-1, 31,0);
        tracep->declBit(c+14192,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_error", false,-1);
        tracep->declBit(c+14193,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i a_ready", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i a_ready", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i a_ready", false,-1);
        tracep->declBit(c+6887,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_valid", false,-1);
        tracep->declBus(c+6888,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6889,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_param", false,-1, 2,0);
        tracep->declBus(c+6890,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_size", false,-1, 1,0);
        tracep->declBus(c+6891,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_source", false,-1, 7,0);
        tracep->declBus(c+6892,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_address", false,-1, 31,0);
        tracep->declBus(c+6893,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6894,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_data", false,-1, 31,0);
        tracep->declBit(c+6895,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o d_ready", false,-1);
        tracep->declBit(c+14194,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_valid", false,-1);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14196,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_param", false,-1, 2,0);
        tracep->declBus(c+14197,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_size", false,-1, 1,0);
        tracep->declBus(c+14198,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_source", false,-1, 7,0);
        tracep->declBus(c+14199,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14200,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_data", false,-1, 31,0);
        tracep->declBit(c+14201,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_error", false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i a_ready", false,-1);
        tracep->declBit(c+6896,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_valid", false,-1);
        tracep->declBus(c+6897,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6898,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_param", false,-1, 2,0);
        tracep->declBus(c+6899,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_size", false,-1, 1,0);
        tracep->declBus(c+6900,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_source", false,-1, 7,0);
        tracep->declBus(c+6901,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_address", false,-1, 31,0);
        tracep->declBus(c+6902,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6903,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_data", false,-1, 31,0);
        tracep->declBit(c+6904,"Azadi_top_verilator top_verilator periph_switch tl_can0_o d_ready", false,-1);
        tracep->declBit(c+14203,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_valid", false,-1);
        tracep->declBus(c+14204,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14205,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_param", false,-1, 2,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_size", false,-1, 1,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_source", false,-1, 7,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_data", false,-1, 31,0);
        tracep->declBit(c+14210,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_error", false,-1);
        tracep->declBit(c+14211,"Azadi_top_verilator top_verilator periph_switch tl_can0_i a_ready", false,-1);
        tracep->declBit(c+6905,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_valid", false,-1);
        tracep->declBus(c+6906,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6907,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_param", false,-1, 2,0);
        tracep->declBus(c+6908,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_size", false,-1, 1,0);
        tracep->declBus(c+6909,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_source", false,-1, 7,0);
        tracep->declBus(c+6910,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_address", false,-1, 31,0);
        tracep->declBus(c+6911,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6912,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_data", false,-1, 31,0);
        tracep->declBit(c+6913,"Azadi_top_verilator top_verilator periph_switch tl_can1_o d_ready", false,-1);
        tracep->declBit(c+14212,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_valid", false,-1);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14214,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_param", false,-1, 2,0);
        tracep->declBus(c+14215,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_size", false,-1, 1,0);
        tracep->declBus(c+14216,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_source", false,-1, 7,0);
        tracep->declBus(c+14217,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14218,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_data", false,-1, 31,0);
        tracep->declBit(c+14219,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_error", false,-1);
        tracep->declBit(c+14220,"Azadi_top_verilator top_verilator periph_switch tl_can1_i a_ready", false,-1);
        tracep->declBit(c+6914,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_valid", false,-1);
        tracep->declBus(c+6915,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6916,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_param", false,-1, 2,0);
        tracep->declBus(c+6917,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_size", false,-1, 1,0);
        tracep->declBus(c+6918,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_source", false,-1, 7,0);
        tracep->declBus(c+6919,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_address", false,-1, 31,0);
        tracep->declBus(c+6920,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6921,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_data", false,-1, 31,0);
        tracep->declBit(c+6922,"Azadi_top_verilator top_verilator periph_switch tl_adc_o d_ready", false,-1);
        tracep->declBit(c+14221,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_valid", false,-1);
        tracep->declBus(c+14222,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14223,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_param", false,-1, 2,0);
        tracep->declBus(c+14224,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_size", false,-1, 1,0);
        tracep->declBus(c+14225,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_source", false,-1, 7,0);
        tracep->declBus(c+14226,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14227,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_data", false,-1, 31,0);
        tracep->declBit(c+14228,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_error", false,-1);
        tracep->declBit(c+14229,"Azadi_top_verilator top_verilator periph_switch tl_adc_i a_ready", false,-1);
        tracep->declBit(c+6923,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_valid", false,-1);
        tracep->declBus(c+6924,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6925,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_param", false,-1, 2,0);
        tracep->declBus(c+6926,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_size", false,-1, 1,0);
        tracep->declBus(c+6927,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_source", false,-1, 7,0);
        tracep->declBus(c+6928,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_address", false,-1, 31,0);
        tracep->declBus(c+6929,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6930,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_data", false,-1, 31,0);
        tracep->declBit(c+6931,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o d_ready", false,-1);
        tracep->declBit(c+14230,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_valid", false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14232,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_param", false,-1, 2,0);
        tracep->declBus(c+14233,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_size", false,-1, 1,0);
        tracep->declBus(c+14234,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_source", false,-1, 7,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14236,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_data", false,-1, 31,0);
        tracep->declBit(c+14237,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_error", false,-1);
        tracep->declBit(c+14238,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i a_ready", false,-1);
        tracep->declBit(c+14239,"Azadi_top_verilator top_verilator periph_switch scanmode_i", false,-1);
        tracep->declBit(c+14239,"Azadi_top_verilator top_verilator periph_switch unused_scanmode", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h a_ready", false,-1);
        tracep->declBit(c+6932,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_valid", false,-1);
        tracep->declBus(c+6933,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6934,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6935,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6936,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6937,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6938,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6939,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6940,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) d_ready", false,-1);
        tracep->declBit(c+6941,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_valid", false,-1);
        tracep->declBus(c+6942,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6943,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6944,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6945,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6946,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6947,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6948,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6949,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) d_ready", false,-1);
        tracep->declBit(c+6950,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_valid", false,-1);
        tracep->declBus(c+6951,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6952,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_param", false,-1, 2,0);
        tracep->declBus(c+6953,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_size", false,-1, 1,0);
        tracep->declBus(c+6954,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_source", false,-1, 7,0);
        tracep->declBus(c+6955,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_address", false,-1, 31,0);
        tracep->declBus(c+6956,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+6957,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_data", false,-1, 31,0);
        tracep->declBit(c+6958,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) d_ready", false,-1);
        tracep->declBit(c+6959,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_valid", false,-1);
        tracep->declBus(c+6960,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6961,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_param", false,-1, 2,0);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_size", false,-1, 1,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_source", false,-1, 7,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_address", false,-1, 31,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_data", false,-1, 31,0);
        tracep->declBit(c+6967,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) d_ready", false,-1);
        tracep->declBit(c+6968,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_valid", false,-1);
        tracep->declBus(c+6969,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6970,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_param", false,-1, 2,0);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_size", false,-1, 1,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_source", false,-1, 7,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_address", false,-1, 31,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_data", false,-1, 31,0);
        tracep->declBit(c+6976,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) d_ready", false,-1);
        tracep->declBit(c+6977,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_valid", false,-1);
        tracep->declBus(c+6978,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_param", false,-1, 2,0);
        tracep->declBus(c+6980,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_size", false,-1, 1,0);
        tracep->declBus(c+6981,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_source", false,-1, 7,0);
        tracep->declBus(c+6982,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_address", false,-1, 31,0);
        tracep->declBus(c+6983,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+6984,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_data", false,-1, 31,0);
        tracep->declBit(c+6985,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) d_ready", false,-1);
        tracep->declBit(c+6986,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_valid", false,-1);
        tracep->declBus(c+6987,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6988,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_param", false,-1, 2,0);
        tracep->declBus(c+6989,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_size", false,-1, 1,0);
        tracep->declBus(c+6990,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_source", false,-1, 7,0);
        tracep->declBus(c+6991,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_address", false,-1, 31,0);
        tracep->declBus(c+6992,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+6993,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_data", false,-1, 31,0);
        tracep->declBit(c+6994,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) d_ready", false,-1);
        tracep->declBit(c+6995,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_valid", false,-1);
        tracep->declBus(c+6996,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6997,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_param", false,-1, 2,0);
        tracep->declBus(c+6998,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_size", false,-1, 1,0);
        tracep->declBus(c+6999,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_source", false,-1, 7,0);
        tracep->declBus(c+7000,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_address", false,-1, 31,0);
        tracep->declBus(c+7001,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+7002,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_data", false,-1, 31,0);
        tracep->declBit(c+7003,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) d_ready", false,-1);
        tracep->declBit(c+7004,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_valid", false,-1);
        tracep->declBus(c+7005,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7006,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_param", false,-1, 2,0);
        tracep->declBus(c+7007,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_size", false,-1, 1,0);
        tracep->declBus(c+7008,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_source", false,-1, 7,0);
        tracep->declBus(c+7009,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_address", false,-1, 31,0);
        tracep->declBus(c+7010,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+7011,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_data", false,-1, 31,0);
        tracep->declBit(c+7012,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) d_ready", false,-1);
        tracep->declBit(c+7013,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_valid", false,-1);
        tracep->declBus(c+7014,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7015,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_param", false,-1, 2,0);
        tracep->declBus(c+7016,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_size", false,-1, 1,0);
        tracep->declBus(c+7017,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_source", false,-1, 7,0);
        tracep->declBus(c+7018,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_address", false,-1, 31,0);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+7020,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_data", false,-1, 31,0);
        tracep->declBit(c+7021,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) d_ready", false,-1);
        tracep->declBit(c+7022,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_valid", false,-1);
        tracep->declBus(c+7023,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7024,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_param", false,-1, 2,0);
        tracep->declBus(c+7025,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_size", false,-1, 1,0);
        tracep->declBus(c+7026,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_source", false,-1, 7,0);
        tracep->declBus(c+7027,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_address", false,-1, 31,0);
        tracep->declBus(c+7028,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+7029,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_data", false,-1, 31,0);
        tracep->declBit(c+7030,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) d_ready", false,-1);
        tracep->declBit(c+7031,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_valid", false,-1);
        tracep->declBus(c+7032,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7033,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_param", false,-1, 2,0);
        tracep->declBus(c+7034,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_size", false,-1, 1,0);
        tracep->declBus(c+7035,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_source", false,-1, 7,0);
        tracep->declBus(c+7036,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_address", false,-1, 31,0);
        tracep->declBus(c+7037,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+7038,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_data", false,-1, 31,0);
        tracep->declBit(c+7039,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) d_ready", false,-1);
        tracep->declBit(c+7040,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_valid", false,-1);
        tracep->declBus(c+7041,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7042,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_param", false,-1, 2,0);
        tracep->declBus(c+7043,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_size", false,-1, 1,0);
        tracep->declBus(c+7044,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_source", false,-1, 7,0);
        tracep->declBus(c+7045,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_address", false,-1, 31,0);
        tracep->declBus(c+7046,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+7047,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_data", false,-1, 31,0);
        tracep->declBit(c+7048,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) d_ready", false,-1);
        tracep->declBit(c+1609,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_valid", false,-1);
        tracep->declBus(c+1610,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1611,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1612,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1613,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1614,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1615,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1616,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_error", false,-1);
        tracep->declBit(c+1617,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) a_ready", false,-1);
        tracep->declBit(c+1618,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_valid", false,-1);
        tracep->declBus(c+1619,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1620,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1621,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1622,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1623,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1624,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1625,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_error", false,-1);
        tracep->declBit(c+1626,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) a_ready", false,-1);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_valid", false,-1);
        tracep->declBus(c+1628,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1629,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_param", false,-1, 2,0);
        tracep->declBus(c+1630,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_size", false,-1, 1,0);
        tracep->declBus(c+1631,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_source", false,-1, 7,0);
        tracep->declBus(c+1632,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+1633,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_data", false,-1, 31,0);
        tracep->declBit(c+1634,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_error", false,-1);
        tracep->declBit(c+1635,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) a_ready", false,-1);
        tracep->declBit(c+1636,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_valid", false,-1);
        tracep->declBus(c+1637,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1638,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_param", false,-1, 2,0);
        tracep->declBus(c+1639,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_size", false,-1, 1,0);
        tracep->declBus(c+1640,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_source", false,-1, 7,0);
        tracep->declBus(c+1641,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+1642,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_data", false,-1, 31,0);
        tracep->declBit(c+1643,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_error", false,-1);
        tracep->declBit(c+1644,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) a_ready", false,-1);
        tracep->declBit(c+1645,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_valid", false,-1);
        tracep->declBus(c+1646,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1647,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_param", false,-1, 2,0);
        tracep->declBus(c+1648,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_size", false,-1, 1,0);
        tracep->declBus(c+1649,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_source", false,-1, 7,0);
        tracep->declBus(c+1650,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+1651,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_data", false,-1, 31,0);
        tracep->declBit(c+1652,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_error", false,-1);
        tracep->declBit(c+1653,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) a_ready", false,-1);
        tracep->declBit(c+1654,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_valid", false,-1);
        tracep->declBus(c+1655,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1656,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_param", false,-1, 2,0);
        tracep->declBus(c+1657,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_size", false,-1, 1,0);
        tracep->declBus(c+1658,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_source", false,-1, 7,0);
        tracep->declBus(c+1659,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+1660,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_data", false,-1, 31,0);
        tracep->declBit(c+1661,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_error", false,-1);
        tracep->declBit(c+1662,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) a_ready", false,-1);
        tracep->declBit(c+1663,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_valid", false,-1);
        tracep->declBus(c+1664,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1665,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_param", false,-1, 2,0);
        tracep->declBus(c+1666,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_size", false,-1, 1,0);
        tracep->declBus(c+1667,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_source", false,-1, 7,0);
        tracep->declBus(c+1668,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+1669,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_data", false,-1, 31,0);
        tracep->declBit(c+1670,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_error", false,-1);
        tracep->declBit(c+1671,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) a_ready", false,-1);
        tracep->declBit(c+1672,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_valid", false,-1);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1674,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_param", false,-1, 2,0);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_size", false,-1, 1,0);
        tracep->declBus(c+1676,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_source", false,-1, 7,0);
        tracep->declBus(c+1677,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+1678,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_data", false,-1, 31,0);
        tracep->declBit(c+1679,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_error", false,-1);
        tracep->declBit(c+1680,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) a_ready", false,-1);
        tracep->declBit(c+1681,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_valid", false,-1);
        tracep->declBus(c+1682,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1683,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_param", false,-1, 2,0);
        tracep->declBus(c+1684,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_size", false,-1, 1,0);
        tracep->declBus(c+1685,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_source", false,-1, 7,0);
        tracep->declBus(c+1686,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+1687,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_data", false,-1, 31,0);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_error", false,-1);
        tracep->declBit(c+1689,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) a_ready", false,-1);
        tracep->declBit(c+1690,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_valid", false,-1);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_param", false,-1, 2,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_size", false,-1, 1,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_source", false,-1, 7,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_data", false,-1, 31,0);
        tracep->declBit(c+1697,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_error", false,-1);
        tracep->declBit(c+1698,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) a_ready", false,-1);
        tracep->declBit(c+1699,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_valid", false,-1);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_param", false,-1, 2,0);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_size", false,-1, 1,0);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_source", false,-1, 7,0);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+1705,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_data", false,-1, 31,0);
        tracep->declBit(c+1706,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_error", false,-1);
        tracep->declBit(c+1707,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) a_ready", false,-1);
        tracep->declBit(c+1708,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_valid", false,-1);
        tracep->declBus(c+1709,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1710,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_param", false,-1, 2,0);
        tracep->declBus(c+1711,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_size", false,-1, 1,0);
        tracep->declBus(c+1712,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_source", false,-1, 7,0);
        tracep->declBus(c+1713,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+1714,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_data", false,-1, 31,0);
        tracep->declBit(c+1715,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_error", false,-1);
        tracep->declBit(c+1716,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) a_ready", false,-1);
        tracep->declBit(c+1717,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_valid", false,-1);
        tracep->declBus(c+1718,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1719,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_param", false,-1, 2,0);
        tracep->declBus(c+1720,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_size", false,-1, 1,0);
        tracep->declBus(c+1721,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_source", false,-1, 7,0);
        tracep->declBus(c+1722,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+1723,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_data", false,-1, 31,0);
        tracep->declBit(c+1724,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_error", false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) a_ready", false,-1);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14", false,-1, 3,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass", false,-1);
        tracep->declBus(c+14240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass", false,-1, 12,0);
        tracep->declBus(c+14240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass", false,-1, 12,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+14241,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth", false,-1, 51,0);
        tracep->declQuad(c+14241,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth", false,-1, 51,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o a_ready", false,-1);
        tracep->declBit(c+7049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+7050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+7058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+7059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+7067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+7068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+7070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+7071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+7072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+7073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+7074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+7075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+7076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+7077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+7079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+7080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+7081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+7082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+7083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+7084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+7085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+7086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+7088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+7089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+7090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+7091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+7092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+7093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+7094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+7095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+7103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+7104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+7106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+7107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+7108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+7109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+7110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+7111,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+7112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+7113,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+7115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+7116,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+7117,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+7118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+7119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+7120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+7121,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+7122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+7129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+7130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+7131,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+7133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+7134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+7135,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+7136,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+7137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+7139,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_valid", false,-1);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7141,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+7142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+7143,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+7144,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+7145,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+7146,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+7147,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) d_ready", false,-1);
        tracep->declBit(c+7148,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_valid", false,-1);
        tracep->declBus(c+7149,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7150,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+7151,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+7152,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+7153,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+7154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+7155,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+7156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) d_ready", false,-1);
        tracep->declBit(c+7157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_valid", false,-1);
        tracep->declBus(c+7158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7159,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_param", false,-1, 2,0);
        tracep->declBus(c+7160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_size", false,-1, 1,0);
        tracep->declBus(c+7161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_source", false,-1, 7,0);
        tracep->declBus(c+7162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_address", false,-1, 31,0);
        tracep->declBus(c+7163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+7164,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_data", false,-1, 31,0);
        tracep->declBit(c+7165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) d_ready", false,-1);
        tracep->declBit(c+1726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+1727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+1735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+1736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+1743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+1744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+1745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+1751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+1752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+1753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+1754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+1756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+1758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+1759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+1760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+1762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+1763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+1765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+1767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+1768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+1769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+1770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+1772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+1774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+1775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+1776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+1780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+1784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+1785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+1786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+1787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+1788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+1789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+1790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+1792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+1793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+1794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+1795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+1796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+1798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+1799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+1801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+1802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+1803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+1804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+1805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+1806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+1807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+1808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+1810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+1811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+1812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+1813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+1814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+1815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) a_ready", false,-1);
        tracep->declBit(c+1816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_valid", false,-1);
        tracep->declBus(c+1817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+1819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+1820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+1821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+1822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+1823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_error", false,-1);
        tracep->declBit(c+1824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) a_ready", false,-1);
        tracep->declBit(c+1825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_valid", false,-1);
        tracep->declBus(c+1826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+1828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+1829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+1830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+1831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+1832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_error", false,-1);
        tracep->declBit(c+1833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) a_ready", false,-1);
        tracep->declBit(c+1834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_valid", false,-1);
        tracep->declBus(c+1835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_param", false,-1, 2,0);
        tracep->declBus(c+1837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_size", false,-1, 1,0);
        tracep->declBus(c+1838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_source", false,-1, 7,0);
        tracep->declBus(c+1839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+1840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_data", false,-1, 31,0);
        tracep->declBit(c+1841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_error", false,-1);
        tracep->declBit(c+1842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) a_ready", false,-1);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+5938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+5939,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_valid", false,-1);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5941,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+5942,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+5943,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+5944,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+5947,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o d_ready", false,-1);
        tracep->declBit(c+10049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_valid", false,-1);
        tracep->declBus(c+10050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+10052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+10053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_error", false,-1);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i a_ready", false,-1);
        tracep->declBus(c+14122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+13504,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+1224,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+5948,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests", false,-1);
        tracep->declBit(c+12326,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req", false,-1);
        tracep->declBit(c+12327,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp", false,-1);
        tracep->declBit(c+5949,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5952,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5953,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5954,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5955,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5956,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+5958,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+5959,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5961,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5962,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5963,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5964,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5965,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5966,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+5967,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+5968,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5969,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+5971,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+5972,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+5973,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+5974,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+5975,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+5976,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+5977,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5978,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+5979,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+5980,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+5981,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+5982,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+5983,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+5984,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+5985,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+5986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5987,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+5988,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+5989,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+5990,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+5991,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+5992,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+5993,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+5994,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+5995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5996,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+5997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+5998,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+5999,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+6000,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+6001,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+6002,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+6003,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+6004,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6005,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+6006,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+6007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+6008,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+6009,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+6010,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+6011,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+6012,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+6013,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6014,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+6015,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+6017,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+6021,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6023,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+6025,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+6026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+6027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+6028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+6029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+6030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+6031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+6033,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+6034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+6036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+6037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+6038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+6039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+6045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+6046,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+6047,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+6048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_valid", false,-1);
        tracep->declBus(c+6049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+6051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+6052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+6053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+6054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+6055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+6056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) d_ready", false,-1);
        tracep->declBit(c+6057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_valid", false,-1);
        tracep->declBus(c+6058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_param", false,-1, 2,0);
        tracep->declBus(c+6060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_size", false,-1, 1,0);
        tracep->declBus(c+6061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_source", false,-1, 7,0);
        tracep->declBus(c+6062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_address", false,-1, 31,0);
        tracep->declBus(c+6063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+6064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_data", false,-1, 31,0);
        tracep->declBit(c+6065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) d_ready", false,-1);
        tracep->declBit(c+6066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_valid", false,-1);
        tracep->declBus(c+6067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_param", false,-1, 2,0);
        tracep->declBus(c+6069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_size", false,-1, 1,0);
        tracep->declBus(c+6070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_source", false,-1, 7,0);
        tracep->declBus(c+6071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_address", false,-1, 31,0);
        tracep->declBus(c+6072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_mask", false,-1, 3,0);
        tracep->declBus(c+6073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_data", false,-1, 31,0);
        tracep->declBit(c+6074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) d_ready", false,-1);
        tracep->declBit(c+2154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+2155,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2159,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+2163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+2164,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2166,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2167,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2170,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+2171,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+2172,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2175,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+2180,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+2182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2183,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+2184,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+2185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+2186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+2188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+2189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+2190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+2191,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+2193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+2194,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+2195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+2196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+2197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+2198,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+2199,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+2200,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+2202,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+2203,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+2204,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+2205,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+2206,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+2207,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+2208,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+2209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2210,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+2212,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+2213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+2214,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+2215,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+2216,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+2217,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+2218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2219,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+2221,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+2222,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+2223,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+2224,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+2225,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+2226,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+2227,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2228,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+2229,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+2230,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+2231,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+2232,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+2233,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+2234,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+2235,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+2239,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+2240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+2241,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+2242,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+2243,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+2244,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+2248,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+2249,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+2250,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+2251,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+2252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+2253,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_valid", false,-1);
        tracep->declBus(c+2254,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2255,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+2256,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+2257,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+2258,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+2259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+2260,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_error", false,-1);
        tracep->declBit(c+2261,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) a_ready", false,-1);
        tracep->declBit(c+2262,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_valid", false,-1);
        tracep->declBus(c+2263,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2264,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_param", false,-1, 2,0);
        tracep->declBus(c+2265,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_size", false,-1, 1,0);
        tracep->declBus(c+2266,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_source", false,-1, 7,0);
        tracep->declBus(c+2267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+2268,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_data", false,-1, 31,0);
        tracep->declBit(c+2269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_error", false,-1);
        tracep->declBit(c+2270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) a_ready", false,-1);
        tracep->declBit(c+2271,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_valid", false,-1);
        tracep->declBus(c+2272,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2273,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_param", false,-1, 2,0);
        tracep->declBus(c+2274,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_size", false,-1, 1,0);
        tracep->declBus(c+2275,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_source", false,-1, 7,0);
        tracep->declBus(c+2276,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_sink", false,-1, 0,0);
        tracep->declBus(c+2277,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_data", false,-1, 31,0);
        tracep->declBit(c+2278,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_error", false,-1);
        tracep->declBit(c+2279,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) a_ready", false,-1);
        tracep->declBit(c+6075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_valid", false,-1);
        tracep->declBus(c+6076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_error", false,-1);
        tracep->declBit(c+6083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p a_ready", false,-1);
        tracep->declBit(c+6084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready", false,-1);
        tracep->declBus(c+14243,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+14243,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+5939,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5941,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5942,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5943,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5944,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5947,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+10049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+10050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+5938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+6085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+6086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+6085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+6086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+10059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+10060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+10060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni", false,-1);
        tracep->declBit(c+6090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+1558,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+1559,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1560,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1561,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1562,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1563,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1564,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1565,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+1566,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+1225,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+1226,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+1227,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+13505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending", false,-1);
        tracep->declBit(c+13506,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO rst_ni", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator GPIO tl_i a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator GPIO tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator GPIO tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator GPIO tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator GPIO tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator GPIO tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator GPIO tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator GPIO tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator GPIO tl_i d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator GPIO tl_o d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator GPIO tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator GPIO tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator GPIO tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator GPIO tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator GPIO tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator GPIO tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator GPIO tl_o d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator GPIO tl_o a_ready", false,-1);
        tracep->declBus(c+13507,"Azadi_top_verilator top_verilator GPIO cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+7460,"Azadi_top_verilator top_verilator GPIO cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+7461,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+6425,"Azadi_top_verilator top_verilator GPIO intr_gpio_o", false,-1, 31,0);
        tracep->declBus(c+10988,"Azadi_top_verilator top_verilator GPIO reg2hw intr_state q", false,-1, 31,0);
        tracep->declBus(c+10989,"Azadi_top_verilator top_verilator GPIO reg2hw intr_enable q", false,-1, 31,0);
        tracep->declBus(c+10990,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test q", false,-1, 31,0);
        tracep->declBit(c+10991,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test qe", false,-1);
        tracep->declBus(c+10992,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out q", false,-1, 31,0);
        tracep->declBit(c+10993,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out qe", false,-1);
        tracep->declBus(c+10994,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data q", false,-1, 15,0);
        tracep->declBit(c+10995,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data qe", false,-1);
        tracep->declBus(c+10996,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask q", false,-1, 15,0);
        tracep->declBit(c+10997,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask qe", false,-1);
        tracep->declBus(c+10998,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data q", false,-1, 15,0);
        tracep->declBit(c+10999,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data qe", false,-1);
        tracep->declBus(c+11000,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11001,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask qe", false,-1);
        tracep->declBus(c+11002,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe q", false,-1, 31,0);
        tracep->declBit(c+11003,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe qe", false,-1);
        tracep->declBus(c+11004,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data q", false,-1, 15,0);
        tracep->declBit(c+11005,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data qe", false,-1);
        tracep->declBus(c+11006,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11007,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask qe", false,-1);
        tracep->declBus(c+11008,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data q", false,-1, 15,0);
        tracep->declBit(c+11009,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data qe", false,-1);
        tracep->declBus(c+11010,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11011,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask qe", false,-1);
        tracep->declBus(c+11012,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+11013,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+11014,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+11015,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+11016,"Azadi_top_verilator top_verilator GPIO reg2hw ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+7619,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state d", false,-1, 31,0);
        tracep->declBit(c+7620,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state de", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO hw2reg data_in d", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO hw2reg data_in de", false,-1);
        tracep->declBus(c+7623,"Azadi_top_verilator top_verilator GPIO hw2reg direct_out d", false,-1, 31,0);
        tracep->declBus(c+7624,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower data d", false,-1, 9,0);
        tracep->declBus(c+7625,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower mask d", false,-1, 9,0);
        tracep->declBus(c+7626,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper data d", false,-1, 15,0);
        tracep->declBus(c+7627,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper mask d", false,-1, 15,0);
        tracep->declBus(c+7628,"Azadi_top_verilator top_verilator GPIO hw2reg direct_oe d", false,-1, 31,0);
        tracep->declBus(c+7629,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower data d", false,-1, 15,0);
        tracep->declBus(c+7630,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower mask d", false,-1, 15,0);
        tracep->declBus(c+7631,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper data d", false,-1, 15,0);
        tracep->declBus(c+7632,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper mask d", false,-1, 15,0);
        tracep->declBus(c+7460,"Azadi_top_verilator top_verilator GPIO cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+7461,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+11017,"Azadi_top_verilator top_verilator GPIO data_in_d", false,-1, 31,0);
        tracep->declBus(c+2838,"Azadi_top_verilator top_verilator GPIO data_in_q", false,-1, 31,0);
        tracep->declBus(c+13508,"Azadi_top_verilator top_verilator GPIO event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+13509,"Azadi_top_verilator top_verilator GPIO event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+11018,"Azadi_top_verilator top_verilator GPIO event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+11019,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator GPIO event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator GPIO intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni", false,-1);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+11020,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+10990,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+10991,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11021,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+11022,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11023,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+6425,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+11024,"Azadi_top_verilator top_verilator GPIO intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator GPIO u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator GPIO u_reg tl_o a_ready", false,-1);
        tracep->declBus(c+10988,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_state q", false,-1, 31,0);
        tracep->declBus(c+10989,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_enable q", false,-1, 31,0);
        tracep->declBus(c+10990,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test q", false,-1, 31,0);
        tracep->declBit(c+10991,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test qe", false,-1);
        tracep->declBus(c+10992,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out q", false,-1, 31,0);
        tracep->declBit(c+10993,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out qe", false,-1);
        tracep->declBus(c+10994,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data q", false,-1, 15,0);
        tracep->declBit(c+10995,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data qe", false,-1);
        tracep->declBus(c+10996,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask q", false,-1, 15,0);
        tracep->declBit(c+10997,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask qe", false,-1);
        tracep->declBus(c+10998,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data q", false,-1, 15,0);
        tracep->declBit(c+10999,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data qe", false,-1);
        tracep->declBus(c+11000,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11001,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask qe", false,-1);
        tracep->declBus(c+11002,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe q", false,-1, 31,0);
        tracep->declBit(c+11003,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe qe", false,-1);
        tracep->declBus(c+11004,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data q", false,-1, 15,0);
        tracep->declBit(c+11005,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data qe", false,-1);
        tracep->declBus(c+11006,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11007,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask qe", false,-1);
        tracep->declBus(c+11008,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data q", false,-1, 15,0);
        tracep->declBit(c+11009,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data qe", false,-1);
        tracep->declBus(c+11010,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11011,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask qe", false,-1);
        tracep->declBus(c+11012,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+11013,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+11014,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+11015,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+11016,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+7619,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state d", false,-1, 31,0);
        tracep->declBit(c+7620,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state de", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in d", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in de", false,-1);
        tracep->declBus(c+7623,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_out d", false,-1, 31,0);
        tracep->declBus(c+7624,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower data d", false,-1, 9,0);
        tracep->declBus(c+7625,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower mask d", false,-1, 9,0);
        tracep->declBus(c+7626,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper data d", false,-1, 15,0);
        tracep->declBus(c+7627,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper mask d", false,-1, 15,0);
        tracep->declBus(c+7628,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_oe d", false,-1, 31,0);
        tracep->declBus(c+7629,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower data d", false,-1, 15,0);
        tracep->declBus(c+7630,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower mask d", false,-1, 15,0);
        tracep->declBus(c+7631,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper data d", false,-1, 15,0);
        tracep->declBus(c+7632,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper mask d", false,-1, 15,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator GPIO u_reg AW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator GPIO u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+11025,"Azadi_top_verilator top_verilator GPIO u_reg reg_we", false,-1);
        tracep->declBit(c+11026,"Azadi_top_verilator top_verilator GPIO u_reg reg_re", false,-1);
        tracep->declBus(c+7166,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+7168,"Azadi_top_verilator top_verilator GPIO u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+11028,"Azadi_top_verilator top_verilator GPIO u_reg reg_error", false,-1);
        tracep->declBit(c+11029,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss", false,-1);
        tracep->declBit(c+11030,"Azadi_top_verilator top_verilator GPIO u_reg wr_err", false,-1);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we", false,-1);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+11032,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we", false,-1);
        tracep->declBit(c+11033,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re", false,-1);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+7169,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+7170,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+11037,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+11038,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we", false,-1);
        tracep->declBit(c+11039,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re", false,-1);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+11044,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1571,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1572,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+11026,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+11025,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+7166,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+7168,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+11028,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+730,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+11045,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+13511,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+1843,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+1844,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error", false,-1);
        tracep->declBit(c+11046,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+7412,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+7413,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+731,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+732,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+1845,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+11047,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+11048,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6817,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6823,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+7413,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7173,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+7414,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+7174,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+7175,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+7176,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+11049,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+11050,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+11051,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+7177,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+7620,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de", false,-1);
        tracep->declBus(c+7619,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+7463,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+13512,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+13513,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+7620,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+7619,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+13512,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13513,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+7464,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re", false,-1);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+582,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+7622,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+11033,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re", false,-1);
        tracep->declBit(c+11032,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+11032,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+11033,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+7178,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+7178,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+7170,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+7170,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+11037,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+11037,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+11036,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+11039,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+11038,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+11038,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+11039,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+7465,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+7427,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7427,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+7466,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+7428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+7467,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+7429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+7468,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+7469,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+11052,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+13514,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+13515,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11668,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11669,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+824,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+11053,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+13516,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+13517,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11670,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11716,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11671,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+11717,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+11054,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+13518,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+13519,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11672,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11718,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11673,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+826,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+11719,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+11055,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+13520,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+13521,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11674,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11720,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11675,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+827,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+11721,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+13522,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+13523,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3031,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3150,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3032,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+828,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+3151,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+11057,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+13524,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+13525,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3033,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3152,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3034,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+829,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+3153,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+11058,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+13526,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+13527,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11676,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11722,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11677,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+830,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+11723,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+11059,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+13528,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+13529,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11678,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11724,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11679,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+831,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+11725,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+11060,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+13530,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+13531,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11680,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11726,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11681,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+832,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+11727,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+11061,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+13532,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+13533,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11682,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11728,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11683,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+11729,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+11062,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+13534,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+13535,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11684,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11730,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11685,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+834,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+11731,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+11063,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+13536,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+13537,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11686,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11732,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11687,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+835,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+11733,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+11064,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+13538,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+13539,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11688,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11734,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11689,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+836,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+11735,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+11065,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+13540,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+13541,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11690,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11736,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11691,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+837,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+11737,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+11066,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+13542,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+13543,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3035,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3154,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3036,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+838,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+3155,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+11067,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+13544,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+13545,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3037,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3156,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3038,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+839,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+3157,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+11068,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+13546,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+13547,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11738,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11693,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+840,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+11739,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+11069,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+13548,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+13549,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11740,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11695,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+841,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+11741,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+11070,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+13550,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+13551,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11742,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+842,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+11743,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+11071,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+13552,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+13553,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+11698,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+11744,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+11699,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+11745,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+11072,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+13554,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+13555,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7470,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7583,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7471,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+844,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+7584,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+11073,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+13556,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+13557,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7473,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+845,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+7586,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+11074,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+13558,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+13559,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7587,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7475,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+846,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+7588,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+11075,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+13560,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+13561,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7589,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7477,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+847,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+7590,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+11076,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+13562,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+13563,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3158,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3040,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+848,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+3159,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+11077,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+13564,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+13565,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3160,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+849,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+3161,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+11078,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+13566,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+13567,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7478,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7591,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7479,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+850,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+7592,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+11079,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+13568,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+13569,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7480,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7593,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7481,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+851,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+7594,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+11080,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+13570,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+13571,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7482,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7595,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7483,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+852,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+7596,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+11081,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+13572,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+13573,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7484,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7597,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7485,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+853,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+7598,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+11082,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+13574,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+13575,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7599,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7487,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+854,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+7600,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+11083,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+13576,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+13577,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7601,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7489,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+855,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+7602,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_dut clk_i", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_dut rst_ni", false,-1);
        tracep->declBit(c+2887,"Azadi_top_verilator top_verilator u_dut rx_dv_i", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator u_dut rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+2841,"Azadi_top_verilator top_verilator u_dut we_o", false,-1);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator u_dut addr_o", false,-1, 13,0);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_dut wdata_o", false,-1, 31,0);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_dut reset_o", false,-1);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs", false,-1, 1,0);
        tracep->declBus(c+2910,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns", false,-1, 1,0);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator u_dut rx_byte_d", false,-1, 7,0);
        tracep->declBus(c+2843,"Azadi_top_verilator top_verilator u_dut rx_byte_q0", false,-1, 7,0);
        tracep->declBus(c+2844,"Azadi_top_verilator top_verilator u_dut rx_byte_q1", false,-1, 7,0);
        tracep->declBus(c+2845,"Azadi_top_verilator top_verilator u_dut rx_byte_q2", false,-1, 7,0);
        tracep->declBus(c+2846,"Azadi_top_verilator top_verilator u_dut rx_byte_q3", false,-1, 7,0);
        tracep->declBit(c+2841,"Azadi_top_verilator top_verilator u_dut we_q", false,-1);
        tracep->declBit(c+2911,"Azadi_top_verilator top_verilator u_dut we_d", false,-1);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator u_dut addr_q", false,-1, 13,0);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator u_dut addr_d", false,-1, 13,0);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_dut reset_q", false,-1);
        tracep->declBit(c+2912,"Azadi_top_verilator top_verilator u_dut reset_d", false,-1);
        tracep->declBus(c+13578,"Azadi_top_verilator top_verilator u_dut byte_count", false,-1, 1,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator u_dut DONE", false,-1, 1,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator u_dut LOAD", false,-1, 1,0);
        tracep->declBus(c+13849,"Azadi_top_verilator top_verilator u_dut PROG", false,-1, 1,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_dut RESET", false,-1, 1,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator programmer i_Clock", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator programmer rst_ni", false,-1);
        tracep->declBit(c+13656,"Azadi_top_verilator top_verilator programmer i_Rx_Serial", false,-1);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT", false,-1, 15,0);
        tracep->declBit(c+2887,"Azadi_top_verilator top_verilator programmer o_Rx_DV", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator programmer o_Rx_Byte", false,-1, 7,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator programmer s_IDLE", false,-1, 2,0);
        tracep->declBus(c+14247,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT", false,-1, 2,0);
        tracep->declBus(c+14248,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS", false,-1, 2,0);
        tracep->declBus(c+14249,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT", false,-1, 2,0);
        tracep->declBus(c+14250,"Azadi_top_verilator top_verilator programmer s_CLEANUP", false,-1, 2,0);
        tracep->declBit(c+13579,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R", false,-1);
        tracep->declBit(c+13580,"Azadi_top_verilator top_verilator programmer r_Rx_Data", false,-1);
        tracep->declBus(c+2900,"Azadi_top_verilator top_verilator programmer r_Clock_Count", false,-1, 15,0);
        tracep->declBus(c+2901,"Azadi_top_verilator top_verilator programmer r_Bit_Index", false,-1, 2,0);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator programmer r_Rx_Byte", false,-1, 7,0);
        tracep->declBit(c+2887,"Azadi_top_verilator top_verilator programmer r_Rx_DV", false,-1);
        tracep->declBus(c+2902,"Azadi_top_verilator top_verilator programmer r_SM_Main", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator iccm clock", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator iccm reset", false,-1);
        tracep->declBit(c+12937,"Azadi_top_verilator top_verilator iccm req", false,-1);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator iccm addr", false,-1, 11,0);
        tracep->declBus(c+14251,"Azadi_top_verilator top_verilator iccm wdata", false,-1, 31,0);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator iccm rdata", false,-1, 31,0);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator iccm rvalid", false,-1);
        tracep->declBus(c+14252,"Azadi_top_verilator top_verilator iccm we", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator iccm iccm CLK", false,-1);
        tracep->declBit(c+12937,"Azadi_top_verilator top_verilator iccm iccm EN", false,-1);
        tracep->declBus(c+14252,"Azadi_top_verilator top_verilator iccm iccm WE", false,-1, 3,0);
        tracep->declBus(c+14251,"Azadi_top_verilator top_verilator iccm iccm Di", false,-1, 31,0);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator iccm iccm Do", false,-1, 31,0);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator iccm iccm A", false,-1, 11,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator inst_mem ByteAccess", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator inst_mem clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator inst_mem rst_ni", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator inst_mem tl_i a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator inst_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator inst_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator inst_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator inst_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator inst_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator inst_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator inst_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator inst_mem tl_i d_ready", false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator inst_mem tl_o d_valid", false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator inst_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator inst_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator inst_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator inst_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator inst_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator inst_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+7922,"Azadi_top_verilator top_verilator inst_mem tl_o d_error", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator inst_mem tl_o a_ready", false,-1);
        tracep->declBit(c+12937,"Azadi_top_verilator top_verilator inst_mem req_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator inst_mem gnt_i", false,-1);
        tracep->declBit(c+13074,"Azadi_top_verilator top_verilator inst_mem we_o", false,-1);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+13075,"Azadi_top_verilator top_verilator inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+13076,"Azadi_top_verilator top_verilator inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+13581,"Azadi_top_verilator top_verilator inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator inst_mem rvalid_i", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+7880,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+7881,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+13077,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+13078,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+13079,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+13080,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+13081,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+7900,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+7901,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+7902,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+7903,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+13082,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+7882,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+7904,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+13083,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+2623,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+2624,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+7904,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+7883,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+7912,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+13583,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready", false,-1);
        tracep->declBus(c+8099,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+8100,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+8101,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+13079,"Azadi_top_verilator top_verilator inst_mem error_internal", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+13079,"Azadi_top_verilator top_verilator inst_mem tlul_error", false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator inst_mem a_ack", false,-1);
        tracep->declBit(c+13077,"Azadi_top_verilator top_verilator inst_mem d_ack", false,-1);
        tracep->declBit(c+12937,"Azadi_top_verilator top_verilator inst_mem sram_ack", false,-1);
        tracep->declBit(c+13584,"Azadi_top_verilator top_verilator inst_mem d_valid", false,-1);
        tracep->declBit(c+13585,"Azadi_top_verilator top_verilator inst_mem d_error", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+13084,"Azadi_top_verilator top_verilator inst_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+13085,"Azadi_top_verilator top_verilator inst_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+13586,"Azadi_top_verilator top_verilator inst_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+13587,"Azadi_top_verilator top_verilator inst_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+8099,"Azadi_top_verilator top_verilator inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem unused_rerror", false,-1);
        tracep->declBus(c+13086,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14070,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni", false,-1);
        tracep->declBit(c+12927,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12930,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+12935,"Azadi_top_verilator top_verilator inst_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+13079,"Azadi_top_verilator top_verilator inst_mem u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+13087,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+13088,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+13089,"Azadi_top_verilator top_verilator inst_mem u_err op_full", false,-1);
        tracep->declBit(c+13090,"Azadi_top_verilator top_verilator inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+13091,"Azadi_top_verilator top_verilator inst_mem u_err op_get", false,-1);
        tracep->declBit(c+13092,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+13093,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+13094,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+13095,"Azadi_top_verilator top_verilator inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7880,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+13096,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+7881,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13077,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+7905,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+13588,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7874,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2288,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13097,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13589,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7884,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7885,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7884,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7875,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2289,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7876,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2290,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2586,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2587,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+13590,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+13590,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+13082,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+7882,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+13098,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+2606,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+7904,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+13591,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2594,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2291,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13099,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13592,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7886,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2595,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2292,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2596,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2293,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2588,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+2589,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+13593,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+13593,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+14072,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+7904,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7883,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+8102,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+7912,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13583,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+8104,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+13594,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7877,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2294,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+7913,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13595,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7887,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7888,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7914,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7878,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2295,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7879,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2296,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+2590,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+2592,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+13596,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+13598,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator reset_manager clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator top_verilator reset_manager rst_ni", false,-1);
        tracep->declBit(c+11854,"Azadi_top_verilator top_verilator reset_manager ndmreset", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator reset_manager sys_rst_ni", false,-1);
        tracep->declBit(c+13600,"Azadi_top_verilator top_verilator reset_manager rst_d", false,-1);
        tracep->declBit(c+13601,"Azadi_top_verilator top_verilator reset_manager rst_q", false,-1);
        tracep->declBit(c+13601,"Azadi_top_verilator top_verilator reset_manager rst_fd", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator reset_manager rst_fq", false,-1);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator intr_controller SRCW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller rst_ni", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator intr_controller tl_i a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator intr_controller tl_i d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator intr_controller tl_o d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator intr_controller tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator intr_controller tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator intr_controller tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator intr_controller tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator intr_controller tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator intr_controller tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator intr_controller tl_o d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator intr_controller tl_o a_ready", false,-1);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator intr_controller intr_src_i", false,-1, 31,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator intr_controller irq_o", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6499+i*1,"Azadi_top_verilator top_verilator intr_controller irq_id_o", true,(i+0), 4,0);}}
        tracep->declBus(c+6597,"Azadi_top_verilator top_verilator intr_controller msip_o", false,-1, 0,0);
        tracep->declBit(c+6598,"Azadi_top_verilator top_verilator intr_controller reg2hw le(0) q", false,-1);
        tracep->declBit(c+6599,"Azadi_top_verilator top_verilator intr_controller reg2hw le(1) q", false,-1);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator intr_controller reg2hw le(2) q", false,-1);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator intr_controller reg2hw le(3) q", false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator intr_controller reg2hw le(4) q", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator intr_controller reg2hw le(5) q", false,-1);
        tracep->declBit(c+6604,"Azadi_top_verilator top_verilator intr_controller reg2hw le(6) q", false,-1);
        tracep->declBit(c+6605,"Azadi_top_verilator top_verilator intr_controller reg2hw le(7) q", false,-1);
        tracep->declBit(c+6606,"Azadi_top_verilator top_verilator intr_controller reg2hw le(8) q", false,-1);
        tracep->declBit(c+6607,"Azadi_top_verilator top_verilator intr_controller reg2hw le(9) q", false,-1);
        tracep->declBit(c+6608,"Azadi_top_verilator top_verilator intr_controller reg2hw le(10) q", false,-1);
        tracep->declBit(c+6609,"Azadi_top_verilator top_verilator intr_controller reg2hw le(11) q", false,-1);
        tracep->declBit(c+6610,"Azadi_top_verilator top_verilator intr_controller reg2hw le(12) q", false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator intr_controller reg2hw le(13) q", false,-1);
        tracep->declBit(c+6612,"Azadi_top_verilator top_verilator intr_controller reg2hw le(14) q", false,-1);
        tracep->declBit(c+6613,"Azadi_top_verilator top_verilator intr_controller reg2hw le(15) q", false,-1);
        tracep->declBit(c+6614,"Azadi_top_verilator top_verilator intr_controller reg2hw le(16) q", false,-1);
        tracep->declBit(c+6615,"Azadi_top_verilator top_verilator intr_controller reg2hw le(17) q", false,-1);
        tracep->declBit(c+6616,"Azadi_top_verilator top_verilator intr_controller reg2hw le(18) q", false,-1);
        tracep->declBit(c+6617,"Azadi_top_verilator top_verilator intr_controller reg2hw le(19) q", false,-1);
        tracep->declBit(c+6618,"Azadi_top_verilator top_verilator intr_controller reg2hw le(20) q", false,-1);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator intr_controller reg2hw le(21) q", false,-1);
        tracep->declBit(c+6620,"Azadi_top_verilator top_verilator intr_controller reg2hw le(22) q", false,-1);
        tracep->declBit(c+6621,"Azadi_top_verilator top_verilator intr_controller reg2hw le(23) q", false,-1);
        tracep->declBit(c+6622,"Azadi_top_verilator top_verilator intr_controller reg2hw le(24) q", false,-1);
        tracep->declBit(c+6623,"Azadi_top_verilator top_verilator intr_controller reg2hw le(25) q", false,-1);
        tracep->declBit(c+6624,"Azadi_top_verilator top_verilator intr_controller reg2hw le(26) q", false,-1);
        tracep->declBit(c+6625,"Azadi_top_verilator top_verilator intr_controller reg2hw le(27) q", false,-1);
        tracep->declBit(c+6626,"Azadi_top_verilator top_verilator intr_controller reg2hw le(28) q", false,-1);
        tracep->declBit(c+6627,"Azadi_top_verilator top_verilator intr_controller reg2hw le(29) q", false,-1);
        tracep->declBit(c+6628,"Azadi_top_verilator top_verilator intr_controller reg2hw le(30) q", false,-1);
        tracep->declBit(c+6629,"Azadi_top_verilator top_verilator intr_controller reg2hw le(31) q", false,-1);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator intr_controller reg2hw prio0 q", false,-1, 2,0);
        tracep->declBus(c+6631,"Azadi_top_verilator top_verilator intr_controller reg2hw prio1 q", false,-1, 2,0);
        tracep->declBus(c+6632,"Azadi_top_verilator top_verilator intr_controller reg2hw prio2 q", false,-1, 2,0);
        tracep->declBus(c+6633,"Azadi_top_verilator top_verilator intr_controller reg2hw prio3 q", false,-1, 2,0);
        tracep->declBus(c+6634,"Azadi_top_verilator top_verilator intr_controller reg2hw prio4 q", false,-1, 2,0);
        tracep->declBus(c+6635,"Azadi_top_verilator top_verilator intr_controller reg2hw prio5 q", false,-1, 2,0);
        tracep->declBus(c+6636,"Azadi_top_verilator top_verilator intr_controller reg2hw prio6 q", false,-1, 2,0);
        tracep->declBus(c+6637,"Azadi_top_verilator top_verilator intr_controller reg2hw prio7 q", false,-1, 2,0);
        tracep->declBus(c+6638,"Azadi_top_verilator top_verilator intr_controller reg2hw prio8 q", false,-1, 2,0);
        tracep->declBus(c+6639,"Azadi_top_verilator top_verilator intr_controller reg2hw prio9 q", false,-1, 2,0);
        tracep->declBus(c+6640,"Azadi_top_verilator top_verilator intr_controller reg2hw prio10 q", false,-1, 2,0);
        tracep->declBus(c+6641,"Azadi_top_verilator top_verilator intr_controller reg2hw prio11 q", false,-1, 2,0);
        tracep->declBus(c+6642,"Azadi_top_verilator top_verilator intr_controller reg2hw prio12 q", false,-1, 2,0);
        tracep->declBus(c+6643,"Azadi_top_verilator top_verilator intr_controller reg2hw prio13 q", false,-1, 2,0);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator intr_controller reg2hw prio14 q", false,-1, 2,0);
        tracep->declBus(c+6645,"Azadi_top_verilator top_verilator intr_controller reg2hw prio15 q", false,-1, 2,0);
        tracep->declBus(c+6646,"Azadi_top_verilator top_verilator intr_controller reg2hw prio16 q", false,-1, 2,0);
        tracep->declBus(c+6647,"Azadi_top_verilator top_verilator intr_controller reg2hw prio17 q", false,-1, 2,0);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator intr_controller reg2hw prio18 q", false,-1, 2,0);
        tracep->declBus(c+6649,"Azadi_top_verilator top_verilator intr_controller reg2hw prio19 q", false,-1, 2,0);
        tracep->declBus(c+6650,"Azadi_top_verilator top_verilator intr_controller reg2hw prio20 q", false,-1, 2,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator intr_controller reg2hw prio21 q", false,-1, 2,0);
        tracep->declBus(c+6652,"Azadi_top_verilator top_verilator intr_controller reg2hw prio22 q", false,-1, 2,0);
        tracep->declBus(c+6653,"Azadi_top_verilator top_verilator intr_controller reg2hw prio23 q", false,-1, 2,0);
        tracep->declBus(c+6654,"Azadi_top_verilator top_verilator intr_controller reg2hw prio24 q", false,-1, 2,0);
        tracep->declBus(c+6655,"Azadi_top_verilator top_verilator intr_controller reg2hw prio25 q", false,-1, 2,0);
        tracep->declBus(c+6656,"Azadi_top_verilator top_verilator intr_controller reg2hw prio26 q", false,-1, 2,0);
        tracep->declBus(c+6657,"Azadi_top_verilator top_verilator intr_controller reg2hw prio27 q", false,-1, 2,0);
        tracep->declBus(c+6658,"Azadi_top_verilator top_verilator intr_controller reg2hw prio28 q", false,-1, 2,0);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator intr_controller reg2hw prio29 q", false,-1, 2,0);
        tracep->declBus(c+6660,"Azadi_top_verilator top_verilator intr_controller reg2hw prio30 q", false,-1, 2,0);
        tracep->declBus(c+6661,"Azadi_top_verilator top_verilator intr_controller reg2hw prio31 q", false,-1, 2,0);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(0) q", false,-1);
        tracep->declBit(c+6663,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(1) q", false,-1);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(2) q", false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(3) q", false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(4) q", false,-1);
        tracep->declBit(c+6667,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(5) q", false,-1);
        tracep->declBit(c+6668,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(6) q", false,-1);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(7) q", false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(8) q", false,-1);
        tracep->declBit(c+6671,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(9) q", false,-1);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(10) q", false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(11) q", false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(12) q", false,-1);
        tracep->declBit(c+6675,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(13) q", false,-1);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(14) q", false,-1);
        tracep->declBit(c+6677,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(15) q", false,-1);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(16) q", false,-1);
        tracep->declBit(c+6679,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(17) q", false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(18) q", false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(19) q", false,-1);
        tracep->declBit(c+6682,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(20) q", false,-1);
        tracep->declBit(c+6683,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(21) q", false,-1);
        tracep->declBit(c+6684,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(22) q", false,-1);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(23) q", false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(24) q", false,-1);
        tracep->declBit(c+6687,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(25) q", false,-1);
        tracep->declBit(c+6688,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(26) q", false,-1);
        tracep->declBit(c+6689,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(27) q", false,-1);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(28) q", false,-1);
        tracep->declBit(c+6691,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(29) q", false,-1);
        tracep->declBit(c+6692,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(30) q", false,-1);
        tracep->declBit(c+6693,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(31) q", false,-1);
        tracep->declBus(c+6694,"Azadi_top_verilator top_verilator intr_controller reg2hw threshold0 q", false,-1, 2,0);
        tracep->declBus(c+6695,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 q", false,-1, 5,0);
        tracep->declBit(c+6696,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 qe", false,-1);
        tracep->declBit(c+6697,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 re", false,-1);
        tracep->declBit(c+6698,"Azadi_top_verilator top_verilator intr_controller reg2hw msip0 q", false,-1);
        tracep->declBit(c+6500,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) d", false,-1);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) de", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) d", false,-1);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) de", false,-1);
        tracep->declBit(c+6504,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) d", false,-1);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) de", false,-1);
        tracep->declBit(c+6506,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) d", false,-1);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) de", false,-1);
        tracep->declBit(c+6508,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) d", false,-1);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) de", false,-1);
        tracep->declBit(c+6510,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) d", false,-1);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) de", false,-1);
        tracep->declBit(c+6512,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) d", false,-1);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) de", false,-1);
        tracep->declBit(c+6514,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) d", false,-1);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) de", false,-1);
        tracep->declBit(c+6516,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) d", false,-1);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) de", false,-1);
        tracep->declBit(c+6518,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) d", false,-1);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) de", false,-1);
        tracep->declBit(c+6520,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) d", false,-1);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) de", false,-1);
        tracep->declBit(c+6522,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) d", false,-1);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) de", false,-1);
        tracep->declBit(c+6524,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) d", false,-1);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) de", false,-1);
        tracep->declBit(c+6526,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) d", false,-1);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) de", false,-1);
        tracep->declBit(c+6528,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) d", false,-1);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) de", false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) d", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) de", false,-1);
        tracep->declBit(c+6532,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) d", false,-1);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) de", false,-1);
        tracep->declBit(c+6534,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) d", false,-1);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) de", false,-1);
        tracep->declBit(c+6536,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) d", false,-1);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) de", false,-1);
        tracep->declBit(c+6538,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) d", false,-1);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) de", false,-1);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) d", false,-1);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) de", false,-1);
        tracep->declBit(c+6542,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) d", false,-1);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) de", false,-1);
        tracep->declBit(c+6544,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) d", false,-1);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) de", false,-1);
        tracep->declBit(c+6546,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) d", false,-1);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) de", false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) d", false,-1);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) de", false,-1);
        tracep->declBit(c+6550,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) d", false,-1);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) de", false,-1);
        tracep->declBit(c+6552,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) d", false,-1);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) de", false,-1);
        tracep->declBit(c+6554,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) d", false,-1);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) de", false,-1);
        tracep->declBit(c+6556,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) d", false,-1);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) de", false,-1);
        tracep->declBit(c+6558,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) d", false,-1);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) de", false,-1);
        tracep->declBit(c+6560,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) d", false,-1);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) de", false,-1);
        tracep->declBit(c+6562,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) d", false,-1);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) de", false,-1);
        tracep->declBus(c+6564,"Azadi_top_verilator top_verilator intr_controller hw2reg cc0 d", false,-1, 5,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller PRIOW", false,-1, 31,0);
        tracep->declBus(c+9742,"Azadi_top_verilator top_verilator intr_controller le", false,-1, 31,0);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator intr_controller ip", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10401+i*1,"Azadi_top_verilator top_verilator intr_controller ie", true,(i+0), 31,0);}}
        tracep->declBus(c+6697,"Azadi_top_verilator top_verilator intr_controller claim_re", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6565+i*1,"Azadi_top_verilator top_verilator intr_controller claim_id", true,(i+0), 4,0);}}
        tracep->declBus(c+10402,"Azadi_top_verilator top_verilator intr_controller claim", false,-1, 31,0);
        tracep->declBus(c+6696,"Azadi_top_verilator top_verilator intr_controller complete_we", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10403+i*1,"Azadi_top_verilator top_verilator intr_controller complete_id", true,(i+0), 4,0);}}
        tracep->declBus(c+10404,"Azadi_top_verilator top_verilator intr_controller complete", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6566+i*1,"Azadi_top_verilator top_verilator intr_controller cc_id", true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+10405+i*1,"Azadi_top_verilator top_verilator intr_controller prio", true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10437+i*1,"Azadi_top_verilator top_verilator intr_controller threshold", true,(i+0), 2,0);}}
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator intr_controller unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator intr_controller unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller u_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_gateway clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_gateway rst_ni", false,-1);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator intr_controller u_gateway src_i", false,-1, 31,0);
        tracep->declBus(c+9742,"Azadi_top_verilator top_verilator intr_controller u_gateway le_i", false,-1, 31,0);
        tracep->declBus(c+10402,"Azadi_top_verilator top_verilator intr_controller u_gateway claim_i", false,-1, 31,0);
        tracep->declBus(c+10404,"Azadi_top_verilator top_verilator intr_controller u_gateway complete_i", false,-1, 31,0);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator intr_controller u_gateway ip_o", false,-1, 31,0);
        tracep->declBus(c+6498,"Azadi_top_verilator top_verilator intr_controller u_gateway ia", false,-1, 31,0);
        tracep->declBus(c+9743,"Azadi_top_verilator top_verilator intr_controller u_gateway set", false,-1, 31,0);
        tracep->declBus(c+1846,"Azadi_top_verilator top_verilator intr_controller u_gateway src_q", false,-1, 31,0);
        tracep->declBus(c+13773,"Azadi_top_verilator top_verilator intr_controller u_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg rst_ni", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+6598,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(0) q", false,-1);
        tracep->declBit(c+6599,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(1) q", false,-1);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(2) q", false,-1);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(3) q", false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(4) q", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(5) q", false,-1);
        tracep->declBit(c+6604,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(6) q", false,-1);
        tracep->declBit(c+6605,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(7) q", false,-1);
        tracep->declBit(c+6606,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(8) q", false,-1);
        tracep->declBit(c+6607,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(9) q", false,-1);
        tracep->declBit(c+6608,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(10) q", false,-1);
        tracep->declBit(c+6609,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(11) q", false,-1);
        tracep->declBit(c+6610,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(12) q", false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(13) q", false,-1);
        tracep->declBit(c+6612,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(14) q", false,-1);
        tracep->declBit(c+6613,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(15) q", false,-1);
        tracep->declBit(c+6614,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(16) q", false,-1);
        tracep->declBit(c+6615,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(17) q", false,-1);
        tracep->declBit(c+6616,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(18) q", false,-1);
        tracep->declBit(c+6617,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(19) q", false,-1);
        tracep->declBit(c+6618,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(20) q", false,-1);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(21) q", false,-1);
        tracep->declBit(c+6620,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(22) q", false,-1);
        tracep->declBit(c+6621,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(23) q", false,-1);
        tracep->declBit(c+6622,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(24) q", false,-1);
        tracep->declBit(c+6623,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(25) q", false,-1);
        tracep->declBit(c+6624,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(26) q", false,-1);
        tracep->declBit(c+6625,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(27) q", false,-1);
        tracep->declBit(c+6626,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(28) q", false,-1);
        tracep->declBit(c+6627,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(29) q", false,-1);
        tracep->declBit(c+6628,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(30) q", false,-1);
        tracep->declBit(c+6629,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(31) q", false,-1);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio0 q", false,-1, 2,0);
        tracep->declBus(c+6631,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio1 q", false,-1, 2,0);
        tracep->declBus(c+6632,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio2 q", false,-1, 2,0);
        tracep->declBus(c+6633,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio3 q", false,-1, 2,0);
        tracep->declBus(c+6634,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio4 q", false,-1, 2,0);
        tracep->declBus(c+6635,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio5 q", false,-1, 2,0);
        tracep->declBus(c+6636,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio6 q", false,-1, 2,0);
        tracep->declBus(c+6637,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio7 q", false,-1, 2,0);
        tracep->declBus(c+6638,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio8 q", false,-1, 2,0);
        tracep->declBus(c+6639,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio9 q", false,-1, 2,0);
        tracep->declBus(c+6640,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio10 q", false,-1, 2,0);
        tracep->declBus(c+6641,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio11 q", false,-1, 2,0);
        tracep->declBus(c+6642,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio12 q", false,-1, 2,0);
        tracep->declBus(c+6643,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio13 q", false,-1, 2,0);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio14 q", false,-1, 2,0);
        tracep->declBus(c+6645,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio15 q", false,-1, 2,0);
        tracep->declBus(c+6646,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio16 q", false,-1, 2,0);
        tracep->declBus(c+6647,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio17 q", false,-1, 2,0);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio18 q", false,-1, 2,0);
        tracep->declBus(c+6649,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio19 q", false,-1, 2,0);
        tracep->declBus(c+6650,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio20 q", false,-1, 2,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio21 q", false,-1, 2,0);
        tracep->declBus(c+6652,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio22 q", false,-1, 2,0);
        tracep->declBus(c+6653,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio23 q", false,-1, 2,0);
        tracep->declBus(c+6654,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio24 q", false,-1, 2,0);
        tracep->declBus(c+6655,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio25 q", false,-1, 2,0);
        tracep->declBus(c+6656,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio26 q", false,-1, 2,0);
        tracep->declBus(c+6657,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio27 q", false,-1, 2,0);
        tracep->declBus(c+6658,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio28 q", false,-1, 2,0);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio29 q", false,-1, 2,0);
        tracep->declBus(c+6660,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio30 q", false,-1, 2,0);
        tracep->declBus(c+6661,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio31 q", false,-1, 2,0);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(0) q", false,-1);
        tracep->declBit(c+6663,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(1) q", false,-1);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(2) q", false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(3) q", false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(4) q", false,-1);
        tracep->declBit(c+6667,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(5) q", false,-1);
        tracep->declBit(c+6668,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(6) q", false,-1);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(7) q", false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(8) q", false,-1);
        tracep->declBit(c+6671,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(9) q", false,-1);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(10) q", false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(11) q", false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(12) q", false,-1);
        tracep->declBit(c+6675,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(13) q", false,-1);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(14) q", false,-1);
        tracep->declBit(c+6677,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(15) q", false,-1);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(16) q", false,-1);
        tracep->declBit(c+6679,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(17) q", false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(18) q", false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(19) q", false,-1);
        tracep->declBit(c+6682,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(20) q", false,-1);
        tracep->declBit(c+6683,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(21) q", false,-1);
        tracep->declBit(c+6684,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(22) q", false,-1);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(23) q", false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(24) q", false,-1);
        tracep->declBit(c+6687,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(25) q", false,-1);
        tracep->declBit(c+6688,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(26) q", false,-1);
        tracep->declBit(c+6689,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(27) q", false,-1);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(28) q", false,-1);
        tracep->declBit(c+6691,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(29) q", false,-1);
        tracep->declBit(c+6692,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(30) q", false,-1);
        tracep->declBit(c+6693,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(31) q", false,-1);
        tracep->declBus(c+6694,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw threshold0 q", false,-1, 2,0);
        tracep->declBus(c+6695,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 q", false,-1, 5,0);
        tracep->declBit(c+6696,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 qe", false,-1);
        tracep->declBit(c+6697,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 re", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6698,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw msip0 q", false,-1);
        tracep->declBit(c+6500,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) d", false,-1);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) de", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) d", false,-1);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) de", false,-1);
        tracep->declBit(c+6504,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) d", false,-1);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) de", false,-1);
        tracep->declBit(c+6506,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) d", false,-1);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) de", false,-1);
        tracep->declBit(c+6508,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) d", false,-1);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) de", false,-1);
        tracep->declBit(c+6510,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) d", false,-1);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) de", false,-1);
        tracep->declBit(c+6512,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) d", false,-1);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) de", false,-1);
        tracep->declBit(c+6514,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) d", false,-1);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) de", false,-1);
        tracep->declBit(c+6516,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) d", false,-1);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) de", false,-1);
        tracep->declBit(c+6518,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) d", false,-1);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) de", false,-1);
        tracep->declBit(c+6520,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) d", false,-1);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) de", false,-1);
        tracep->declBit(c+6522,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) d", false,-1);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) de", false,-1);
        tracep->declBit(c+6524,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) d", false,-1);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) de", false,-1);
        tracep->declBit(c+6526,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) d", false,-1);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) de", false,-1);
        tracep->declBit(c+6528,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) d", false,-1);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) de", false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) d", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) de", false,-1);
        tracep->declBit(c+6532,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) d", false,-1);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) de", false,-1);
        tracep->declBit(c+6534,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) d", false,-1);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) de", false,-1);
        tracep->declBit(c+6536,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) d", false,-1);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) de", false,-1);
        tracep->declBit(c+6538,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) d", false,-1);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) de", false,-1);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) d", false,-1);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) de", false,-1);
        tracep->declBit(c+6542,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) d", false,-1);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) de", false,-1);
        tracep->declBit(c+6544,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) d", false,-1);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) de", false,-1);
        tracep->declBit(c+6546,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) d", false,-1);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) de", false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) d", false,-1);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) de", false,-1);
        tracep->declBit(c+6550,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) d", false,-1);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) de", false,-1);
        tracep->declBit(c+6552,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) d", false,-1);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) de", false,-1);
        tracep->declBit(c+6554,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) d", false,-1);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) de", false,-1);
        tracep->declBit(c+6556,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) d", false,-1);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) de", false,-1);
        tracep->declBit(c+6558,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) d", false,-1);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) de", false,-1);
        tracep->declBit(c+6560,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) d", false,-1);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) de", false,-1);
        tracep->declBit(c+6562,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) d", false,-1);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) de", false,-1);
        tracep->declBus(c+6564,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg cc0 d", false,-1, 5,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator intr_controller u_reg devmode_i", false,-1);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator intr_controller u_reg AW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller u_reg DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator intr_controller u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+5210,"Azadi_top_verilator top_verilator intr_controller u_reg reg_we", false,-1);
        tracep->declBit(c+5211,"Azadi_top_verilator top_verilator intr_controller u_reg reg_re", false,-1);
        tracep->declBus(c+5212,"Azadi_top_verilator top_verilator intr_controller u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+5213,"Azadi_top_verilator top_verilator intr_controller u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+5214,"Azadi_top_verilator top_verilator intr_controller u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+13602,"Azadi_top_verilator top_verilator intr_controller u_reg reg_error", false,-1);
        tracep->declBit(c+5215,"Azadi_top_verilator top_verilator intr_controller u_reg addrmiss", false,-1);
        tracep->declBit(c+9557,"Azadi_top_verilator top_verilator intr_controller u_reg wr_err", false,-1);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+2636,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_0_qs", false,-1);
        tracep->declBit(c+2637,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_1_qs", false,-1);
        tracep->declBit(c+2638,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_2_qs", false,-1);
        tracep->declBit(c+2639,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_3_qs", false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_4_qs", false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_5_qs", false,-1);
        tracep->declBit(c+6569,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_6_qs", false,-1);
        tracep->declBit(c+6570,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_7_qs", false,-1);
        tracep->declBit(c+6571,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_8_qs", false,-1);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_9_qs", false,-1);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_10_qs", false,-1);
        tracep->declBit(c+6574,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_11_qs", false,-1);
        tracep->declBit(c+6575,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_12_qs", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_13_qs", false,-1);
        tracep->declBit(c+6577,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_14_qs", false,-1);
        tracep->declBit(c+6578,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_15_qs", false,-1);
        tracep->declBit(c+6579,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_16_qs", false,-1);
        tracep->declBit(c+6580,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_17_qs", false,-1);
        tracep->declBit(c+6581,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_18_qs", false,-1);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_19_qs", false,-1);
        tracep->declBit(c+6583,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_20_qs", false,-1);
        tracep->declBit(c+6584,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_21_qs", false,-1);
        tracep->declBit(c+6585,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_22_qs", false,-1);
        tracep->declBit(c+6586,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_23_qs", false,-1);
        tracep->declBit(c+6587,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_24_qs", false,-1);
        tracep->declBit(c+6588,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_25_qs", false,-1);
        tracep->declBit(c+6589,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_26_qs", false,-1);
        tracep->declBit(c+6590,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_27_qs", false,-1);
        tracep->declBit(c+6591,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_28_qs", false,-1);
        tracep->declBit(c+6592,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_29_qs", false,-1);
        tracep->declBit(c+6593,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_30_qs", false,-1);
        tracep->declBit(c+6594,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_31_qs", false,-1);
        tracep->declBit(c+2640,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_qs", false,-1);
        tracep->declBit(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_wd", false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_we", false,-1);
        tracep->declBit(c+2641,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_qs", false,-1);
        tracep->declBit(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_wd", false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_we", false,-1);
        tracep->declBit(c+2642,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_qs", false,-1);
        tracep->declBit(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_wd", false,-1);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_we", false,-1);
        tracep->declBit(c+2643,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_qs", false,-1);
        tracep->declBit(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_wd", false,-1);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_we", false,-1);
        tracep->declBit(c+2644,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_qs", false,-1);
        tracep->declBit(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_wd", false,-1);
        tracep->declBit(c+9748,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_we", false,-1);
        tracep->declBit(c+2645,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_qs", false,-1);
        tracep->declBit(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_wd", false,-1);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_we", false,-1);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_qs", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_wd", false,-1);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_we", false,-1);
        tracep->declBit(c+2647,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_qs", false,-1);
        tracep->declBit(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_wd", false,-1);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_we", false,-1);
        tracep->declBit(c+2648,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_qs", false,-1);
        tracep->declBit(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_wd", false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_we", false,-1);
        tracep->declBit(c+2649,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_qs", false,-1);
        tracep->declBit(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_wd", false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_we", false,-1);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_qs", false,-1);
        tracep->declBit(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_wd", false,-1);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_we", false,-1);
        tracep->declBit(c+2651,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_qs", false,-1);
        tracep->declBit(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_wd", false,-1);
        tracep->declBit(c+9755,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_we", false,-1);
        tracep->declBit(c+2652,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_qs", false,-1);
        tracep->declBit(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_wd", false,-1);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_we", false,-1);
        tracep->declBit(c+2653,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_qs", false,-1);
        tracep->declBit(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_wd", false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_we", false,-1);
        tracep->declBit(c+2654,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_qs", false,-1);
        tracep->declBit(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_wd", false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_we", false,-1);
        tracep->declBit(c+933,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_qs", false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_wd", false,-1);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_we", false,-1);
        tracep->declBit(c+934,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_qs", false,-1);
        tracep->declBit(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_wd", false,-1);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_we", false,-1);
        tracep->declBit(c+2655,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_qs", false,-1);
        tracep->declBit(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_wd", false,-1);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_we", false,-1);
        tracep->declBit(c+2656,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_qs", false,-1);
        tracep->declBit(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_wd", false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_we", false,-1);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_qs", false,-1);
        tracep->declBit(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_wd", false,-1);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_we", false,-1);
        tracep->declBit(c+2658,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_qs", false,-1);
        tracep->declBit(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_wd", false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_we", false,-1);
        tracep->declBit(c+2659,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_qs", false,-1);
        tracep->declBit(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_wd", false,-1);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_we", false,-1);
        tracep->declBit(c+2660,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_qs", false,-1);
        tracep->declBit(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_wd", false,-1);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_we", false,-1);
        tracep->declBit(c+2661,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_qs", false,-1);
        tracep->declBit(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_wd", false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_we", false,-1);
        tracep->declBit(c+2662,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_qs", false,-1);
        tracep->declBit(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_wd", false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_we", false,-1);
        tracep->declBit(c+2663,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_qs", false,-1);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_wd", false,-1);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_we", false,-1);
        tracep->declBit(c+2664,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_qs", false,-1);
        tracep->declBit(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_wd", false,-1);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_we", false,-1);
        tracep->declBit(c+2665,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_qs", false,-1);
        tracep->declBit(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_wd", false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_we", false,-1);
        tracep->declBit(c+935,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_qs", false,-1);
        tracep->declBit(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_wd", false,-1);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_we", false,-1);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_qs", false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_wd", false,-1);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_we", false,-1);
        tracep->declBit(c+937,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_qs", false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_wd", false,-1);
        tracep->declBit(c+9774,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_we", false,-1);
        tracep->declBit(c+938,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_qs", false,-1);
        tracep->declBit(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_wd", false,-1);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_we", false,-1);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_wd", false,-1, 2,0);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_we", false,-1);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_wd", false,-1, 2,0);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_we", false,-1);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_wd", false,-1, 2,0);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_we", false,-1);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_wd", false,-1, 2,0);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_we", false,-1);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_wd", false,-1, 2,0);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_we", false,-1);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_wd", false,-1, 2,0);
        tracep->declBit(c+9781,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_we", false,-1);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_wd", false,-1, 2,0);
        tracep->declBit(c+9782,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_we", false,-1);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_wd", false,-1, 2,0);
        tracep->declBit(c+13603,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_we", false,-1);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_wd", false,-1, 2,0);
        tracep->declBit(c+9783,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_we", false,-1);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_wd", false,-1, 2,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_we", false,-1);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_wd", false,-1, 2,0);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_we", false,-1);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_wd", false,-1, 2,0);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_we", false,-1);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_wd", false,-1, 2,0);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_we", false,-1);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_wd", false,-1, 2,0);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_we", false,-1);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_wd", false,-1, 2,0);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_we", false,-1);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_wd", false,-1, 2,0);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_we", false,-1);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_wd", false,-1, 2,0);
        tracep->declBit(c+9791,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_we", false,-1);
        tracep->declBus(c+950,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_wd", false,-1, 2,0);
        tracep->declBit(c+9792,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_we", false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_wd", false,-1, 2,0);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_we", false,-1);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_wd", false,-1, 2,0);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_we", false,-1);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_wd", false,-1, 2,0);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_we", false,-1);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_wd", false,-1, 2,0);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_we", false,-1);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_wd", false,-1, 2,0);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_we", false,-1);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_wd", false,-1, 2,0);
        tracep->declBit(c+9798,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_we", false,-1);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_wd", false,-1, 2,0);
        tracep->declBit(c+9799,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_we", false,-1);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_wd", false,-1, 2,0);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_we", false,-1);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_wd", false,-1, 2,0);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_we", false,-1);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_wd", false,-1, 2,0);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_we", false,-1);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_wd", false,-1, 2,0);
        tracep->declBit(c+9803,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_we", false,-1);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_wd", false,-1, 2,0);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_we", false,-1);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_wd", false,-1, 2,0);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_we", false,-1);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_wd", false,-1, 2,0);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_we", false,-1);
        tracep->declBit(c+955,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_qs", false,-1);
        tracep->declBit(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_wd", false,-1);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_we", false,-1);
        tracep->declBit(c+956,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_qs", false,-1);
        tracep->declBit(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_wd", false,-1);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_we", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_qs", false,-1);
        tracep->declBit(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_wd", false,-1);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_we", false,-1);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_qs", false,-1);
        tracep->declBit(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_wd", false,-1);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_we", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_qs", false,-1);
        tracep->declBit(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_wd", false,-1);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_we", false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_qs", false,-1);
        tracep->declBit(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_wd", false,-1);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_we", false,-1);
        tracep->declBit(c+961,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_qs", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_wd", false,-1);
        tracep->declBit(c+9813,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_we", false,-1);
        tracep->declBit(c+2681,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_qs", false,-1);
        tracep->declBit(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_wd", false,-1);
        tracep->declBit(c+9814,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_we", false,-1);
        tracep->declBit(c+962,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_qs", false,-1);
        tracep->declBit(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_wd", false,-1);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_we", false,-1);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_qs", false,-1);
        tracep->declBit(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_wd", false,-1);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_we", false,-1);
        tracep->declBit(c+964,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_qs", false,-1);
        tracep->declBit(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_wd", false,-1);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_we", false,-1);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_qs", false,-1);
        tracep->declBit(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_wd", false,-1);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_we", false,-1);
        tracep->declBit(c+966,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_qs", false,-1);
        tracep->declBit(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_wd", false,-1);
        tracep->declBit(c+9819,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_we", false,-1);
        tracep->declBit(c+2682,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_qs", false,-1);
        tracep->declBit(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_wd", false,-1);
        tracep->declBit(c+9820,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_we", false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_qs", false,-1);
        tracep->declBit(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_wd", false,-1);
        tracep->declBit(c+9821,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_we", false,-1);
        tracep->declBit(c+2684,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_qs", false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_wd", false,-1);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_we", false,-1);
        tracep->declBit(c+2685,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_qs", false,-1);
        tracep->declBit(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_wd", false,-1);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_we", false,-1);
        tracep->declBit(c+967,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_qs", false,-1);
        tracep->declBit(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_wd", false,-1);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_we", false,-1);
        tracep->declBit(c+968,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_qs", false,-1);
        tracep->declBit(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_wd", false,-1);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_we", false,-1);
        tracep->declBit(c+969,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_qs", false,-1);
        tracep->declBit(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_wd", false,-1);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_we", false,-1);
        tracep->declBit(c+970,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_qs", false,-1);
        tracep->declBit(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_wd", false,-1);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_we", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_qs", false,-1);
        tracep->declBit(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_wd", false,-1);
        tracep->declBit(c+9828,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_we", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_qs", false,-1);
        tracep->declBit(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_wd", false,-1);
        tracep->declBit(c+9829,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_we", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_qs", false,-1);
        tracep->declBit(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_wd", false,-1);
        tracep->declBit(c+9830,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_we", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_qs", false,-1);
        tracep->declBit(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_wd", false,-1);
        tracep->declBit(c+9831,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_we", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_qs", false,-1);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_wd", false,-1);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_we", false,-1);
        tracep->declBit(c+14254,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_qs", false,-1);
        tracep->declBit(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_wd", false,-1);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_we", false,-1);
        tracep->declBit(c+976,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_qs", false,-1);
        tracep->declBit(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_wd", false,-1);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_we", false,-1);
        tracep->declBit(c+977,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_qs", false,-1);
        tracep->declBit(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_wd", false,-1);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_we", false,-1);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_qs", false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_wd", false,-1);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_we", false,-1);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_qs", false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_wd", false,-1);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_we", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_qs", false,-1);
        tracep->declBit(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_wd", false,-1);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_we", false,-1);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_qs", false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_wd", false,-1, 2,0);
        tracep->declBit(c+9839,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_we", false,-1);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_qs", false,-1, 5,0);
        tracep->declBus(c+5249,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_wd", false,-1, 5,0);
        tracep->declBit(c+13604,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_we", false,-1);
        tracep->declBit(c+5250,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_re", false,-1);
        tracep->declBit(c+2687,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_qs", false,-1);
        tracep->declBit(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_wd", false,-1);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_we", false,-1);
        tracep->declQuad(c+5251,"Azadi_top_verilator top_verilator intr_controller u_reg addr_hit", false,-1, 37,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+5211,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+5210,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+5212,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+5213,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+5214,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+13602,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+5253,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+13605,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error", false,-1);
        tracep->declBit(c+5254,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+5256,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+985,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+5258,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+5256,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+5259,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+5260,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+5262,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+5264,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+5265,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+5266,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+5267,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wd", false,-1, 0,0);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 de", false,-1);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 d", false,-1, 0,0);
        tracep->declBit(c+1228,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qe", false,-1);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 q", false,-1, 0,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qs", false,-1, 0,0);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en", false,-1);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wd", false,-1, 0,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 de", false,-1);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 d", false,-1, 0,0);
        tracep->declBit(c+1229,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qe", false,-1);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 q", false,-1, 0,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qs", false,-1, 0,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en", false,-1);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wd", false,-1, 0,0);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 de", false,-1);
        tracep->declBus(c+6504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 d", false,-1, 0,0);
        tracep->declBit(c+1230,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qe", false,-1);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 q", false,-1, 0,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qs", false,-1, 0,0);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en", false,-1);
        tracep->declBus(c+6504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wd", false,-1, 0,0);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 de", false,-1);
        tracep->declBus(c+6506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 d", false,-1, 0,0);
        tracep->declBit(c+1231,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qe", false,-1);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 q", false,-1, 0,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qs", false,-1, 0,0);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en", false,-1);
        tracep->declBus(c+6506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wd", false,-1, 0,0);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 de", false,-1);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 d", false,-1, 0,0);
        tracep->declBit(c+2957,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qe", false,-1);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 q", false,-1, 0,0);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qs", false,-1, 0,0);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en", false,-1);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wd", false,-1, 0,0);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 de", false,-1);
        tracep->declBus(c+6510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 d", false,-1, 0,0);
        tracep->declBit(c+2958,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qe", false,-1);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 q", false,-1, 0,0);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qs", false,-1, 0,0);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en", false,-1);
        tracep->declBus(c+6510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wd", false,-1, 0,0);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 de", false,-1);
        tracep->declBus(c+6512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 d", false,-1, 0,0);
        tracep->declBit(c+2959,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qe", false,-1);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 q", false,-1, 0,0);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qs", false,-1, 0,0);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en", false,-1);
        tracep->declBus(c+6512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wd", false,-1, 0,0);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 de", false,-1);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 d", false,-1, 0,0);
        tracep->declBit(c+2960,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qe", false,-1);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 q", false,-1, 0,0);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qs", false,-1, 0,0);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en", false,-1);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wd", false,-1, 0,0);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 de", false,-1);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 d", false,-1, 0,0);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qe", false,-1);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 q", false,-1, 0,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qs", false,-1, 0,0);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en", false,-1);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wd", false,-1, 0,0);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 de", false,-1);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 d", false,-1, 0,0);
        tracep->declBit(c+2962,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qe", false,-1);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 q", false,-1, 0,0);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qs", false,-1, 0,0);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en", false,-1);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wd", false,-1, 0,0);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 de", false,-1);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 d", false,-1, 0,0);
        tracep->declBit(c+2963,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qe", false,-1);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 q", false,-1, 0,0);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qs", false,-1, 0,0);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en", false,-1);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wd", false,-1, 0,0);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 de", false,-1);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 d", false,-1, 0,0);
        tracep->declBit(c+2964,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qe", false,-1);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 q", false,-1, 0,0);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qs", false,-1, 0,0);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en", false,-1);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wd", false,-1, 0,0);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 de", false,-1);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 d", false,-1, 0,0);
        tracep->declBit(c+733,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qe", false,-1);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 q", false,-1, 0,0);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qs", false,-1, 0,0);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en", false,-1);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wd", false,-1, 0,0);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 de", false,-1);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 d", false,-1, 0,0);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qe", false,-1);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 q", false,-1, 0,0);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qs", false,-1, 0,0);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en", false,-1);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wd", false,-1, 0,0);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 de", false,-1);
        tracep->declBus(c+6528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 d", false,-1, 0,0);
        tracep->declBit(c+735,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qe", false,-1);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 q", false,-1, 0,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qs", false,-1, 0,0);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en", false,-1);
        tracep->declBus(c+6528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wd", false,-1, 0,0);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 de", false,-1);
        tracep->declBus(c+6530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 d", false,-1, 0,0);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qe", false,-1);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 q", false,-1, 0,0);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qs", false,-1, 0,0);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en", false,-1);
        tracep->declBus(c+6530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wd", false,-1, 0,0);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 de", false,-1);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 d", false,-1, 0,0);
        tracep->declBit(c+2965,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qe", false,-1);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 q", false,-1, 0,0);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qs", false,-1, 0,0);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en", false,-1);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wd", false,-1, 0,0);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 de", false,-1);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 d", false,-1, 0,0);
        tracep->declBit(c+2966,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qe", false,-1);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 q", false,-1, 0,0);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qs", false,-1, 0,0);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en", false,-1);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wd", false,-1, 0,0);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 de", false,-1);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 d", false,-1, 0,0);
        tracep->declBit(c+2967,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qe", false,-1);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 q", false,-1, 0,0);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qs", false,-1, 0,0);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en", false,-1);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wd", false,-1, 0,0);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 de", false,-1);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 d", false,-1, 0,0);
        tracep->declBit(c+2968,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qe", false,-1);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 q", false,-1, 0,0);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qs", false,-1, 0,0);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en", false,-1);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wd", false,-1, 0,0);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 de", false,-1);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 d", false,-1, 0,0);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qe", false,-1);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 q", false,-1, 0,0);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qs", false,-1, 0,0);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en", false,-1);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wd", false,-1, 0,0);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 de", false,-1);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 d", false,-1, 0,0);
        tracep->declBit(c+738,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qe", false,-1);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 q", false,-1, 0,0);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qs", false,-1, 0,0);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en", false,-1);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wd", false,-1, 0,0);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 de", false,-1);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 d", false,-1, 0,0);
        tracep->declBit(c+739,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qe", false,-1);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 q", false,-1, 0,0);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qs", false,-1, 0,0);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en", false,-1);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6545,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wd", false,-1, 0,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 de", false,-1);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 d", false,-1, 0,0);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qe", false,-1);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 q", false,-1, 0,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qs", false,-1, 0,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en", false,-1);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wd", false,-1, 0,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 de", false,-1);
        tracep->declBus(c+6548,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 d", false,-1, 0,0);
        tracep->declBit(c+2969,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qe", false,-1);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 q", false,-1, 0,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qs", false,-1, 0,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en", false,-1);
        tracep->declBus(c+6548,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6548,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6548,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wd", false,-1, 0,0);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 de", false,-1);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 d", false,-1, 0,0);
        tracep->declBit(c+2970,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qe", false,-1);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 q", false,-1, 0,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qs", false,-1, 0,0);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en", false,-1);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wd", false,-1, 0,0);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 de", false,-1);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 d", false,-1, 0,0);
        tracep->declBit(c+2971,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qe", false,-1);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 q", false,-1, 0,0);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qs", false,-1, 0,0);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en", false,-1);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wd", false,-1, 0,0);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 de", false,-1);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 d", false,-1, 0,0);
        tracep->declBit(c+2972,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qe", false,-1);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 q", false,-1, 0,0);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qs", false,-1, 0,0);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en", false,-1);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wd", false,-1, 0,0);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 de", false,-1);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 d", false,-1, 0,0);
        tracep->declBit(c+2973,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qe", false,-1);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 q", false,-1, 0,0);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qs", false,-1, 0,0);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en", false,-1);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wd", false,-1, 0,0);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 de", false,-1);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 d", false,-1, 0,0);
        tracep->declBit(c+2974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qe", false,-1);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 q", false,-1, 0,0);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qs", false,-1, 0,0);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en", false,-1);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wd", false,-1, 0,0);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 de", false,-1);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 d", false,-1, 0,0);
        tracep->declBit(c+2975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qe", false,-1);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 q", false,-1, 0,0);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qs", false,-1, 0,0);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en", false,-1);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wd", false,-1, 0,0);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 de", false,-1);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 d", false,-1, 0,0);
        tracep->declBit(c+2976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qe", false,-1);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 q", false,-1, 0,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qs", false,-1, 0,0);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en", false,-1);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 rst_ni", false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 d", false,-1, 0,0);
        tracep->declBit(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qe", false,-1);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 q", false,-1, 0,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qs", false,-1, 0,0);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en", false,-1);
        tracep->declBus(c+5813,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5813,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 rst_ni", false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 we", false,-1);
        tracep->declBus(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 d", false,-1, 0,0);
        tracep->declBit(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qe", false,-1);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 q", false,-1, 0,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qs", false,-1, 0,0);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en", false,-1);
        tracep->declBus(c+5814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 rst_ni", false,-1);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 we", false,-1);
        tracep->declBus(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 d", false,-1, 0,0);
        tracep->declBit(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qe", false,-1);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 q", false,-1, 0,0);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qs", false,-1, 0,0);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en", false,-1);
        tracep->declBus(c+5815,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5815,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 rst_ni", false,-1);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 we", false,-1);
        tracep->declBus(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 d", false,-1, 0,0);
        tracep->declBit(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qe", false,-1);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 q", false,-1, 0,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qs", false,-1, 0,0);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en", false,-1);
        tracep->declBus(c+5816,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5816,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 rst_ni", false,-1);
        tracep->declBit(c+9748,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 we", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 d", false,-1, 0,0);
        tracep->declBit(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qe", false,-1);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 q", false,-1, 0,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qs", false,-1, 0,0);
        tracep->declBit(c+9748,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en", false,-1);
        tracep->declBus(c+5817,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9748,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9748,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5817,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 rst_ni", false,-1);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 we", false,-1);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 d", false,-1, 0,0);
        tracep->declBit(c+7495,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qe", false,-1);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 q", false,-1, 0,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qs", false,-1, 0,0);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en", false,-1);
        tracep->declBus(c+5818,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5818,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 rst_ni", false,-1);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 we", false,-1);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 d", false,-1, 0,0);
        tracep->declBit(c+7496,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qe", false,-1);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 q", false,-1, 0,0);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qs", false,-1, 0,0);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en", false,-1);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 rst_ni", false,-1);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 we", false,-1);
        tracep->declBus(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 d", false,-1, 0,0);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qe", false,-1);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 q", false,-1, 0,0);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qs", false,-1, 0,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en", false,-1);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 rst_ni", false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 we", false,-1);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 d", false,-1, 0,0);
        tracep->declBit(c+7498,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qe", false,-1);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 q", false,-1, 0,0);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qs", false,-1, 0,0);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en", false,-1);
        tracep->declBus(c+5821,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5821,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 rst_ni", false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 we", false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 d", false,-1, 0,0);
        tracep->declBit(c+7499,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qe", false,-1);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 q", false,-1, 0,0);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qs", false,-1, 0,0);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en", false,-1);
        tracep->declBus(c+5822,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5822,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 rst_ni", false,-1);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 we", false,-1);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 d", false,-1, 0,0);
        tracep->declBit(c+7500,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qe", false,-1);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 q", false,-1, 0,0);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qs", false,-1, 0,0);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en", false,-1);
        tracep->declBus(c+5823,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5823,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 rst_ni", false,-1);
        tracep->declBit(c+9755,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 we", false,-1);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 d", false,-1, 0,0);
        tracep->declBit(c+7501,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qe", false,-1);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 q", false,-1, 0,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qs", false,-1, 0,0);
        tracep->declBit(c+9755,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en", false,-1);
        tracep->declBus(c+5824,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9755,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9755,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5824,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 rst_ni", false,-1);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 we", false,-1);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 d", false,-1, 0,0);
        tracep->declBit(c+7502,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qe", false,-1);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 q", false,-1, 0,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qs", false,-1, 0,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en", false,-1);
        tracep->declBus(c+5825,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5825,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 rst_ni", false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 we", false,-1);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 d", false,-1, 0,0);
        tracep->declBit(c+7503,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qe", false,-1);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 q", false,-1, 0,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qs", false,-1, 0,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en", false,-1);
        tracep->declBus(c+5826,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5826,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 rst_ni", false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 we", false,-1);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 d", false,-1, 0,0);
        tracep->declBit(c+7504,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qe", false,-1);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 q", false,-1, 0,0);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qs", false,-1, 0,0);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en", false,-1);
        tracep->declBus(c+5827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 rst_ni", false,-1);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 we", false,-1);
        tracep->declBus(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 d", false,-1, 0,0);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qe", false,-1);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 q", false,-1, 0,0);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qs", false,-1, 0,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en", false,-1);
        tracep->declBus(c+5828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 rst_ni", false,-1);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 we", false,-1);
        tracep->declBus(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 d", false,-1, 0,0);
        tracep->declBit(c+3044,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qe", false,-1);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 q", false,-1, 0,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qs", false,-1, 0,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en", false,-1);
        tracep->declBus(c+5829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 rst_ni", false,-1);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 we", false,-1);
        tracep->declBus(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 d", false,-1, 0,0);
        tracep->declBit(c+3045,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qe", false,-1);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 q", false,-1, 0,0);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qs", false,-1, 0,0);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en", false,-1);
        tracep->declBus(c+5830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 rst_ni", false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 we", false,-1);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 d", false,-1, 0,0);
        tracep->declBit(c+3046,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qe", false,-1);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 q", false,-1, 0,0);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qs", false,-1, 0,0);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en", false,-1);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 rst_ni", false,-1);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 we", false,-1);
        tracep->declBus(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 d", false,-1, 0,0);
        tracep->declBit(c+3047,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qe", false,-1);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 q", false,-1, 0,0);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qs", false,-1, 0,0);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en", false,-1);
        tracep->declBus(c+5832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 rst_ni", false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 we", false,-1);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 d", false,-1, 0,0);
        tracep->declBit(c+3048,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qe", false,-1);
        tracep->declBus(c+2658,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 q", false,-1, 0,0);
        tracep->declBus(c+2658,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qs", false,-1, 0,0);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en", false,-1);
        tracep->declBus(c+5833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2658,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2658,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 rst_ni", false,-1);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 we", false,-1);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 d", false,-1, 0,0);
        tracep->declBit(c+3049,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qe", false,-1);
        tracep->declBus(c+2659,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 q", false,-1, 0,0);
        tracep->declBus(c+2659,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qs", false,-1, 0,0);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en", false,-1);
        tracep->declBus(c+5834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2659,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2659,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 rst_ni", false,-1);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 we", false,-1);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 d", false,-1, 0,0);
        tracep->declBit(c+3050,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qe", false,-1);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 q", false,-1, 0,0);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qs", false,-1, 0,0);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en", false,-1);
        tracep->declBus(c+5835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 rst_ni", false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 we", false,-1);
        tracep->declBus(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 d", false,-1, 0,0);
        tracep->declBit(c+3051,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qe", false,-1);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 q", false,-1, 0,0);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qs", false,-1, 0,0);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en", false,-1);
        tracep->declBus(c+5836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 rst_ni", false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 we", false,-1);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 d", false,-1, 0,0);
        tracep->declBit(c+3052,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qe", false,-1);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 q", false,-1, 0,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qs", false,-1, 0,0);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en", false,-1);
        tracep->declBus(c+5837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 rst_ni", false,-1);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 we", false,-1);
        tracep->declBus(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 d", false,-1, 0,0);
        tracep->declBit(c+3053,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qe", false,-1);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 q", false,-1, 0,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qs", false,-1, 0,0);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en", false,-1);
        tracep->declBus(c+5838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 rst_ni", false,-1);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 we", false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 d", false,-1, 0,0);
        tracep->declBit(c+3054,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qe", false,-1);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 q", false,-1, 0,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qs", false,-1, 0,0);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en", false,-1);
        tracep->declBus(c+5839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 rst_ni", false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 we", false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 d", false,-1, 0,0);
        tracep->declBit(c+3055,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qe", false,-1);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 q", false,-1, 0,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qs", false,-1, 0,0);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en", false,-1);
        tracep->declBus(c+5840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 rst_ni", false,-1);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 we", false,-1);
        tracep->declBus(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 d", false,-1, 0,0);
        tracep->declBit(c+3056,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qe", false,-1);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 q", false,-1, 0,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qs", false,-1, 0,0);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en", false,-1);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 rst_ni", false,-1);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 we", false,-1);
        tracep->declBus(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 d", false,-1, 0,0);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qe", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 q", false,-1, 0,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qs", false,-1, 0,0);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en", false,-1);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 rst_ni", false,-1);
        tracep->declBit(c+9774,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 we", false,-1);
        tracep->declBus(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 d", false,-1, 0,0);
        tracep->declBit(c+3058,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qe", false,-1);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 q", false,-1, 0,0);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qs", false,-1, 0,0);
        tracep->declBit(c+9774,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en", false,-1);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9774,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9774,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 rst_ni", false,-1);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 we", false,-1);
        tracep->declBus(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 d", false,-1, 0,0);
        tracep->declBit(c+3059,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qe", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 q", false,-1, 0,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qs", false,-1, 0,0);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en", false,-1);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 rst_ni", false,-1);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 d", false,-1, 2,0);
        tracep->declBit(c+3060,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qe", false,-1);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 q", false,-1, 2,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qs", false,-1, 2,0);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en", false,-1);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 rst_ni", false,-1);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 d", false,-1, 2,0);
        tracep->declBit(c+3061,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qe", false,-1);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 q", false,-1, 2,0);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qs", false,-1, 2,0);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en", false,-1);
        tracep->declBus(c+5846,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5846,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 rst_ni", false,-1);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 d", false,-1, 2,0);
        tracep->declBit(c+3062,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qe", false,-1);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 q", false,-1, 2,0);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qs", false,-1, 2,0);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en", false,-1);
        tracep->declBus(c+5847,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5847,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 rst_ni", false,-1);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 d", false,-1, 2,0);
        tracep->declBit(c+3063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qe", false,-1);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 q", false,-1, 2,0);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qs", false,-1, 2,0);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en", false,-1);
        tracep->declBus(c+5848,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5848,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 rst_ni", false,-1);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 d", false,-1, 2,0);
        tracep->declBit(c+3064,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qe", false,-1);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 q", false,-1, 2,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qs", false,-1, 2,0);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en", false,-1);
        tracep->declBus(c+5849,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5849,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 rst_ni", false,-1);
        tracep->declBit(c+9781,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 d", false,-1, 2,0);
        tracep->declBit(c+3065,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qe", false,-1);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 q", false,-1, 2,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qs", false,-1, 2,0);
        tracep->declBit(c+9781,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en", false,-1);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9781,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9781,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 rst_ni", false,-1);
        tracep->declBit(c+9782,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 d", false,-1, 2,0);
        tracep->declBit(c+3066,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qe", false,-1);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 q", false,-1, 2,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qs", false,-1, 2,0);
        tracep->declBit(c+9782,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en", false,-1);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9782,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9782,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 rst_ni", false,-1);
        tracep->declBit(c+14255,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 we", false,-1);
        tracep->declBus(c+14256,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 d", false,-1, 2,0);
        tracep->declBit(c+7505,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qe", false,-1);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 q", false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qs", false,-1, 2,0);
        tracep->declBit(c+14255,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en", false,-1);
        tracep->declBus(c+14257,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14255,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14256,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+14255,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14257,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 rst_ni", false,-1);
        tracep->declBit(c+9783,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 d", false,-1, 2,0);
        tracep->declBit(c+3067,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qe", false,-1);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 q", false,-1, 2,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qs", false,-1, 2,0);
        tracep->declBit(c+9783,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en", false,-1);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9783,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9783,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 rst_ni", false,-1);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 d", false,-1, 2,0);
        tracep->declBit(c+3068,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qe", false,-1);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 q", false,-1, 2,0);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qs", false,-1, 2,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en", false,-1);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 rst_ni", false,-1);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 d", false,-1, 2,0);
        tracep->declBit(c+7506,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qe", false,-1);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 q", false,-1, 2,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qs", false,-1, 2,0);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en", false,-1);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 rst_ni", false,-1);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 d", false,-1, 2,0);
        tracep->declBit(c+7507,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qe", false,-1);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 q", false,-1, 2,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qs", false,-1, 2,0);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en", false,-1);
        tracep->declBus(c+5855,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5855,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 rst_ni", false,-1);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 d", false,-1, 2,0);
        tracep->declBit(c+7508,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qe", false,-1);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 q", false,-1, 2,0);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qs", false,-1, 2,0);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en", false,-1);
        tracep->declBus(c+5856,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5856,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 rst_ni", false,-1);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 d", false,-1, 2,0);
        tracep->declBit(c+7509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qe", false,-1);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 q", false,-1, 2,0);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qs", false,-1, 2,0);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en", false,-1);
        tracep->declBus(c+5857,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5857,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 rst_ni", false,-1);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 d", false,-1, 2,0);
        tracep->declBit(c+7510,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qe", false,-1);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 q", false,-1, 2,0);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qs", false,-1, 2,0);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en", false,-1);
        tracep->declBus(c+5858,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5858,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 rst_ni", false,-1);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 d", false,-1, 2,0);
        tracep->declBit(c+7511,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qe", false,-1);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 q", false,-1, 2,0);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qs", false,-1, 2,0);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en", false,-1);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 rst_ni", false,-1);
        tracep->declBit(c+9791,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 d", false,-1, 2,0);
        tracep->declBit(c+7512,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qe", false,-1);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 q", false,-1, 2,0);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qs", false,-1, 2,0);
        tracep->declBit(c+9791,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en", false,-1);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9791,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9791,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 rst_ni", false,-1);
        tracep->declBit(c+9792,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 d", false,-1, 2,0);
        tracep->declBit(c+7513,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qe", false,-1);
        tracep->declBus(c+950,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 q", false,-1, 2,0);
        tracep->declBus(c+950,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qs", false,-1, 2,0);
        tracep->declBit(c+9792,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en", false,-1);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9792,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+950,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9792,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+950,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 rst_ni", false,-1);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 d", false,-1, 2,0);
        tracep->declBit(c+7514,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qe", false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 q", false,-1, 2,0);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qs", false,-1, 2,0);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en", false,-1);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 rst_ni", false,-1);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 d", false,-1, 2,0);
        tracep->declBit(c+7515,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qe", false,-1);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 q", false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qs", false,-1, 2,0);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en", false,-1);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 rst_ni", false,-1);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 d", false,-1, 2,0);
        tracep->declBit(c+3069,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qe", false,-1);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 q", false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qs", false,-1, 2,0);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en", false,-1);
        tracep->declBus(c+5864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 rst_ni", false,-1);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 d", false,-1, 2,0);
        tracep->declBit(c+3070,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qe", false,-1);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 q", false,-1, 2,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qs", false,-1, 2,0);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en", false,-1);
        tracep->declBus(c+5865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 rst_ni", false,-1);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 d", false,-1, 2,0);
        tracep->declBit(c+3071,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qe", false,-1);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 q", false,-1, 2,0);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qs", false,-1, 2,0);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en", false,-1);
        tracep->declBus(c+5866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 rst_ni", false,-1);
        tracep->declBit(c+9798,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 d", false,-1, 2,0);
        tracep->declBit(c+3072,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qe", false,-1);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 q", false,-1, 2,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qs", false,-1, 2,0);
        tracep->declBit(c+9798,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en", false,-1);
        tracep->declBus(c+5867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9798,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9798,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 rst_ni", false,-1);
        tracep->declBit(c+9799,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 d", false,-1, 2,0);
        tracep->declBit(c+3073,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qe", false,-1);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 q", false,-1, 2,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qs", false,-1, 2,0);
        tracep->declBit(c+9799,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en", false,-1);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9799,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9799,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 rst_ni", false,-1);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 d", false,-1, 2,0);
        tracep->declBit(c+3074,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qe", false,-1);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 q", false,-1, 2,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qs", false,-1, 2,0);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en", false,-1);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 rst_ni", false,-1);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 d", false,-1, 2,0);
        tracep->declBit(c+3075,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qe", false,-1);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 q", false,-1, 2,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qs", false,-1, 2,0);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en", false,-1);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 rst_ni", false,-1);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 d", false,-1, 2,0);
        tracep->declBit(c+3076,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qe", false,-1);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 q", false,-1, 2,0);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qs", false,-1, 2,0);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en", false,-1);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 rst_ni", false,-1);
        tracep->declBit(c+9803,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 d", false,-1, 2,0);
        tracep->declBit(c+3077,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qe", false,-1);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 q", false,-1, 2,0);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qs", false,-1, 2,0);
        tracep->declBit(c+9803,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en", false,-1);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9803,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9803,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 rst_ni", false,-1);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 d", false,-1, 2,0);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qe", false,-1);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 q", false,-1, 2,0);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qs", false,-1, 2,0);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en", false,-1);
        tracep->declBus(c+5873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 rst_ni", false,-1);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 d", false,-1, 2,0);
        tracep->declBit(c+3079,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qe", false,-1);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 q", false,-1, 2,0);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qs", false,-1, 2,0);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en", false,-1);
        tracep->declBus(c+5874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 rst_ni", false,-1);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 d", false,-1, 2,0);
        tracep->declBit(c+3080,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qe", false,-1);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 q", false,-1, 2,0);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qs", false,-1, 2,0);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en", false,-1);
        tracep->declBus(c+5875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 rst_ni", false,-1);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 d", false,-1, 0,0);
        tracep->declBit(c+3081,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qe", false,-1);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 q", false,-1, 0,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qs", false,-1, 0,0);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en", false,-1);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 rst_ni", false,-1);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 we", false,-1);
        tracep->declBus(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 d", false,-1, 0,0);
        tracep->declBit(c+7516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qe", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 q", false,-1, 0,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qs", false,-1, 0,0);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en", false,-1);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5217,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 rst_ni", false,-1);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 we", false,-1);
        tracep->declBus(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 d", false,-1, 0,0);
        tracep->declBit(c+7517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qe", false,-1);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 q", false,-1, 0,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qs", false,-1, 0,0);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en", false,-1);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 rst_ni", false,-1);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 we", false,-1);
        tracep->declBus(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 d", false,-1, 0,0);
        tracep->declBit(c+7518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qe", false,-1);
        tracep->declBus(c+958,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 q", false,-1, 0,0);
        tracep->declBus(c+958,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qs", false,-1, 0,0);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en", false,-1);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5219,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+958,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+958,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 rst_ni", false,-1);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 we", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 d", false,-1, 0,0);
        tracep->declBit(c+7519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qe", false,-1);
        tracep->declBus(c+959,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 q", false,-1, 0,0);
        tracep->declBus(c+959,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qs", false,-1, 0,0);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en", false,-1);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+959,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+959,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 rst_ni", false,-1);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 we", false,-1);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 d", false,-1, 0,0);
        tracep->declBit(c+7520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qe", false,-1);
        tracep->declBus(c+960,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 q", false,-1, 0,0);
        tracep->declBus(c+960,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qs", false,-1, 0,0);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en", false,-1);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+960,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+960,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 rst_ni", false,-1);
        tracep->declBit(c+9813,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 we", false,-1);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 d", false,-1, 0,0);
        tracep->declBit(c+7521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qe", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 q", false,-1, 0,0);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qs", false,-1, 0,0);
        tracep->declBit(c+9813,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en", false,-1);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9813,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9813,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 rst_ni", false,-1);
        tracep->declBit(c+9814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 we", false,-1);
        tracep->declBus(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 de", false,-1);
        tracep->declBus(c+14258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 d", false,-1, 0,0);
        tracep->declBit(c+7522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qe", false,-1);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 q", false,-1, 0,0);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qs", false,-1, 0,0);
        tracep->declBit(c+9814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en", false,-1);
        tracep->declBus(c+5883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5223,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 rst_ni", false,-1);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 we", false,-1);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 d", false,-1, 0,0);
        tracep->declBit(c+7523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qe", false,-1);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 q", false,-1, 0,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qs", false,-1, 0,0);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en", false,-1);
        tracep->declBus(c+5884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 rst_ni", false,-1);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 we", false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 d", false,-1, 0,0);
        tracep->declBit(c+7524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qe", false,-1);
        tracep->declBus(c+963,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 q", false,-1, 0,0);
        tracep->declBus(c+963,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qs", false,-1, 0,0);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en", false,-1);
        tracep->declBus(c+5885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+963,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+963,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 rst_ni", false,-1);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 we", false,-1);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 d", false,-1, 0,0);
        tracep->declBit(c+3082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qe", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 q", false,-1, 0,0);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qs", false,-1, 0,0);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en", false,-1);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 rst_ni", false,-1);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 we", false,-1);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 d", false,-1, 0,0);
        tracep->declBit(c+3083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qe", false,-1);
        tracep->declBus(c+965,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 q", false,-1, 0,0);
        tracep->declBus(c+965,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qs", false,-1, 0,0);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en", false,-1);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+965,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+965,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 rst_ni", false,-1);
        tracep->declBit(c+9819,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 we", false,-1);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 d", false,-1, 0,0);
        tracep->declBit(c+3084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qe", false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 q", false,-1, 0,0);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qs", false,-1, 0,0);
        tracep->declBit(c+9819,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en", false,-1);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9819,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9819,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 rst_ni", false,-1);
        tracep->declBit(c+9820,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 we", false,-1);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 d", false,-1, 0,0);
        tracep->declBit(c+3085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qe", false,-1);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 q", false,-1, 0,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qs", false,-1, 0,0);
        tracep->declBit(c+9820,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en", false,-1);
        tracep->declBus(c+5889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9820,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9820,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 rst_ni", false,-1);
        tracep->declBit(c+9821,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 we", false,-1);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 d", false,-1, 0,0);
        tracep->declBit(c+3086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qe", false,-1);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 q", false,-1, 0,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qs", false,-1, 0,0);
        tracep->declBit(c+9821,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en", false,-1);
        tracep->declBus(c+5890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9821,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9821,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 rst_ni", false,-1);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 we", false,-1);
        tracep->declBus(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 d", false,-1, 0,0);
        tracep->declBit(c+3087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qe", false,-1);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 q", false,-1, 0,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qs", false,-1, 0,0);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en", false,-1);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5231,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 rst_ni", false,-1);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 we", false,-1);
        tracep->declBus(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 d", false,-1, 0,0);
        tracep->declBit(c+3088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qe", false,-1);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 q", false,-1, 0,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qs", false,-1, 0,0);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en", false,-1);
        tracep->declBus(c+5892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5232,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 rst_ni", false,-1);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 we", false,-1);
        tracep->declBus(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 d", false,-1, 0,0);
        tracep->declBit(c+3089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qe", false,-1);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 q", false,-1, 0,0);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qs", false,-1, 0,0);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en", false,-1);
        tracep->declBus(c+5893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5233,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 rst_ni", false,-1);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 we", false,-1);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 d", false,-1, 0,0);
        tracep->declBit(c+3090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qe", false,-1);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 q", false,-1, 0,0);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qs", false,-1, 0,0);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en", false,-1);
        tracep->declBus(c+5894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 rst_ni", false,-1);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 we", false,-1);
        tracep->declBus(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 d", false,-1, 0,0);
        tracep->declBit(c+3091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qe", false,-1);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 q", false,-1, 0,0);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qs", false,-1, 0,0);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en", false,-1);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5235,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 rst_ni", false,-1);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 we", false,-1);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 d", false,-1, 0,0);
        tracep->declBit(c+3092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qe", false,-1);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 q", false,-1, 0,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qs", false,-1, 0,0);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en", false,-1);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 rst_ni", false,-1);
        tracep->declBit(c+9828,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 we", false,-1);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 d", false,-1, 0,0);
        tracep->declBit(c+3093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qe", false,-1);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 q", false,-1, 0,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qs", false,-1, 0,0);
        tracep->declBit(c+9828,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en", false,-1);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9828,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9828,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 rst_ni", false,-1);
        tracep->declBit(c+9829,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 we", false,-1);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 d", false,-1, 0,0);
        tracep->declBit(c+3094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qe", false,-1);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 q", false,-1, 0,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qs", false,-1, 0,0);
        tracep->declBit(c+9829,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en", false,-1);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9829,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9829,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 rst_ni", false,-1);
        tracep->declBit(c+9830,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 we", false,-1);
        tracep->declBus(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 d", false,-1, 0,0);
        tracep->declBit(c+7525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qe", false,-1);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 q", false,-1, 0,0);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qs", false,-1, 0,0);
        tracep->declBit(c+9830,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en", false,-1);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9830,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5239,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9830,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 rst_ni", false,-1);
        tracep->declBit(c+9831,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 we", false,-1);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 d", false,-1, 0,0);
        tracep->declBit(c+7526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qe", false,-1);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 q", false,-1, 0,0);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qs", false,-1, 0,0);
        tracep->declBit(c+9831,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en", false,-1);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9831,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9831,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 rst_ni", false,-1);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 we", false,-1);
        tracep->declBus(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 d", false,-1, 0,0);
        tracep->declBit(c+7527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qe", false,-1);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 q", false,-1, 0,0);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qs", false,-1, 0,0);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en", false,-1);
        tracep->declBus(c+5901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5241,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 rst_ni", false,-1);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 we", false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 d", false,-1, 0,0);
        tracep->declBit(c+7528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qe", false,-1);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 q", false,-1, 0,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qs", false,-1, 0,0);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en", false,-1);
        tracep->declBus(c+5902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 rst_ni", false,-1);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 we", false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 d", false,-1, 0,0);
        tracep->declBit(c+7529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qe", false,-1);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 q", false,-1, 0,0);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qs", false,-1, 0,0);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en", false,-1);
        tracep->declBus(c+5903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 rst_ni", false,-1);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 we", false,-1);
        tracep->declBus(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 d", false,-1, 0,0);
        tracep->declBit(c+7530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qe", false,-1);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 q", false,-1, 0,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qs", false,-1, 0,0);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en", false,-1);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5244,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 rst_ni", false,-1);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 we", false,-1);
        tracep->declBus(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 d", false,-1, 0,0);
        tracep->declBit(c+7531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qe", false,-1);
        tracep->declBus(c+978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 q", false,-1, 0,0);
        tracep->declBus(c+978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qs", false,-1, 0,0);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en", false,-1);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5245,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 rst_ni", false,-1);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 we", false,-1);
        tracep->declBus(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 d", false,-1, 0,0);
        tracep->declBit(c+7532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qe", false,-1);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 q", false,-1, 0,0);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qs", false,-1, 0,0);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en", false,-1);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5246,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 rst_ni", false,-1);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 we", false,-1);
        tracep->declBus(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 d", false,-1, 0,0);
        tracep->declBit(c+7533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qe", false,-1);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 q", false,-1, 0,0);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qs", false,-1, 0,0);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en", false,-1);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5247,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 rst_ni", false,-1);
        tracep->declBit(c+9839,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 d", false,-1, 2,0);
        tracep->declBit(c+7534,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qe", false,-1);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 q", false,-1, 2,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qs", false,-1, 2,0);
        tracep->declBit(c+9839,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en", false,-1);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9839,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9839,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 DW", false,-1, 31,0);
        tracep->declBit(c+5250,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 re", false,-1);
        tracep->declBit(c+13604,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 we", false,-1);
        tracep->declBus(c+5249,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 wd", false,-1, 5,0);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 d", false,-1, 5,0);
        tracep->declBit(c+13604,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qe", false,-1);
        tracep->declBit(c+5250,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qre", false,-1);
        tracep->declBus(c+5249,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 q", false,-1, 5,0);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qs", false,-1, 5,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 rst_ni", false,-1);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 d", false,-1, 0,0);
        tracep->declBit(c+7535,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qe", false,-1);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 q", false,-1, 0,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qs", false,-1, 0,0);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en", false,-1);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target SrcWidth", false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target PrioWidth", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target rst_ni", false,-1);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ip_i", false,-1, 31,0);
        tracep->declBus(c+10438,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ie_i", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+10439+i*1,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target prio_i", true,(i+0), 2,0);}}
        tracep->declBus(c+10471,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target threshold_i", false,-1, 2,0);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_o", false,-1);
        tracep->declBus(c+2689,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_o", false,-1, 5,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target NumLevels", false,-1, 31,0);
        tracep->declQuad(c+10472,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target is_tree", false,-1, 62,0);
        tracep->declBus(c+10474,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(0)", false,-1, 5,0);
        tracep->declBus(c+10475,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(1)", false,-1, 5,0);
        tracep->declBus(c+10476,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(2)", false,-1, 5,0);
        tracep->declBus(c+10477,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(3)", false,-1, 5,0);
        tracep->declBus(c+10478,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(4)", false,-1, 5,0);
        tracep->declBus(c+10479,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(5)", false,-1, 5,0);
        tracep->declBus(c+10480,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(6)", false,-1, 5,0);
        tracep->declBus(c+10481,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(7)", false,-1, 5,0);
        tracep->declBus(c+10482,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(8)", false,-1, 5,0);
        tracep->declBus(c+10483,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(9)", false,-1, 5,0);
        tracep->declBus(c+10484,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(10)", false,-1, 5,0);
        tracep->declBus(c+10485,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(11)", false,-1, 5,0);
        tracep->declBus(c+10486,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(12)", false,-1, 5,0);
        tracep->declBus(c+10487,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(13)", false,-1, 5,0);
        tracep->declBus(c+10488,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(14)", false,-1, 5,0);
        tracep->declBus(c+10489,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(15)", false,-1, 5,0);
        tracep->declBus(c+10490,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(16)", false,-1, 5,0);
        tracep->declBus(c+10491,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(17)", false,-1, 5,0);
        tracep->declBus(c+10492,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(18)", false,-1, 5,0);
        tracep->declBus(c+10493,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(19)", false,-1, 5,0);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(20)", false,-1, 5,0);
        tracep->declBus(c+10495,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(21)", false,-1, 5,0);
        tracep->declBus(c+10496,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(22)", false,-1, 5,0);
        tracep->declBus(c+10497,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(23)", false,-1, 5,0);
        tracep->declBus(c+10498,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(24)", false,-1, 5,0);
        tracep->declBus(c+10499,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(25)", false,-1, 5,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(26)", false,-1, 5,0);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(27)", false,-1, 5,0);
        tracep->declBus(c+10502,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(28)", false,-1, 5,0);
        tracep->declBus(c+10503,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(29)", false,-1, 5,0);
        tracep->declBus(c+10504,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(30)", false,-1, 5,0);
        tracep->declBus(c+10505,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(31)", false,-1, 5,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(32)", false,-1, 5,0);
        tracep->declBus(c+10507,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(33)", false,-1, 5,0);
        tracep->declBus(c+10508,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(34)", false,-1, 5,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(35)", false,-1, 5,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(36)", false,-1, 5,0);
        tracep->declBus(c+10511,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(37)", false,-1, 5,0);
        tracep->declBus(c+10512,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(38)", false,-1, 5,0);
        tracep->declBus(c+10513,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(39)", false,-1, 5,0);
        tracep->declBus(c+10514,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(40)", false,-1, 5,0);
        tracep->declBus(c+10515,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(41)", false,-1, 5,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(42)", false,-1, 5,0);
        tracep->declBus(c+10517,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(43)", false,-1, 5,0);
        tracep->declBus(c+10518,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(44)", false,-1, 5,0);
        tracep->declBus(c+10519,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(45)", false,-1, 5,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(46)", false,-1, 5,0);
        tracep->declBus(c+10521,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(47)", false,-1, 5,0);
        tracep->declBus(c+10522,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(48)", false,-1, 5,0);
        tracep->declBus(c+10523,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(49)", false,-1, 5,0);
        tracep->declBus(c+10524,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(50)", false,-1, 5,0);
        tracep->declBus(c+10525,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(51)", false,-1, 5,0);
        tracep->declBus(c+10526,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(52)", false,-1, 5,0);
        tracep->declBus(c+10527,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(53)", false,-1, 5,0);
        tracep->declBus(c+10528,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(54)", false,-1, 5,0);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(55)", false,-1, 5,0);
        tracep->declBus(c+10530,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(56)", false,-1, 5,0);
        tracep->declBus(c+10531,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(57)", false,-1, 5,0);
        tracep->declBus(c+10532,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(58)", false,-1, 5,0);
        tracep->declBus(c+10533,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(59)", false,-1, 5,0);
        tracep->declBus(c+10534,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(60)", false,-1, 5,0);
        tracep->declBus(c+10535,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(61)", false,-1, 5,0);
        tracep->declBus(c+10536,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(62)", false,-1, 5,0);
        tracep->declBus(c+10537,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(0)", false,-1, 2,0);
        tracep->declBus(c+10538,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(1)", false,-1, 2,0);
        tracep->declBus(c+10539,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(2)", false,-1, 2,0);
        tracep->declBus(c+10540,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(3)", false,-1, 2,0);
        tracep->declBus(c+10541,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(4)", false,-1, 2,0);
        tracep->declBus(c+10542,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(5)", false,-1, 2,0);
        tracep->declBus(c+10543,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(6)", false,-1, 2,0);
        tracep->declBus(c+10544,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(7)", false,-1, 2,0);
        tracep->declBus(c+10545,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(8)", false,-1, 2,0);
        tracep->declBus(c+10546,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(9)", false,-1, 2,0);
        tracep->declBus(c+10547,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(10)", false,-1, 2,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(11)", false,-1, 2,0);
        tracep->declBus(c+10549,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(12)", false,-1, 2,0);
        tracep->declBus(c+10550,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(13)", false,-1, 2,0);
        tracep->declBus(c+10551,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(14)", false,-1, 2,0);
        tracep->declBus(c+10552,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(15)", false,-1, 2,0);
        tracep->declBus(c+10553,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(16)", false,-1, 2,0);
        tracep->declBus(c+10554,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(17)", false,-1, 2,0);
        tracep->declBus(c+10555,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(18)", false,-1, 2,0);
        tracep->declBus(c+10556,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(19)", false,-1, 2,0);
        tracep->declBus(c+10557,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(20)", false,-1, 2,0);
        tracep->declBus(c+10558,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(21)", false,-1, 2,0);
        tracep->declBus(c+10559,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(22)", false,-1, 2,0);
        tracep->declBus(c+10560,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(23)", false,-1, 2,0);
        tracep->declBus(c+10561,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(24)", false,-1, 2,0);
        tracep->declBus(c+10562,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(25)", false,-1, 2,0);
        tracep->declBus(c+10563,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(26)", false,-1, 2,0);
        tracep->declBus(c+10564,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(27)", false,-1, 2,0);
        tracep->declBus(c+10565,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(28)", false,-1, 2,0);
        tracep->declBus(c+10566,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(29)", false,-1, 2,0);
        tracep->declBus(c+10567,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(30)", false,-1, 2,0);
        tracep->declBus(c+10568,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(31)", false,-1, 2,0);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(32)", false,-1, 2,0);
        tracep->declBus(c+10570,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(33)", false,-1, 2,0);
        tracep->declBus(c+10571,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(34)", false,-1, 2,0);
        tracep->declBus(c+10572,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(35)", false,-1, 2,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(36)", false,-1, 2,0);
        tracep->declBus(c+10574,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(37)", false,-1, 2,0);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(38)", false,-1, 2,0);
        tracep->declBus(c+10576,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(39)", false,-1, 2,0);
        tracep->declBus(c+10577,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(40)", false,-1, 2,0);
        tracep->declBus(c+10578,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(41)", false,-1, 2,0);
        tracep->declBus(c+10579,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(42)", false,-1, 2,0);
        tracep->declBus(c+10580,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(43)", false,-1, 2,0);
        tracep->declBus(c+10581,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(44)", false,-1, 2,0);
        tracep->declBus(c+10582,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(45)", false,-1, 2,0);
        tracep->declBus(c+10583,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(46)", false,-1, 2,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(47)", false,-1, 2,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(48)", false,-1, 2,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(49)", false,-1, 2,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(50)", false,-1, 2,0);
        tracep->declBus(c+10588,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(51)", false,-1, 2,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(52)", false,-1, 2,0);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(53)", false,-1, 2,0);
        tracep->declBus(c+10591,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(54)", false,-1, 2,0);
        tracep->declBus(c+10592,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(55)", false,-1, 2,0);
        tracep->declBus(c+10593,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(56)", false,-1, 2,0);
        tracep->declBus(c+10594,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(57)", false,-1, 2,0);
        tracep->declBus(c+10595,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(58)", false,-1, 2,0);
        tracep->declBus(c+10596,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(59)", false,-1, 2,0);
        tracep->declBus(c+10597,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(60)", false,-1, 2,0);
        tracep->declBus(c+10598,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(61)", false,-1, 2,0);
        tracep->declBus(c+10599,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(62)", false,-1, 2,0);
        tracep->declBit(c+10600,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_d", false,-1);
        tracep->declBit(c+577,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_q", false,-1);
        tracep->declBus(c+10601,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_d", false,-1, 5,0);
        tracep->declBus(c+2689,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_q", false,-1, 5,0);
        tracep->declBus(c+14259,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base0", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base1", false,-1, 31,0);
        tracep->declBus(c+14259,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10602,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base0", false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base1", false,-1, 31,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10603,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10604,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base0", false,-1, 31,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base1", false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10605,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+14260,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10606,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+14261,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10607,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+14262,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10608,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base0", false,-1, 31,0);
        tracep->declBus(c+14263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base1", false,-1, 31,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+14263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10609,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+14265,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10610,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+14266,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+14267,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10611,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+14260,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+14268,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+14269,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10612,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+14261,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+14270,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+14271,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+10613,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+14272,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+14273,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+10614,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+14274,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+14275,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+10615,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+14262,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+14276,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+10616,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+14263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base0", false,-1, 31,0);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base1", false,-1, 31,0);
        tracep->declBus(c+14263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10617,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+14278,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10618,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+14123,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+14279,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+14280,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10619,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+14265,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+14281,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+14282,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10620,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+14266,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+14283,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+14284,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+10621,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+14267,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+14285,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+14286,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+10622,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+14268,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+14287,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+14288,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+10623,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+14269,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+14289,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+14290,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+10624,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+14270,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+14291,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+14292,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1", false,-1, 31,0);
        tracep->declBit(c+10625,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel", false,-1);
        tracep->declBus(c+14271,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+14293,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+14294,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1", false,-1, 31,0);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel", false,-1);
        tracep->declBus(c+14272,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+14295,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+14296,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1", false,-1, 31,0);
        tracep->declBit(c+10627,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel", false,-1);
        tracep->declBus(c+14273,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+14297,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+14298,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1", false,-1, 31,0);
        tracep->declBit(c+10628,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel", false,-1);
        tracep->declBus(c+14274,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+14299,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+14300,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1", false,-1, 31,0);
        tracep->declBit(c+10629,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel", false,-1);
        tracep->declBus(c+14275,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+14301,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+14302,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1", false,-1, 31,0);
        tracep->declBit(c+10630,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel", false,-1);
        tracep->declBus(c+14276,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+14303,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+14304,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1", false,-1, 31,0);
        tracep->declBit(c+10631,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel", false,-1);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+14305,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+14306,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1", false,-1, 31,0);
        tracep->declBit(c+10632,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel", false,-1);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base0", false,-1, 31,0);
        tracep->declBus(c+14307,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base1", false,-1, 31,0);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+14307,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+13784,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+14308,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+14309,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+14310,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+14311,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1", false,-1, 31,0);
        tracep->declBus(c+14278,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+14312,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+14313,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1", false,-1, 31,0);
        tracep->declBus(c+14279,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+14314,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+14315,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1", false,-1, 31,0);
        tracep->declBus(c+14280,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+14316,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+14317,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1", false,-1, 31,0);
        tracep->declBus(c+14281,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1", false,-1, 31,0);
        tracep->declBus(c+14282,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+14320,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+14321,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1", false,-1, 31,0);
        tracep->declBus(c+14283,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+14322,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+14323,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1", false,-1, 31,0);
        tracep->declBus(c+14284,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+14324,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+14325,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1", false,-1, 31,0);
        tracep->declBus(c+14285,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+14326,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1", false,-1, 31,0);
        tracep->declBus(c+14286,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+14328,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+14329,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1", false,-1, 31,0);
        tracep->declBus(c+14287,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+14330,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+14331,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1", false,-1, 31,0);
        tracep->declBus(c+14288,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+14332,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1", false,-1, 31,0);
        tracep->declBus(c+14289,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+14334,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+14335,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1", false,-1, 31,0);
        tracep->declBus(c+14290,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+14336,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+14337,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1", false,-1, 31,0);
        tracep->declBus(c+14291,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa", false,-1, 31,0);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0", false,-1, 31,0);
        tracep->declBus(c+14339,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1", false,-1, 31,0);
        tracep->declBus(c+14292,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa", false,-1, 31,0);
        tracep->declBus(c+14340,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0", false,-1, 31,0);
        tracep->declBus(c+14341,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1", false,-1, 31,0);
        tracep->declBus(c+14293,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa", false,-1, 31,0);
        tracep->declBus(c+14342,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0", false,-1, 31,0);
        tracep->declBus(c+14343,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1", false,-1, 31,0);
        tracep->declBus(c+14294,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa", false,-1, 31,0);
        tracep->declBus(c+14344,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0", false,-1, 31,0);
        tracep->declBus(c+14345,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1", false,-1, 31,0);
        tracep->declBus(c+14295,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa", false,-1, 31,0);
        tracep->declBus(c+14346,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0", false,-1, 31,0);
        tracep->declBus(c+14347,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1", false,-1, 31,0);
        tracep->declBus(c+14296,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa", false,-1, 31,0);
        tracep->declBus(c+14348,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0", false,-1, 31,0);
        tracep->declBus(c+14349,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1", false,-1, 31,0);
        tracep->declBus(c+14297,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa", false,-1, 31,0);
        tracep->declBus(c+14350,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0", false,-1, 31,0);
        tracep->declBus(c+14351,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1", false,-1, 31,0);
        tracep->declBus(c+14298,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa", false,-1, 31,0);
        tracep->declBus(c+14352,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0", false,-1, 31,0);
        tracep->declBus(c+14353,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1", false,-1, 31,0);
        tracep->declBus(c+14299,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa", false,-1, 31,0);
        tracep->declBus(c+14354,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0", false,-1, 31,0);
        tracep->declBus(c+14355,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1", false,-1, 31,0);
        tracep->declBus(c+14300,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa", false,-1, 31,0);
        tracep->declBus(c+14356,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0", false,-1, 31,0);
        tracep->declBus(c+14357,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1", false,-1, 31,0);
        tracep->declBus(c+14301,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa", false,-1, 31,0);
        tracep->declBus(c+14358,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0", false,-1, 31,0);
        tracep->declBus(c+14359,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1", false,-1, 31,0);
        tracep->declBus(c+14302,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa", false,-1, 31,0);
        tracep->declBus(c+14360,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0", false,-1, 31,0);
        tracep->declBus(c+14361,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1", false,-1, 31,0);
        tracep->declBus(c+14303,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa", false,-1, 31,0);
        tracep->declBus(c+14362,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0", false,-1, 31,0);
        tracep->declBus(c+14363,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1", false,-1, 31,0);
        tracep->declBus(c+14304,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa", false,-1, 31,0);
        tracep->declBus(c+14364,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0", false,-1, 31,0);
        tracep->declBus(c+14365,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1", false,-1, 31,0);
        tracep->declBus(c+14305,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa", false,-1, 31,0);
        tracep->declBus(c+14366,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0", false,-1, 31,0);
        tracep->declBus(c+14367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1", false,-1, 31,0);
        tracep->declBus(c+14306,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa", false,-1, 31,0);
        tracep->declBus(c+14368,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0", false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 rst_ni", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator u_uart0 tl_i a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator u_uart0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator u_uart0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator u_uart0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator u_uart0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator u_uart0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator u_uart0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator u_uart0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator u_uart0 tl_i d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator u_uart0 tl_o d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator u_uart0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator u_uart0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator u_uart0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator u_uart0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator u_uart0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator u_uart0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator u_uart0 tl_o d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator u_uart0 tl_o a_ready", false,-1);
        tracep->declBit(c+13244,"Azadi_top_verilator top_verilator u_uart0 cio_rx_i", false,-1);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator u_uart0 cio_tx_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_uart0 cio_tx_en_o", false,-1);
        tracep->declBit(c+1594,"Azadi_top_verilator top_verilator u_uart0 intr_tx_watermark_o", false,-1);
        tracep->declBit(c+1595,"Azadi_top_verilator top_verilator u_uart0 intr_rx_watermark_o", false,-1);
        tracep->declBit(c+1596,"Azadi_top_verilator top_verilator u_uart0 intr_tx_empty_o", false,-1);
        tracep->declBit(c+1597,"Azadi_top_verilator top_verilator u_uart0 intr_rx_overflow_o", false,-1);
        tracep->declBit(c+1598,"Azadi_top_verilator top_verilator u_uart0 intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+1599,"Azadi_top_verilator top_verilator u_uart0 intr_rx_break_err_o", false,-1);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator u_uart0 intr_rx_timeout_o", false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator u_uart0 intr_rx_parity_err_o", false,-1);
        tracep->declBit(c+11084,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11085,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11086,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11087,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11088,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11089,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11090,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11091,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11092,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11093,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11094,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11095,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11096,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11097,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11099,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11100,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11102,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11103,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11104,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11105,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11106,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11107,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11108,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11109,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11110,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11111,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11112,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11113,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11114,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11115,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11116,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11117,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11118,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11119,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11121,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11122,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11123,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11124,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11125,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull q", false,-1);
        tracep->declBit(c+11126,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull re", false,-1);
        tracep->declBit(c+11127,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11128,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11129,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty q", false,-1);
        tracep->declBit(c+11130,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty re", false,-1);
        tracep->declBit(c+11131,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle q", false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle re", false,-1);
        tracep->declBit(c+11133,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11134,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11135,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11136,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11137,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11138,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata re", false,-1);
        tracep->declBus(c+11139,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11140,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata qe", false,-1);
        tracep->declBit(c+11141,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11142,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11143,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11144,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11145,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11146,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11147,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11148,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11149,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11150,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11151,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11152,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txfull d", false,-1);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txempty d", false,-1);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txidle d", false,-1);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7666,"Azadi_top_verilator top_verilator u_uart0 hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7671,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7672,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7673,"Azadi_top_verilator top_verilator u_uart0 hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg rst_ni", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+11084,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11085,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11086,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11087,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11088,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11089,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11090,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11091,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11092,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11093,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11094,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11095,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11096,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11097,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11099,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11100,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11102,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11103,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11104,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11105,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11106,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11107,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11108,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11109,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11110,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11111,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11112,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11113,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11114,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11115,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11116,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11117,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11118,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11119,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11121,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11122,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11123,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11124,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11125,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull q", false,-1);
        tracep->declBit(c+11126,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull re", false,-1);
        tracep->declBit(c+11127,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11128,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11129,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty q", false,-1);
        tracep->declBit(c+11130,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty re", false,-1);
        tracep->declBit(c+11131,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle q", false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle re", false,-1);
        tracep->declBit(c+11133,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11134,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11135,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11136,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11137,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11138,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata re", false,-1);
        tracep->declBus(c+11139,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11140,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata qe", false,-1);
        tracep->declBit(c+11141,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11142,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11143,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11144,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11145,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11146,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11147,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11148,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11149,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11150,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11151,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11152,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txfull d", false,-1);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txempty d", false,-1);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txidle d", false,-1);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7666,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7671,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7672,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7673,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator u_uart0 u_reg devmode_i", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator u_uart0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator u_uart0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator u_uart0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+11153,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_we", false,-1);
        tracep->declBit(c+11154,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_re", false,-1);
        tracep->declBus(c+7179,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+7180,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11155,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+11156,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_error", false,-1);
        tracep->declBit(c+11157,"Azadi_top_verilator top_verilator u_uart0 u_reg addrmiss", false,-1);
        tracep->declBit(c+11158,"Azadi_top_verilator top_verilator u_uart0 u_reg wr_err", false,-1);
        tracep->declBus(c+11155,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+6444,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_qs", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_wd", false,-1);
        tracep->declBit(c+11159,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_we", false,-1);
        tracep->declBit(c+6445,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+11160,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+6446,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+11161,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+6447,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+11162,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+6448,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_qs", false,-1);
        tracep->declBit(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_wd", false,-1);
        tracep->declBit(c+11163,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_we", false,-1);
        tracep->declBit(c+6449,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_qs", false,-1);
        tracep->declBit(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_wd", false,-1);
        tracep->declBit(c+11164,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_we", false,-1);
        tracep->declBit(c+6450,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_qs", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_wd", false,-1);
        tracep->declBit(c+11165,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_we", false,-1);
        tracep->declBit(c+6451,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_qs", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_wd", false,-1);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_we", false,-1);
        tracep->declBit(c+2690,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_qs", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_wd", false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_we", false,-1);
        tracep->declBit(c+2691,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+2692,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+2693,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+2694,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_qs", false,-1);
        tracep->declBit(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_wd", false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_we", false,-1);
        tracep->declBit(c+2695,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_qs", false,-1);
        tracep->declBit(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_wd", false,-1);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_we", false,-1);
        tracep->declBit(c+1847,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_qs", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_wd", false,-1);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_we", false,-1);
        tracep->declBit(c+2696,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_qs", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_wd", false,-1);
        tracep->declBit(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_we", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_we", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_we", false,-1);
        tracep->declBit(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_we", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_we", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_wd", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_we", false,-1);
        tracep->declBit(c+2697,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_qs", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_wd", false,-1);
        tracep->declBit(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_we", false,-1);
        tracep->declBit(c+1848,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_qs", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_wd", false,-1);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_we", false,-1);
        tracep->declBit(c+1849,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_qs", false,-1);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_wd", false,-1);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_we", false,-1);
        tracep->declBit(c+1850,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_qs", false,-1);
        tracep->declBit(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_wd", false,-1);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_we", false,-1);
        tracep->declBit(c+1851,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_qs", false,-1);
        tracep->declBit(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_wd", false,-1);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_we", false,-1);
        tracep->declBit(c+2698,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_qs", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_wd", false,-1);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_we", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_qs", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_wd", false,-1);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_we", false,-1);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_qs", false,-1, 1,0);
        tracep->declBus(c+7190,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_wd", false,-1, 1,0);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_we", false,-1);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_qs", false,-1, 15,0);
        tracep->declBus(c+7191,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_wd", false,-1, 15,0);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_we", false,-1);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_re", false,-1);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_re", false,-1);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_re", false,-1);
        tracep->declBus(c+7680,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+11175,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_re", false,-1);
        tracep->declBus(c+7192,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_wd", false,-1, 7,0);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_we", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+7193,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+11177,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_qs", false,-1, 1,0);
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_wd", false,-1, 1,0);
        tracep->declBit(c+11178,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_we", false,-1);
        tracep->declBus(c+7681,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+7682,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBit(c+2297,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_qs", false,-1);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_wd", false,-1);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_we", false,-1);
        tracep->declBit(c+2298,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_qs", false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_wd", false,-1);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_we", false,-1);
        tracep->declBus(c+7683,"Azadi_top_verilator top_verilator u_uart0 u_reg val_qs", false,-1, 15,0);
        tracep->declBit(c+11181,"Azadi_top_verilator top_verilator u_uart0 u_reg val_re", false,-1);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_qs", false,-1, 23,0);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_wd", false,-1, 23,0);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+1852,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+7196,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+11182,"Azadi_top_verilator top_verilator u_uart0 u_reg addr_hit", false,-1, 11,0);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+11154,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+11153,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+7179,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+7180,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11155,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+11156,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+741,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+11183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+13606,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+11184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+7415,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+7416,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+744,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+745,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+1853,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+11185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+11186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6832,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+7416,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7197,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+7417,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+7198,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+7199,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+7200,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+11187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+11188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+11189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+7201,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+11159,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark de", false,-1);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+7536,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qe", false,-1);
        tracep->declBus(c+6444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+6444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en", false,-1);
        tracep->declBus(c+13607,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11159,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13607,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+11160,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+7537,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11160,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+11161,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+7538,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+13609,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11161,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13609,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+11162,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+7539,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+13610,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11162,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13610,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+11163,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err de", false,-1);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+7540,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qe", false,-1);
        tracep->declBus(c+6448,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+6448,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+13611,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11163,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6448,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13611,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+11164,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err de", false,-1);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+7541,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qe", false,-1);
        tracep->declBus(c+6449,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+6449,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en", false,-1);
        tracep->declBus(c+13612,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11164,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6449,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13612,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+11165,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout de", false,-1);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+7542,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qe", false,-1);
        tracep->declBus(c+6450,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+6450,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en", false,-1);
        tracep->declBus(c+13613,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11165,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6450,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13613,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err de", false,-1);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+7543,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qe", false,-1);
        tracep->declBus(c+6451,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+6451,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+13614,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6451,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13614,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+7544,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qe", false,-1);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en", false,-1);
        tracep->declBus(c+7432,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7432,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3095,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+7433,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7433,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+7435,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7435,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+3098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qe", false,-1);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+3099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qe", false,-1);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en", false,-1);
        tracep->declBus(c+7418,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7418,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+3100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qe", false,-1);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en", false,-1);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qe", false,-1);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+7437,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7437,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qre", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qre", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qre", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qre", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err re", false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qre", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qs", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx rst_ni", false,-1);
        tracep->declBit(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx d", false,-1, 0,0);
        tracep->declBit(c+3102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qe", false,-1);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx q", false,-1, 0,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qs", false,-1, 0,0);
        tracep->declBit(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en", false,-1);
        tracep->declBus(c+7438,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7438,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx rst_ni", false,-1);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx d", false,-1, 0,0);
        tracep->declBit(c+3103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qe", false,-1);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx q", false,-1, 0,0);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qs", false,-1, 0,0);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en", false,-1);
        tracep->declBus(c+7420,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7420,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf rst_ni", false,-1);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf d", false,-1, 0,0);
        tracep->declBit(c+3104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qe", false,-1);
        tracep->declBus(c+1849,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf q", false,-1, 0,0);
        tracep->declBus(c+1849,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qs", false,-1, 0,0);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en", false,-1);
        tracep->declBus(c+7421,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb we", false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1849,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7421,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1849,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk rst_ni", false,-1);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk d", false,-1, 0,0);
        tracep->declBit(c+3105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qe", false,-1);
        tracep->declBus(c+1850,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk q", false,-1, 0,0);
        tracep->declBus(c+1850,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qs", false,-1, 0,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en", false,-1);
        tracep->declBus(c+7439,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1850,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7439,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1850,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk rst_ni", false,-1);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk d", false,-1, 0,0);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qe", false,-1);
        tracep->declBus(c+1851,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk q", false,-1, 0,0);
        tracep->declBus(c+1851,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qs", false,-1, 0,0);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en", false,-1);
        tracep->declBus(c+7440,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1851,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7440,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1851,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en rst_ni", false,-1);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en d", false,-1, 0,0);
        tracep->declBit(c+3107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qe", false,-1);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en q", false,-1, 0,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qs", false,-1, 0,0);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en", false,-1);
        tracep->declBus(c+7422,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7422,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd rst_ni", false,-1);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd d", false,-1, 0,0);
        tracep->declBit(c+7545,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qe", false,-1);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd q", false,-1, 0,0);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qs", false,-1, 0,0);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en", false,-1);
        tracep->declBus(c+7423,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb we", false,-1);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7423,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl rst_ni", false,-1);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl we", false,-1);
        tracep->declBus(c+7190,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wd", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl de", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl d", false,-1, 1,0);
        tracep->declBit(c+7546,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qe", false,-1);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl q", false,-1, 1,0);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qs", false,-1, 1,0);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en", false,-1);
        tracep->declBus(c+7441,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_data", false,-1, 1,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7190,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7441,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco rst_ni", false,-1);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco we", false,-1);
        tracep->declBus(c+7191,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco d", false,-1, 15,0);
        tracep->declBit(c+7547,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qe", false,-1);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco q", false,-1, 15,0);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qs", false,-1, 15,0);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en", false,-1);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb we", false,-1);
        tracep->declBus(c+7191,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+7674,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+7674,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+7675,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+7675,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+7676,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+7676,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle wd", false,-1, 0,0);
        tracep->declBus(c+7677,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle q", false,-1, 0,0);
        tracep->declBus(c+7677,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle wd", false,-1, 0,0);
        tracep->declBus(c+7678,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle q", false,-1, 0,0);
        tracep->declBus(c+7678,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+7679,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+7679,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+11175,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+7680,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+11175,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+7680,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata rst_ni", false,-1);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata we", false,-1);
        tracep->declBus(c+7192,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata d", false,-1, 7,0);
        tracep->declBit(c+6452,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qe", false,-1);
        tracep->declBus(c+1235,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata q", false,-1, 7,0);
        tracep->declBus(c+1235,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qs", false,-1, 7,0);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_data", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+7192,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+1235,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+1235,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+6453,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+6454,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+7424,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7424,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+11177,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+7193,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+6455,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+13615,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11177,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7193,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13615,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl rst_ni", false,-1);
        tracep->declBit(c+11178,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl we", false,-1);
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wd", false,-1, 1,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl de", false,-1);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl d", false,-1, 1,0);
        tracep->declBit(c+6456,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qe", false,-1);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl q", false,-1, 1,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qs", false,-1, 1,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en", false,-1);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11178,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+7681,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+7681,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+7682,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+7682,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen rst_ni", false,-1);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen d", false,-1, 0,0);
        tracep->declBit(c+7548,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qe", false,-1);
        tracep->declBus(c+2297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen q", false,-1, 0,0);
        tracep->declBus(c+2297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qs", false,-1, 0,0);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en", false,-1);
        tracep->declBus(c+7425,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb we", false,-1);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7425,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval rst_ni", false,-1);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval d", false,-1, 0,0);
        tracep->declBit(c+7549,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qe", false,-1);
        tracep->declBus(c+2298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval q", false,-1, 0,0);
        tracep->declBus(c+2298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qs", false,-1, 0,0);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb we", false,-1);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val DW", false,-1, 31,0);
        tracep->declBit(c+11181,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val we", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val wd", false,-1, 15,0);
        tracep->declBus(c+7683,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val d", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qe", false,-1);
        tracep->declBit(c+11181,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qre", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val q", false,-1, 15,0);
        tracep->declBus(c+7683,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qs", false,-1, 15,0);
        tracep->declBus(c+14271,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 23,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wd", false,-1, 23,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val d", false,-1, 23,0);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val q", false,-1, 23,0);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qs", false,-1, 23,0);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_data", false,-1, 23,0);
        tracep->declBus(c+14271,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 23,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 23,0);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 23,0);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 23,0);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 23,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core rst_ni", false,-1);
        tracep->declBit(c+11084,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11085,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11086,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11087,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11088,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11089,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11090,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11091,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11092,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11093,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11094,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11095,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11096,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11097,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11099,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11100,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11102,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11103,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11104,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11105,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11106,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11107,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11108,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11109,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11110,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11111,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11112,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11113,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11114,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11115,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11116,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11117,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11118,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11119,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11121,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11122,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11123,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11124,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11125,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull q", false,-1);
        tracep->declBit(c+11126,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull re", false,-1);
        tracep->declBit(c+11127,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11128,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11129,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty q", false,-1);
        tracep->declBit(c+11130,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty re", false,-1);
        tracep->declBit(c+11131,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle q", false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle re", false,-1);
        tracep->declBit(c+11133,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11134,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11135,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11136,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11137,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11138,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata re", false,-1);
        tracep->declBus(c+11139,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11140,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata qe", false,-1);
        tracep->declBit(c+11141,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11142,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11143,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11144,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11145,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11146,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11147,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11148,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11149,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11150,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11151,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11152,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txfull d", false,-1);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txempty d", false,-1);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txidle d", false,-1);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7666,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7671,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7672,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7673,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+13244,"Azadi_top_verilator top_verilator u_uart0 uart_core rx", false,-1);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator u_uart0 uart_core tx", false,-1);
        tracep->declBit(c+1594,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_watermark_o", false,-1);
        tracep->declBit(c+1595,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+1596,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+1597,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+1598,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+1599,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_break_err_o", false,-1);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_timeout_o", false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_parity_err_o", false,-1);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator u_uart0 uart_core NcoWidth", false,-1, 31,0);
        tracep->declBus(c+987,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_val_q", false,-1, 15,0);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rdata", false,-1, 7,0);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_uart0 uart_core tick_baud_x16", false,-1);
        tracep->declBit(c+7603,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_tick_baud", false,-1);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+7605,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+988,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_prev_q", false,-1, 5,0);
        tracep->declBus(c+13618,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_d", false,-1, 23,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_q", false,-1, 23,0);
        tracep->declBus(c+11190,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_val", false,-1, 23,0);
        tracep->declBit(c+13619,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_changed", false,-1);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_en", false,-1);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_enable", false,-1);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_enable", false,-1);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator u_uart0 uart_core sys_loopback", false,-1);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator u_uart0 uart_core line_loopback", false,-1);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator u_uart0 uart_core rxnf_enable", false,-1);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxrst", false,-1);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txrst", false,-1);
        tracep->declBus(c+11145,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+11147,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txilvl", false,-1, 1,0);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_en", false,-1);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_val", false,-1);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rready", false,-1);
        tracep->declBit(c+7607,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+7608,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_wready", false,-1);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle", false,-1);
        tracep->declBit(c+7609,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out", false,-1);
        tracep->declBit(c+990,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out_q", false,-1);
        tracep->declBus(c+11202,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_valid", false,-1);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+7610,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+1194,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wready", false,-1);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_uart_idle", false,-1);
        tracep->declBit(c+7611,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync", false,-1);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in", false,-1);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator u_uart0 uart_core break_err", false,-1);
        tracep->declBus(c+11206,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_d", false,-1, 4,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_q", false,-1, 4,0);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_err", false,-1);
        tracep->declBit(c+13620,"Azadi_top_verilator top_verilator u_uart0 uart_core not_allzero_char", false,-1);
        tracep->declBit(c+13621,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_watermark", false,-1);
        tracep->declBit(c+13622,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_watermark", false,-1);
        tracep->declBit(c+13623,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_empty", false,-1);
        tracep->declBit(c+13624,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_overflow", false,-1);
        tracep->declBit(c+7612,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_frame_err", false,-1);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_break_err", false,-1);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_timeout", false,-1);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_parity_err", false,-1);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_d", false,-1);
        tracep->declBit(c+7553,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_prev_q", false,-1);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_d", false,-1);
        tracep->declBit(c+7554,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_prev_q", false,-1);
        tracep->declBit(c+993,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle_q", false,-1);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator u_uart0 uart_core break_st_q", false,-1);
        tracep->declBus(c+7555,"Azadi_top_verilator top_verilator u_uart0 uart_core nco_sum_q", false,-1, 16,0);
        tracep->declBit(c+7613,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q1", false,-1);
        tracep->declBit(c+7556,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q2", false,-1);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_mx", false,-1);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_maj", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rst_ni", false,-1);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clr_i", false,-1);
        tracep->declBit(c+11140,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wvalid_i", false,-1);
        tracep->declBit(c+7608,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wready_o", false,-1);
        tracep->declBus(c+11139,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+7607,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rvalid_o", false,-1);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rready_i", false,-1);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7557,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+1161,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13627,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7614,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7615,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7614,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7558,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1162,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7559,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+1163,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+1035,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+1036,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+1040,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+1041,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+1042,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+1043,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+1048,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+1049,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+1050,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+1051,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+1052,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+1053,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+1054,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+1055,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+1056,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+1057,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+1058,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+1059,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+1060,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+1061,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+1062,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+1063,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+1064,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx rst_ni", false,-1);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_enable", false,-1);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_x16", false,-1);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx parity_enable", false,-1);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr", false,-1);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_parity", false,-1);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_data", false,-1, 7,0);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx idle", false,-1);
        tracep->declBit(c+7609,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx", false,-1);
        tracep->declBus(c+7560,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx baud_div_q", false,-1, 3,0);
        tracep->declBit(c+7561,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_q", false,-1);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+12043,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+7562,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_q", false,-1, 10,0);
        tracep->declBus(c+12044,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_d", false,-1, 10,0);
        tracep->declBit(c+7609,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_q", false,-1);
        tracep->declBit(c+12045,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_d", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx Width", false,-1, 31,0);
        tracep->declBus(c+14259,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx ResetValue", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx rst_ni", false,-1);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx d_i", false,-1, 0,0);
        tracep->declBus(c+7611,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx q_o", false,-1, 0,0);
        tracep->declBus(c+7616,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx intq", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+14259,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 ResetValue", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 d_i", false,-1, 0,0);
        tracep->declBus(c+7616,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 q_o", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+14259,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 ResetValue", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+7616,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 d_i", false,-1, 0,0);
        tracep->declBus(c+7611,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 q_o", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rst_ni", false,-1);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_enable", false,-1);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_x16", false,-1);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_enable", false,-1);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_odd", false,-1);
        tracep->declBit(c+7603,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud", false,-1);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid", false,-1);
        tracep->declBus(c+11202,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_data", false,-1, 7,0);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle", false,-1);
        tracep->declBit(c+7612,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx frame_err", false,-1);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_parity_err", false,-1);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx", false,-1);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid_q", false,-1);
        tracep->declBus(c+6459,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_q", false,-1, 10,0);
        tracep->declBus(c+12046,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_d", false,-1, 10,0);
        tracep->declBus(c+7617,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+7563,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_q", false,-1, 3,0);
        tracep->declBus(c+12048,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_d", false,-1, 3,0);
        tracep->declBit(c+12049,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_d", false,-1);
        tracep->declBit(c+7603,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_q", false,-1);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_d", false,-1);
        tracep->declBit(c+991,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_q", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rst_ni", false,-1);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clr_i", false,-1);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+1194,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wready_o", false,-1);
        tracep->declBus(c+11202,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+7610,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+11138,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rready_i", false,-1);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+7605,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1164,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+1165,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7618,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+1195,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7618,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1166,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1167,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1168,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+1169,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+1065,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+1066,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+1067,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+1072,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+1073,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+1078,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark rst_ni", false,-1);
        tracep->declBus(c+13621,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11216,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11100,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11217,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11219,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1594,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+11220,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+13622,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11221,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11102,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11103,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11222,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11224,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1595,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+11225,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+13623,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11226,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11104,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11105,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11227,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11229,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1596,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+11230,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+13624,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11231,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11106,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11107,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11232,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11234,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1597,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+11235,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err rst_ni", false,-1);
        tracep->declBus(c+7612,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11236,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11108,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11109,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11237,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11239,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1598,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err rst_ni", false,-1);
        tracep->declBus(c+11207,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11241,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11110,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11111,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11242,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11244,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1599,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11245,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout rst_ni", false,-1);
        tracep->declBus(c+11208,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11246,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11112,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11113,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11249,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1600,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+11250,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err rst_ni", false,-1);
        tracep->declBus(c+11209,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11251,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11114,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11115,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11252,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11254,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6426,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11255,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err new_event", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 rst_ni", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator i2c0 tl_i a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator i2c0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator i2c0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator i2c0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator i2c0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator i2c0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator i2c0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator i2c0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator i2c0 tl_i d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator i2c0 tl_o d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator i2c0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator i2c0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator i2c0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator i2c0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator i2c0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator i2c0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator i2c0 tl_o d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator i2c0 tl_o a_ready", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator i2c0 cio_scl_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 cio_scl_o", false,-1);
        tracep->declBit(c+13248,"Azadi_top_verilator top_verilator i2c0 cio_scl_en_o", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator i2c0 cio_sda_i", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 cio_sda_o", false,-1);
        tracep->declBit(c+10633,"Azadi_top_verilator top_verilator i2c0 cio_sda_en_o", false,-1);
        tracep->declBit(c+6427,"Azadi_top_verilator top_verilator i2c0 intr_fmt_watermark_o", false,-1);
        tracep->declBit(c+6428,"Azadi_top_verilator top_verilator i2c0 intr_rx_watermark_o", false,-1);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator i2c0 intr_fmt_overflow_o", false,-1);
        tracep->declBit(c+1601,"Azadi_top_verilator top_verilator i2c0 intr_rx_overflow_o", false,-1);
        tracep->declBit(c+1602,"Azadi_top_verilator top_verilator i2c0 intr_nak_o", false,-1);
        tracep->declBit(c+1603,"Azadi_top_verilator top_verilator i2c0 intr_scl_interference_o", false,-1);
        tracep->declBit(c+1604,"Azadi_top_verilator top_verilator i2c0 intr_sda_interference_o", false,-1);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator i2c0 intr_stretch_timeout_o", false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator i2c0 intr_sda_unstable_o", false,-1);
        tracep->declBit(c+1607,"Azadi_top_verilator top_verilator i2c0 intr_trans_complete_o", false,-1);
        tracep->declBit(c+1608,"Azadi_top_verilator top_verilator i2c0 intr_tx_empty_o", false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator i2c0 intr_tx_nonempty_o", false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator i2c0 intr_tx_overflow_o", false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator i2c0 intr_acq_overflow_o", false,-1);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator i2c0 intr_ack_stop_o", false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator i2c0 intr_host_timeout_o", false,-1);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+10636,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+10637,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+10638,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+10639,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+10640,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+10641,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+10644,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+10646,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+10647,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+10648,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+10649,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+10650,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+10651,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+10652,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+10653,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+10654,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+10655,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+10656,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+10657,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+10658,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+10659,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+10662,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+10663,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+10664,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+10665,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+10666,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+10667,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+10668,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+10670,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+10671,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+10672,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+10673,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+10674,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+10675,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+10679,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+10680,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+10681,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+10682,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+10683,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+10684,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+10688,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+10689,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+10690,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+10691,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+10692,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+10693,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+10698,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+10699,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+10701,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata re", false,-1);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start q", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start qe", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop q", false,-1);
        tracep->declBit(c+10707,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read q", false,-1);
        tracep->declBit(c+10709,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read qe", false,-1);
        tracep->declBit(c+10710,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+10711,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+10717,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+10726,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+10727,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+10732,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+10741,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+10746,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata qe", false,-1);
        tracep->declBit(c+10751,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+10752,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+10753,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+10754,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator i2c0 reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+7785,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+7786,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+7787,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7788,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7789,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+7791,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+7795,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+7796,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+7797,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+7799,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+7803,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+7804,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+7805,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7806,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7807,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+7809,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+7813,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+7815,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+7816,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+7817,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+7818,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7819,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator i2c0 hw2reg status hostidle d", false,-1);
        tracep->declBit(c+7821,"Azadi_top_verilator top_verilator i2c0 hw2reg status targetidle d", false,-1);
        tracep->declBit(c+7822,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxempty d", false,-1);
        tracep->declBit(c+7823,"Azadi_top_verilator top_verilator i2c0 hw2reg status txfull d", false,-1);
        tracep->declBit(c+7824,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqfull d", false,-1);
        tracep->declBit(c+7825,"Azadi_top_verilator top_verilator i2c0 hw2reg status txempty d", false,-1);
        tracep->declBit(c+7826,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqempty d", false,-1);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator i2c0 hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator i2c0 hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+7833,"Azadi_top_verilator top_verilator i2c0 hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator i2c0 scl_int", false,-1);
        tracep->declBit(c+10756,"Azadi_top_verilator top_verilator i2c0 sda_int", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg rst_ni", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+10636,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+10637,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+10638,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+10639,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+10640,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+10641,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+10644,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+10646,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+10647,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+10648,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+10649,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+10650,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+10651,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+10652,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+10653,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+10654,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+10655,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+10656,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+10657,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+10658,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+10659,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+10662,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+10663,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+10664,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+10665,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+10666,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+10667,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+10668,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+10670,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+10671,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+10672,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+10673,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+10674,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+10675,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+10679,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+10680,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+10681,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+10682,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+10683,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+10684,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+10688,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+10689,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+10690,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+10691,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+10692,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+10693,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+10698,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+10699,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+10701,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata re", false,-1);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start q", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start qe", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop q", false,-1);
        tracep->declBit(c+10707,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read q", false,-1);
        tracep->declBit(c+10709,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read qe", false,-1);
        tracep->declBit(c+10710,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+10711,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+10717,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+10726,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+10727,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+10732,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+10741,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+10746,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata qe", false,-1);
        tracep->declBit(c+10751,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+10752,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+10753,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+10754,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+7785,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+7786,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+7787,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7788,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7789,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+7791,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+7795,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+7796,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+7797,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+7799,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+7803,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+7804,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+7805,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7806,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7807,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+7809,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+7813,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+7815,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+7816,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+7817,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+7818,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7819,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status hostidle d", false,-1);
        tracep->declBit(c+7821,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status targetidle d", false,-1);
        tracep->declBit(c+7822,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxempty d", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub4(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+7823,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txfull d", false,-1);
        tracep->declBit(c+7824,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqfull d", false,-1);
        tracep->declBit(c+7825,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txempty d", false,-1);
        tracep->declBit(c+7826,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqempty d", false,-1);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+7833,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator i2c0 u_reg devmode_i", false,-1);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator i2c0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator i2c0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+10757,"Azadi_top_verilator top_verilator i2c0 u_reg reg_we", false,-1);
        tracep->declBit(c+10758,"Azadi_top_verilator top_verilator i2c0 u_reg reg_re", false,-1);
        tracep->declBus(c+7202,"Azadi_top_verilator top_verilator i2c0 u_reg reg_addr", false,-1, 6,0);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator i2c0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+7204,"Azadi_top_verilator top_verilator i2c0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10759,"Azadi_top_verilator top_verilator i2c0 u_reg reg_error", false,-1);
        tracep->declBit(c+10760,"Azadi_top_verilator top_verilator i2c0 u_reg addrmiss", false,-1);
        tracep->declBit(c+10761,"Azadi_top_verilator top_verilator i2c0 u_reg wr_err", false,-1);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_qs", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_wd", false,-1);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_we", false,-1);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+10763,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_qs", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_wd", false,-1);
        tracep->declBit(c+10764,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_we", false,-1);
        tracep->declBit(c+998,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+10765,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_qs", false,-1);
        tracep->declBit(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_wd", false,-1);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_we", false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_qs", false,-1);
        tracep->declBit(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_wd", false,-1);
        tracep->declBit(c+10767,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_we", false,-1);
        tracep->declBit(c+1001,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_qs", false,-1);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_wd", false,-1);
        tracep->declBit(c+10768,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_we", false,-1);
        tracep->declBit(c+1002,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_qs", false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_wd", false,-1);
        tracep->declBit(c+10769,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_we", false,-1);
        tracep->declBit(c+1003,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_qs", false,-1);
        tracep->declBit(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_wd", false,-1);
        tracep->declBit(c+10770,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_we", false,-1);
        tracep->declBit(c+1004,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_qs", false,-1);
        tracep->declBit(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_wd", false,-1);
        tracep->declBit(c+10771,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_we", false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+10772,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+1006,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_qs", false,-1);
        tracep->declBit(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_wd", false,-1);
        tracep->declBit(c+10773,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_we", false,-1);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_qs", false,-1);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_wd", false,-1);
        tracep->declBit(c+10774,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_we", false,-1);
        tracep->declBit(c+1008,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_qs", false,-1);
        tracep->declBit(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_wd", false,-1);
        tracep->declBit(c+10775,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_we", false,-1);
        tracep->declBit(c+1009,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_qs", false,-1);
        tracep->declBit(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_wd", false,-1);
        tracep->declBit(c+10776,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_we", false,-1);
        tracep->declBit(c+1010,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_qs", false,-1);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_wd", false,-1);
        tracep->declBit(c+10777,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_we", false,-1);
        tracep->declBit(c+1236,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_qs", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_wd", false,-1);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_we", false,-1);
        tracep->declBit(c+1856,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+1857,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_qs", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_wd", false,-1);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_we", false,-1);
        tracep->declBit(c+1858,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+10781,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+1859,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_qs", false,-1);
        tracep->declBit(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_wd", false,-1);
        tracep->declBit(c+10782,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_we", false,-1);
        tracep->declBit(c+1860,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_qs", false,-1);
        tracep->declBit(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_wd", false,-1);
        tracep->declBit(c+10783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_we", false,-1);
        tracep->declBit(c+1861,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_qs", false,-1);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_wd", false,-1);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_we", false,-1);
        tracep->declBit(c+2299,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_qs", false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_wd", false,-1);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_we", false,-1);
        tracep->declBit(c+2300,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_qs", false,-1);
        tracep->declBit(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_wd", false,-1);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_we", false,-1);
        tracep->declBit(c+1862,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_qs", false,-1);
        tracep->declBit(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_wd", false,-1);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_we", false,-1);
        tracep->declBit(c+1863,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_qs", false,-1);
        tracep->declBit(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_wd", false,-1);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_we", false,-1);
        tracep->declBit(c+2302,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_qs", false,-1);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_wd", false,-1);
        tracep->declBit(c+10790,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_we", false,-1);
        tracep->declBit(c+1237,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_qs", false,-1);
        tracep->declBit(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_wd", false,-1);
        tracep->declBit(c+10791,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_we", false,-1);
        tracep->declBit(c+1238,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_qs", false,-1);
        tracep->declBit(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_wd", false,-1);
        tracep->declBit(c+10792,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_we", false,-1);
        tracep->declBit(c+1239,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_qs", false,-1);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_wd", false,-1);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_we", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_we", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_we", false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_we", false,-1);
        tracep->declBit(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_we", false,-1);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_we", false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_we", false,-1);
        tracep->declBit(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_we", false,-1);
        tracep->declBit(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_we", false,-1);
        tracep->declBit(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_we", false,-1);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_we", false,-1);
        tracep->declBit(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_we", false,-1);
        tracep->declBit(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_we", false,-1);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_wd", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_we", false,-1);
        tracep->declBit(c+1240,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_qs", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_wd", false,-1);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_we", false,-1);
        tracep->declBit(c+2702,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_qs", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_wd", false,-1);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_we", false,-1);
        tracep->declBit(c+7836,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_re", false,-1);
        tracep->declBit(c+7837,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+7838,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_re", false,-1);
        tracep->declBit(c+7839,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_re", false,-1);
        tracep->declBit(c+7840,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_re", false,-1);
        tracep->declBit(c+7841,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_re", false,-1);
        tracep->declBit(c+7842,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+7843,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_re", false,-1);
        tracep->declBit(c+7844,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+7845,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_qs", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_re", false,-1);
        tracep->declBus(c+7846,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+10798,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_re", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_wd", false,-1, 7,0);
        tracep->declBit(c+10799,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_we", false,-1);
        tracep->declBit(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_wd", false,-1);
        tracep->declBit(c+10800,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_we", false,-1);
        tracep->declBit(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_wd", false,-1);
        tracep->declBit(c+10801,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_we", false,-1);
        tracep->declBit(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_wd", false,-1);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_we", false,-1);
        tracep->declBit(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_wd", false,-1);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_we", false,-1);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_wd", false,-1);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_we", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_wd", false,-1);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_we", false,-1);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_qs", false,-1, 1,0);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_wd", false,-1, 1,0);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_we", false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_wd", false,-1);
        tracep->declBit(c+10809,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_we", false,-1);
        tracep->declBit(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+10810,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+7847,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_qs", false,-1, 5,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_re", false,-1);
        tracep->declBus(c+7848,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+7849,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_qs", false,-1, 5,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_re", false,-1);
        tracep->declBit(c+2303,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_qs", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_wd", false,-1);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_we", false,-1);
        tracep->declBit(c+1243,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_qs", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_wd", false,-1);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_we", false,-1);
        tracep->declBit(c+1244,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_qs", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_wd", false,-1);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_we", false,-1);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_qs", false,-1, 15,0);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_re", false,-1);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_qs", false,-1, 15,0);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_re", false,-1);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_qs", false,-1, 15,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_wd", false,-1, 15,0);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_we", false,-1);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_qs", false,-1, 15,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_wd", false,-1, 15,0);
        tracep->declBit(c+10817,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_we", false,-1);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_qs", false,-1, 15,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_wd", false,-1, 15,0);
        tracep->declBit(c+10818,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_we", false,-1);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_qs", false,-1, 15,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_wd", false,-1, 15,0);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_we", false,-1);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_qs", false,-1, 15,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_wd", false,-1, 15,0);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_we", false,-1);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_qs", false,-1, 15,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_wd", false,-1, 15,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_we", false,-1);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_qs", false,-1, 15,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_wd", false,-1, 15,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_we", false,-1);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_qs", false,-1, 15,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_wd", false,-1, 15,0);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_we", false,-1);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_qs", false,-1, 15,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_wd", false,-1, 15,0);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_we", false,-1);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_qs", false,-1, 15,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_wd", false,-1, 15,0);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_we", false,-1);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_qs", false,-1, 30,0);
        tracep->declBus(c+7226,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_wd", false,-1, 30,0);
        tracep->declBit(c+10826,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+2304,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+7227,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_qs", false,-1, 6,0);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_wd", false,-1, 6,0);
        tracep->declBit(c+10828,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_we", false,-1);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_qs", false,-1, 6,0);
        tracep->declBus(c+7229,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_wd", false,-1, 6,0);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_we", false,-1);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_qs", false,-1, 6,0);
        tracep->declBus(c+7230,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_wd", false,-1, 6,0);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_we", false,-1);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_qs", false,-1, 6,0);
        tracep->declBus(c+7231,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_wd", false,-1, 6,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_we", false,-1);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_qs", false,-1, 7,0);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_re", false,-1);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_qs", false,-1, 1,0);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_re", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_wd", false,-1, 7,0);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_we", false,-1);
        tracep->declBit(c+1260,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_qs", false,-1);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_wd", false,-1);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_we", false,-1);
        tracep->declBit(c+1261,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_qs", false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_wd", false,-1);
        tracep->declBit(c+10835,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_we", false,-1);
        tracep->declBit(c+1262,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_qs", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_wd", false,-1);
        tracep->declBit(c+10836,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_we", false,-1);
        tracep->declBit(c+1263,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_qs", false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_wd", false,-1);
        tracep->declBit(c+10837,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_we", false,-1);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_qs", false,-1, 31,0);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_wd", false,-1, 31,0);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_we", false,-1);
        tracep->declBus(c+10839,"Azadi_top_verilator top_verilator i2c0 u_reg addr_hit", false,-1, 21,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+1589,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+10758,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+10757,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+7202,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_o", false,-1, 6,0);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+7204,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+10759,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+10840,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+13631,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+1864,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+10841,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+7354,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+7355,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+1865,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+1866,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+1867,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+10842,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+10843,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+6833,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6835,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+6841,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+7355,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7232,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+7356,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+7233,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+7234,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+7235,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+10844,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+10845,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+10846,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+7236,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark de", false,-1);
        tracep->declBus(c+7785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+7564,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qe", false,-1);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7855,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+1017,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7855,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1017,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+10763,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+7787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+7565,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10763,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+10764,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow de", false,-1);
        tracep->declBus(c+7789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qe", false,-1);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+1019,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10764,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1019,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+10765,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+7791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10765,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak rst_ni", false,-1);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak we", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wd", false,-1, 0,0);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak de", false,-1);
        tracep->declBus(c+7793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak d", false,-1, 0,0);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qe", false,-1);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak q", false,-1, 0,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qs", false,-1, 0,0);
        tracep->declBit(c+7859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en", false,-1);
        tracep->declBus(c+1021,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+7793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1021,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference rst_ni", false,-1);
        tracep->declBit(c+10767,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference we", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+7796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference de", false,-1);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+3111,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qe", false,-1);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+7860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10767,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference rst_ni", false,-1);
        tracep->declBit(c+10768,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference we", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference de", false,-1);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+3112,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qe", false,-1);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+7861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en", false,-1);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10768,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+10769,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout de", false,-1);
        tracep->declBus(c+7799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+3113,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qe", false,-1);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+7862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10769,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+7799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+10770,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable de", false,-1);
        tracep->declBus(c+7801,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+3114,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qe", false,-1);
        tracep->declBus(c+1003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+1003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+7863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en", false,-1);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10770,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+7801,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete rst_ni", false,-1);
        tracep->declBit(c+10771,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+7804,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete de", false,-1);
        tracep->declBus(c+7803,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qe", false,-1);
        tracep->declBus(c+1004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+1004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+7864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en", false,-1);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10771,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7804,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+7803,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+10772,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+7806,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+7805,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3116,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+1005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+1005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+7865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10772,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7806,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+7805,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+10773,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty de", false,-1);
        tracep->declBus(c+7807,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qe", false,-1);
        tracep->declBus(c+1006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+1006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+7866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10773,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+7807,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+10774,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow de", false,-1);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qe", false,-1);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en", false,-1);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10774,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+10775,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow we", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow de", false,-1);
        tracep->declBus(c+7811,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qe", false,-1);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en", false,-1);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10775,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7811,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop rst_ni", false,-1);
        tracep->declBit(c+10776,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop we", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop de", false,-1);
        tracep->declBus(c+7813,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+3120,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qe", false,-1);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+7869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en", false,-1);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10776,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+7813,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout rst_ni", false,-1);
        tracep->declBit(c+10777,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout we", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+7816,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout de", false,-1);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+7566,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qe", false,-1);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+7870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en", false,-1);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14148,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10777,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7816,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+7567,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qe", false,-1);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+7357,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7357,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+7568,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+7358,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7358,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+7569,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qe", false,-1);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+7359,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7359,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+10781,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10781,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+7360,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10781,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10781,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7360,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak rst_ni", false,-1);
        tracep->declBit(c+10782,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak we", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak d", false,-1, 0,0);
        tracep->declBit(c+3121,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qe", false,-1);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak q", false,-1, 0,0);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qs", false,-1, 0,0);
        tracep->declBit(c+10782,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en", false,-1);
        tracep->declBus(c+7361,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10782,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10782,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7361,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference rst_ni", false,-1);
        tracep->declBit(c+10783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference we", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+3122,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qe", false,-1);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+10783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en", false,-1);
        tracep->declBus(c+7362,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7362,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference rst_ni", false,-1);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference we", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qe", false,-1);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en", false,-1);
        tracep->declBus(c+7363,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7363,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+3124,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qe", false,-1);
        tracep->declBus(c+2299,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+2299,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+7364,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2299,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7364,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2299,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+3125,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qe", false,-1);
        tracep->declBus(c+2300,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+2300,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en", false,-1);
        tracep->declBus(c+7365,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2300,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7365,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2300,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete rst_ni", false,-1);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qe", false,-1);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en", false,-1);
        tracep->declBus(c+7366,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7366,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+7367,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7367,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+3128,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qe", false,-1);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+7368,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7368,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+10790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3129,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qe", false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en", false,-1);
        tracep->declBus(c+7369,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7369,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+10791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow we", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+3130,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qe", false,-1);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en", false,-1);
        tracep->declBus(c+7370,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7370,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop rst_ni", false,-1);
        tracep->declBit(c+10792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop we", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+3131,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qe", false,-1);
        tracep->declBus(c+1238,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+1238,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+10792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en", false,-1);
        tracep->declBus(c+7371,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1238,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7371,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1238,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout rst_ni", false,-1);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout we", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+3132,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qe", false,-1);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en", false,-1);
        tracep->declBus(c+7372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qre", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qre", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak we", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qre", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference we", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qre", false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference we", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qre", false,-1);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qre", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qre", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qre", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qre", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qre", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow we", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qre", false,-1);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop we", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qre", false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout DW", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout re", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout we", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout wd", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qe", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qre", false,-1);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qs", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost rst_ni", false,-1);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost d", false,-1, 0,0);
        tracep->declBit(c+3133,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qe", false,-1);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost q", false,-1, 0,0);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qs", false,-1, 0,0);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en", false,-1);
        tracep->declBus(c+7373,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7373,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget rst_ni", false,-1);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget d", false,-1, 0,0);
        tracep->declBit(c+7571,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qe", false,-1);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget q", false,-1, 0,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qs", false,-1, 0,0);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en", false,-1);
        tracep->declBus(c+7374,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7374,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull wd", false,-1, 0,0);
        tracep->declBus(c+7836,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull q", false,-1, 0,0);
        tracep->declBus(c+7836,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+7837,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+7837,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty wd", false,-1, 0,0);
        tracep->declBus(c+7838,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty q", false,-1, 0,0);
        tracep->declBus(c+7838,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle wd", false,-1, 0,0);
        tracep->declBus(c+7839,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle q", false,-1, 0,0);
        tracep->declBus(c+7839,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle wd", false,-1, 0,0);
        tracep->declBus(c+7840,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle q", false,-1, 0,0);
        tracep->declBus(c+7840,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+7841,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+7841,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+7842,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+7842,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull wd", false,-1, 0,0);
        tracep->declBus(c+7843,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull q", false,-1, 0,0);
        tracep->declBus(c+7843,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+7844,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+7844,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty DW", false,-1, 31,0);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty we", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty wd", false,-1, 0,0);
        tracep->declBus(c+7845,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty d", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qe", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qre", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty q", false,-1, 0,0);
        tracep->declBus(c+7845,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qs", false,-1, 0,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+10798,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+7846,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+10798,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+7846,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte RESVAL", false,-1, 7,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte rst_ni", false,-1);
        tracep->declBit(c+10799,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte we", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte d", false,-1, 7,0);
        tracep->declBit(c+6460,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qe", false,-1);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte q", false,-1, 7,0);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qs", false,-1, 7,0);
        tracep->declBit(c+10799,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en", false,-1);
        tracep->declBus(c+7375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_data", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10799,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb we", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+10799,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start rst_ni", false,-1);
        tracep->declBit(c+10800,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start d", false,-1, 0,0);
        tracep->declBit(c+2305,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qe", false,-1);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start q", false,-1, 0,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qs", false,-1, 0,0);
        tracep->declBit(c+10800,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en", false,-1);
        tracep->declBus(c+7376,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10800,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10800,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7376,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop rst_ni", false,-1);
        tracep->declBit(c+10801,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop d", false,-1, 0,0);
        tracep->declBit(c+2307,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qe", false,-1);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop q", false,-1, 0,0);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qs", false,-1, 0,0);
        tracep->declBit(c+10801,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en", false,-1);
        tracep->declBus(c+7377,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10801,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10801,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7377,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read rst_ni", false,-1);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read d", false,-1, 0,0);
        tracep->declBit(c+2309,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qe", false,-1);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read q", false,-1, 0,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qs", false,-1, 0,0);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en", false,-1);
        tracep->declBus(c+7378,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb we", false,-1);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7378,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont rst_ni", false,-1);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont d", false,-1, 0,0);
        tracep->declBit(c+2311,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qe", false,-1);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont q", false,-1, 0,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qs", false,-1, 0,0);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en", false,-1);
        tracep->declBus(c+7379,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb we", false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7379,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok rst_ni", false,-1);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok d", false,-1, 0,0);
        tracep->declBit(c+2313,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qe", false,-1);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok q", false,-1, 0,0);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qs", false,-1, 0,0);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en", false,-1);
        tracep->declBus(c+7380,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb we", false,-1);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7380,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+2315,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+2316,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+2316,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+7381,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2316,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7381,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2316,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst rst_ni", false,-1);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst d", false,-1, 0,0);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qe", false,-1);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst q", false,-1, 0,0);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qs", false,-1, 0,0);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en", false,-1);
        tracep->declBus(c+7382,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7382,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+2319,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+7383,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7383,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl rst_ni", false,-1);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl we", false,-1);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wd", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl de", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl d", false,-1, 1,0);
        tracep->declBit(c+2320,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qe", false,-1);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl q", false,-1, 1,0);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qs", false,-1, 1,0);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en", false,-1);
        tracep->declBus(c+7384,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7384,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst rst_ni", false,-1);
        tracep->declBit(c+10809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst d", false,-1, 0,0);
        tracep->declBit(c+2321,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qe", false,-1);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst q", false,-1, 0,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qs", false,-1, 0,0);
        tracep->declBit(c+10809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en", false,-1);
        tracep->declBus(c+7385,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7385,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+10810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+10810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+7386,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7386,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl DW", false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl wd", false,-1, 5,0);
        tracep->declBus(c+7847,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qe", false,-1);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl q", false,-1, 5,0);
        tracep->declBus(c+7847,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qs", false,-1, 5,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+7848,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+7848,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+7849,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+7849,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl DW", false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl we", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl wd", false,-1, 5,0);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl d", false,-1, 5,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qe", false,-1);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qre", false,-1);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl q", false,-1, 5,0);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qs", false,-1, 5,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden rst_ni", false,-1);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden d", false,-1, 0,0);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qe", false,-1);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden q", false,-1, 0,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qs", false,-1, 0,0);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en", false,-1);
        tracep->declBus(c+7387,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7387,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval rst_ni", false,-1);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval d", false,-1, 0,0);
        tracep->declBit(c+7573,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qe", false,-1);
        tracep->declBus(c+1243,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval q", false,-1, 0,0);
        tracep->declBus(c+1243,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qs", false,-1, 0,0);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en", false,-1);
        tracep->declBus(c+7388,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1243,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7388,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1243,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval rst_ni", false,-1);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval d", false,-1, 0,0);
        tracep->declBit(c+7574,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qe", false,-1);
        tracep->declBus(c+1244,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval q", false,-1, 0,0);
        tracep->declBus(c+1244,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qs", false,-1, 0,0);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en", false,-1);
        tracep->declBus(c+7389,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1244,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7389,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1244,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx DW", false,-1, 31,0);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx we", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx wd", false,-1, 15,0);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx d", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qe", false,-1);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qre", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx q", false,-1, 15,0);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qs", false,-1, 15,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx DW", false,-1, 31,0);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx we", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx wd", false,-1, 15,0);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx d", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qe", false,-1);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qre", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx q", false,-1, 15,0);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qs", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh rst_ni", false,-1);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh d", false,-1, 15,0);
        tracep->declBit(c+7575,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qe", false,-1);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh q", false,-1, 15,0);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qs", false,-1, 15,0);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en", false,-1);
        tracep->declBus(c+7390,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7390,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow rst_ni", false,-1);
        tracep->declBit(c+10817,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow d", false,-1, 15,0);
        tracep->declBit(c+7576,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qe", false,-1);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow q", false,-1, 15,0);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qs", false,-1, 15,0);
        tracep->declBit(c+10817,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en", false,-1);
        tracep->declBus(c+7391,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10817,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10817,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7391,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r rst_ni", false,-1);
        tracep->declBit(c+10818,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r d", false,-1, 15,0);
        tracep->declBit(c+7577,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qe", false,-1);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r q", false,-1, 15,0);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qs", false,-1, 15,0);
        tracep->declBit(c+10818,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en", false,-1);
        tracep->declBus(c+7392,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10818,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10818,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7392,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f rst_ni", false,-1);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f d", false,-1, 15,0);
        tracep->declBit(c+7578,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qe", false,-1);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f q", false,-1, 15,0);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qs", false,-1, 15,0);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en", false,-1);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta rst_ni", false,-1);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta d", false,-1, 15,0);
        tracep->declBit(c+7579,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qe", false,-1);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qs", false,-1, 15,0);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en", false,-1);
        tracep->declBus(c+7394,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7394,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta rst_ni", false,-1);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta d", false,-1, 15,0);
        tracep->declBit(c+7580,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qe", false,-1);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta q", false,-1, 15,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qs", false,-1, 15,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en", false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat rst_ni", false,-1);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat d", false,-1, 15,0);
        tracep->declBit(c+7581,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qe", false,-1);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qs", false,-1, 15,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en", false,-1);
        tracep->declBus(c+7396,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7396,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat rst_ni", false,-1);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat d", false,-1, 15,0);
        tracep->declBit(c+7582,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qe", false,-1);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat q", false,-1, 15,0);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qs", false,-1, 15,0);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en", false,-1);
        tracep->declBus(c+7397,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7397,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto rst_ni", false,-1);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto d", false,-1, 15,0);
        tracep->declBit(c+3134,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qe", false,-1);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qs", false,-1, 15,0);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en", false,-1);
        tracep->declBus(c+7398,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb we", false,-1);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7398,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf RESVAL", false,-1, 15,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf rst_ni", false,-1);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf d", false,-1, 15,0);
        tracep->declBit(c+3135,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qe", false,-1);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf q", false,-1, 15,0);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qs", false,-1, 15,0);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en", false,-1);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_data", false,-1, 15,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb we", false,-1);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb de", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14373,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 30,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+10826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+7226,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wd", false,-1, 30,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+14373,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val d", false,-1, 30,0);
        tracep->declBit(c+3136,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val q", false,-1, 30,0);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qs", false,-1, 30,0);
        tracep->declBit(c+10826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_data", false,-1, 30,0);
        tracep->declBus(c+14277,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+7226,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 30,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+14373,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 30,0);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 30,0);
        tracep->declBit(c+10826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 30,0);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 30,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+7227,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+3137,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+7227,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 rst_ni", false,-1);
        tracep->declBit(c+10828,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 we", false,-1);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 d", false,-1, 6,0);
        tracep->declBit(c+3138,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qe", false,-1);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 q", false,-1, 6,0);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qs", false,-1, 6,0);
        tracep->declBit(c+10828,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en", false,-1);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_data", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10828,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+10828,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 rst_ni", false,-1);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 we", false,-1);
        tracep->declBus(c+7229,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 d", false,-1, 6,0);
        tracep->declBit(c+3139,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qe", false,-1);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 q", false,-1, 6,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qs", false,-1, 6,0);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en", false,-1);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_data", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7229,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 rst_ni", false,-1);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 we", false,-1);
        tracep->declBus(c+7230,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 d", false,-1, 6,0);
        tracep->declBit(c+3140,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qe", false,-1);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 q", false,-1, 6,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qs", false,-1, 6,0);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en", false,-1);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_data", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7230,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 rst_ni", false,-1);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 we", false,-1);
        tracep->declBus(c+7231,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 d", false,-1, 6,0);
        tracep->declBit(c+3141,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qe", false,-1);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 q", false,-1, 6,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qs", false,-1, 6,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en", false,-1);
        tracep->declBus(c+7405,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_data", false,-1, 6,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7231,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7405,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte DW", false,-1, 31,0);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte we", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte wd", false,-1, 7,0);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte d", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qe", false,-1);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qre", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte q", false,-1, 7,0);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qs", false,-1, 7,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal DW", false,-1, 31,0);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal re", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal we", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal wd", false,-1, 1,0);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal d", false,-1, 1,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qe", false,-1);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qre", false,-1);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal q", false,-1, 1,0);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qs", false,-1, 1,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata rst_ni", false,-1);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata we", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata d", false,-1, 7,0);
        tracep->declBit(c+6461,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qe", false,-1);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata q", false,-1, 7,0);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qs", false,-1, 7,0);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en", false,-1);
        tracep->declBus(c+7406,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_data", false,-1, 7,0);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+13718,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7406,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr rst_ni", false,-1);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr d", false,-1, 0,0);
        tracep->declBit(c+3142,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qe", false,-1);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr q", false,-1, 0,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qs", false,-1, 0,0);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en", false,-1);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb we", false,-1);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx rst_ni", false,-1);
        tracep->declBit(c+10835,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx d", false,-1, 0,0);
        tracep->declBit(c+3143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qe", false,-1);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx q", false,-1, 0,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qs", false,-1, 0,0);
        tracep->declBit(c+10835,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en", false,-1);
        tracep->declBus(c+7408,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10835,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb we", false,-1);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10835,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7408,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq rst_ni", false,-1);
        tracep->declBit(c+10836,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq d", false,-1, 0,0);
        tracep->declBit(c+3144,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qe", false,-1);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq q", false,-1, 0,0);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qs", false,-1, 0,0);
        tracep->declBit(c+10836,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en", false,-1);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10836,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb we", false,-1);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10836,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop rst_ni", false,-1);
        tracep->declBit(c+10837,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop d", false,-1, 0,0);
        tracep->declBit(c+3145,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qe", false,-1);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop q", false,-1, 0,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qs", false,-1, 0,0);
        tracep->declBit(c+10837,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en", false,-1);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10837,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10837,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl RESVAL", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl rst_ni", false,-1);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl we", false,-1);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl d", false,-1, 31,0);
        tracep->declBit(c+3146,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qe", false,-1);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qs", false,-1, 31,0);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en", false,-1);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_data", false,-1, 31,0);
        tracep->declBus(c+13997,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb de", false,-1);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core rst_ni", false,-1);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+10636,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+10637,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+10638,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+10639,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+10640,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+10641,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+10644,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+10646,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+10647,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+10648,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+10649,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+10650,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+10651,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+10652,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+10653,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+10654,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+10655,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+10656,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+10657,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+10658,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+10659,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+10662,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+10663,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+10664,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+10665,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+10666,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+10667,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+10668,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+10670,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+10671,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+10672,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+10673,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+10674,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+10675,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+10679,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+10680,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+10681,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+10682,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+10683,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+10684,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+10688,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+10689,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+10690,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+10691,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+10692,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+10693,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+10698,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+10699,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+10701,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata re", false,-1);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start q", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start qe", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop q", false,-1);
        tracep->declBit(c+10707,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read q", false,-1);
        tracep->declBit(c+10709,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read qe", false,-1);
        tracep->declBit(c+10710,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+10711,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+10717,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+10726,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+10727,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+10732,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+10741,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+10746,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata qe", false,-1);
        tracep->declBit(c+10751,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+10752,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+10753,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+10754,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+7785,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+7786,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+7787,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7788,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7789,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+7791,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+7795,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+7796,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+7797,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+7799,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+7803,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+7804,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+7805,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7806,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7807,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+7809,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+7813,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+7815,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+7816,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+7817,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+7818,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7819,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status hostidle d", false,-1);
        tracep->declBit(c+7821,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status targetidle d", false,-1);
        tracep->declBit(c+7822,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxempty d", false,-1);
        tracep->declBit(c+7823,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txfull d", false,-1);
        tracep->declBit(c+7824,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqfull d", false,-1);
        tracep->declBit(c+7825,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txempty d", false,-1);
        tracep->declBit(c+7826,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqempty d", false,-1);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+7833,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_i", false,-1);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_o", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_i", false,-1);
        tracep->declBit(c+10756,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_o", false,-1);
        tracep->declBit(c+6427,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_watermark_o", false,-1);
        tracep->declBit(c+6428,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_overflow_o", false,-1);
        tracep->declBit(c+1601,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+1602,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_nak_o", false,-1);
        tracep->declBit(c+1603,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_scl_interference_o", false,-1);
        tracep->declBit(c+1604,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_interference_o", false,-1);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_stretch_timeout_o", false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_unstable_o", false,-1);
        tracep->declBit(c+1607,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_trans_complete_o", false,-1);
        tracep->declBit(c+1608,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_nonempty_o", false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_overflow_o", false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_acq_overflow_o", false,-1);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_ack_stop_o", false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_host_timeout_o", false,-1);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator i2c0 i2c_core thigh", false,-1, 15,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator i2c0 i2c_core tlow", false,-1, 15,0);
        tracep->declBus(c+10849,"Azadi_top_verilator top_verilator i2c0 i2c_core t_r", false,-1, 15,0);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator i2c0 i2c_core t_f", false,-1, 15,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_sta", false,-1, 15,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sta", false,-1, 15,0);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sto", false,-1, 15,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_dat", false,-1, 15,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_dat", false,-1, 15,0);
        tracep->declBus(c+10856,"Azadi_top_verilator top_verilator i2c0 i2c_core t_buf", false,-1, 15,0);
        tracep->declBus(c+10857,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_timeout", false,-1, 30,0);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator i2c0 i2c_core timeout_enable", false,-1);
        tracep->declBit(c+10859,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_addr", false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_tx", false,-1);
        tracep->declBit(c+10861,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_acq", false,-1);
        tracep->declBit(c+10862,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_stop", false,-1);
        tracep->declBus(c+10863,"Azadi_top_verilator top_verilator i2c0 i2c_core host_timeout", false,-1, 31,0);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_out_fsm", false,-1);
        tracep->declBit(c+10864,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_out_fsm", false,-1);
        tracep->declBit(c+13632,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_watermark", false,-1);
        tracep->declBit(c+13633,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_watermark", false,-1);
        tracep->declBit(c+7871,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_overflow", false,-1);
        tracep->declBit(c+7754,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_overflow", false,-1);
        tracep->declBit(c+10865,"Azadi_top_verilator top_verilator i2c0 i2c_core event_nak", false,-1);
        tracep->declBit(c+1196,"Azadi_top_verilator top_verilator i2c0 i2c_core event_scl_interference", false,-1);
        tracep->declBit(c+10866,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_interference", false,-1);
        tracep->declBit(c+10867,"Azadi_top_verilator top_verilator i2c0 i2c_core event_stretch_timeout", false,-1);
        tracep->declBit(c+1197,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_unstable", false,-1);
        tracep->declBit(c+7755,"Azadi_top_verilator top_verilator i2c0 i2c_core event_trans_complete", false,-1);
        tracep->declBit(c+10868,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_empty", false,-1);
        tracep->declBit(c+7756,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_nonempty", false,-1);
        tracep->declBit(c+7872,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_overflow", false,-1);
        tracep->declBit(c+7873,"Azadi_top_verilator top_verilator i2c0 i2c_core event_acq_overflow", false,-1);
        tracep->declBit(c+1198,"Azadi_top_verilator top_verilator i2c0 i2c_core event_ack_stop", false,-1);
        tracep->declBit(c+13634,"Azadi_top_verilator top_verilator i2c0 i2c_core event_host_timeout", false,-1);
        tracep->declBus(c+7698,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_rx_val", false,-1, 15,0);
        tracep->declBus(c+7699,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_rx_val", false,-1, 15,0);
        tracep->declBit(c+10869,"Azadi_top_verilator top_verilator i2c0 i2c_core override", false,-1);
        tracep->declBit(c+10870,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wvalid", false,-1);
        tracep->declBit(c+7757,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wready", false,-1);
        tracep->declBus(c+10871,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wdata", false,-1, 12,0);
        tracep->declBus(c+7758,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rvalid", false,-1);
        tracep->declBit(c+7759,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rready", false,-1);
        tracep->declBus(c+10873,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rdata", false,-1, 12,0);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_full", false,-1);
        tracep->declBus(c+10874,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_byte", false,-1, 7,0);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_start_before", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_stop_after", false,-1);
        tracep->declBit(c+10877,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_bytes", false,-1);
        tracep->declBit(c+10878,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_continue", false,-1);
        tracep->declBit(c+10879,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_nak_ok", false,-1);
        tracep->declBit(c+10880,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxrst", false,-1);
        tracep->declBit(c+10881,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtrst", false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtilvl", false,-1, 1,0);
        tracep->declBit(c+7760,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+7761,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wready", false,-1);
        tracep->declBus(c+7762,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+7763,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+7764,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+10701,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rready", false,-1);
        tracep->declBus(c+13635,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+7765,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_full", false,-1);
        tracep->declBit(c+10882,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_d", false,-1);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_q", false,-1);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_d", false,-1);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_q", false,-1);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wvalid", false,-1);
        tracep->declBit(c+7766,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wready", false,-1);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+1200,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+7767,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rready", false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+1201,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_full", false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wvalid", false,-1);
        tracep->declBit(c+7768,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wready", false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wdata", false,-1, 9,0);
        tracep->declBus(c+13636,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+7769,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rvalid", false,-1);
        tracep->declBit(c+10888,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rready", false,-1);
        tracep->declBus(c+7770,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rdata", false,-1, 9,0);
        tracep->declBit(c+7771,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_full", false,-1);
        tracep->declBit(c+10889,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_txrst", false,-1);
        tracep->declBit(c+10890,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_acqrst", false,-1);
        tracep->declBit(c+7772,"Azadi_top_verilator top_verilator i2c0 i2c_core host_idle", false,-1);
        tracep->declBit(c+7773,"Azadi_top_verilator top_verilator i2c0 i2c_core target_idle", false,-1);
        tracep->declBit(c+10891,"Azadi_top_verilator top_verilator i2c0 i2c_core host_enable", false,-1);
        tracep->declBit(c+10892,"Azadi_top_verilator top_verilator i2c0 i2c_core target_enable", false,-1);
        tracep->declBus(c+10893,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address0", false,-1, 6,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask0", false,-1, 6,0);
        tracep->declBus(c+10895,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address1", false,-1, 6,0);
        tracep->declBus(c+10896,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask1", false,-1, 6,0);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_rxilvl_qe", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_fmtilvl_qe", false,-1);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_rx_fifo_rdata_q", false,-1, 7,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_adata_q", false,-1, 7,0);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_signal_q", false,-1, 1,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rst_ni", false,-1);
        tracep->declBit(c+10881,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clr_i", false,-1);
        tracep->declBit(c+10870,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wvalid_i", false,-1);
        tracep->declBit(c+7757,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wready_o", false,-1);
        tracep->declBus(c+10871,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rvalid_o", false,-1);
        tracep->declBit(c+7759,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rready_i", false,-1);
        tracep->declBus(c+10873,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rdata_o", false,-1, 12,0);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo full_o", false,-1);
        tracep->declBus(c+7758,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1170,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+10897,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+1202,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+1172,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+10898,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1173,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1174,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1175,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+1176,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+1100,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+1101,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(4)", false,-1, 12,0);
        tracep->declBus(c+1102,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(5)", false,-1, 12,0);
        tracep->declBus(c+1103,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(6)", false,-1, 12,0);
        tracep->declBus(c+1104,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(7)", false,-1, 12,0);
        tracep->declBus(c+1105,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(8)", false,-1, 12,0);
        tracep->declBus(c+1106,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(9)", false,-1, 12,0);
        tracep->declBus(c+1107,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(10)", false,-1, 12,0);
        tracep->declBus(c+1108,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(11)", false,-1, 12,0);
        tracep->declBus(c+1109,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(12)", false,-1, 12,0);
        tracep->declBus(c+1110,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(13)", false,-1, 12,0);
        tracep->declBus(c+1111,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(14)", false,-1, 12,0);
        tracep->declBus(c+1112,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(15)", false,-1, 12,0);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(16)", false,-1, 12,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(17)", false,-1, 12,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(18)", false,-1, 12,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(19)", false,-1, 12,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(20)", false,-1, 12,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(21)", false,-1, 12,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(22)", false,-1, 12,0);
        tracep->declBus(c+1120,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(23)", false,-1, 12,0);
        tracep->declBus(c+1121,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(24)", false,-1, 12,0);
        tracep->declBus(c+1122,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(25)", false,-1, 12,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(26)", false,-1, 12,0);
        tracep->declBus(c+1124,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(27)", false,-1, 12,0);
        tracep->declBus(c+1125,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(28)", false,-1, 12,0);
        tracep->declBus(c+1126,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(29)", false,-1, 12,0);
        tracep->declBus(c+1127,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(30)", false,-1, 12,0);
        tracep->declBus(c+1128,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(31)", false,-1, 12,0);
        tracep->declBus(c+13638,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+13639,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rst_ni", false,-1);
        tracep->declBit(c+10880,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clr_i", false,-1);
        tracep->declBit(c+7760,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+7761,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wready_o", false,-1);
        tracep->declBus(c+7762,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+7764,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+10701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rready_i", false,-1);
        tracep->declBus(c+13635,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+7765,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo full_o", false,-1);
        tracep->declBus(c+7763,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7741,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+7742,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+7774,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13640,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+7765,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7743,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+7744,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7745,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+7746,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+6463,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+6464,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+6465,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+6466,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+6467,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+6468,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+6469,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+6470,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+6471,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+6472,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+6473,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+6474,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+6475,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+6476,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+6477,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+6478,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+6479,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+6480,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+6481,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+6482,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+6483,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+6484,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+6485,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+6486,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+6487,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+6488,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+6489,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+6490,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+6491,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+6492,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+6493,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+6494,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rst_ni", false,-1);
        tracep->declBit(c+10889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clr_i", false,-1);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wvalid_i", false,-1);
        tracep->declBit(c+7766,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wready_o", false,-1);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rvalid_o", false,-1);
        tracep->declBit(c+7767,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rready_i", false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+1201,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo full_o", false,-1);
        tracep->declBus(c+1200,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1177,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+1178,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+10899,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13642,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+1203,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+1201,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+10900,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1181,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+1182,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+1129,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+1130,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+1131,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+1132,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+1133,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+1135,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+1136,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+1139,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+1141,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+1142,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+1143,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+1144,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+1145,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+1146,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+1147,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+1148,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+1149,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+1150,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+1151,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+1152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+1153,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+1154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+1155,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+1156,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+1157,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+1158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+1159,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+1160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+13643,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+13644,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Pass", false,-1);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rst_ni", false,-1);
        tracep->declBit(c+10890,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clr_i", false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wvalid_i", false,-1);
        tracep->declBit(c+7768,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wready_o", false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wdata_i", false,-1, 9,0);
        tracep->declBit(c+7769,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rvalid_o", false,-1);
        tracep->declBit(c+10888,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rready_i", false,-1);
        tracep->declBus(c+7770,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rdata_o", false,-1, 9,0);
        tracep->declBit(c+7771,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo full_o", false,-1);
        tracep->declBus(c+13636,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7747,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+7748,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+10901,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+13645,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7776,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+7771,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7776,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7749,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+7750,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7751,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+7752,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+7709,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(0)", false,-1, 9,0);
        tracep->declBus(c+7710,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(1)", false,-1, 9,0);
        tracep->declBus(c+7711,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(2)", false,-1, 9,0);
        tracep->declBus(c+7712,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(3)", false,-1, 9,0);
        tracep->declBus(c+7713,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(4)", false,-1, 9,0);
        tracep->declBus(c+7714,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(5)", false,-1, 9,0);
        tracep->declBus(c+7715,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(6)", false,-1, 9,0);
        tracep->declBus(c+7716,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(7)", false,-1, 9,0);
        tracep->declBus(c+7717,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(8)", false,-1, 9,0);
        tracep->declBus(c+7718,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(9)", false,-1, 9,0);
        tracep->declBus(c+7719,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(10)", false,-1, 9,0);
        tracep->declBus(c+7720,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(11)", false,-1, 9,0);
        tracep->declBus(c+7721,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(12)", false,-1, 9,0);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(13)", false,-1, 9,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(14)", false,-1, 9,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(15)", false,-1, 9,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(16)", false,-1, 9,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(17)", false,-1, 9,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(18)", false,-1, 9,0);
        tracep->declBus(c+7728,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(19)", false,-1, 9,0);
        tracep->declBus(c+7729,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(20)", false,-1, 9,0);
        tracep->declBus(c+7730,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(21)", false,-1, 9,0);
        tracep->declBus(c+7731,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(22)", false,-1, 9,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(23)", false,-1, 9,0);
        tracep->declBus(c+7733,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(24)", false,-1, 9,0);
        tracep->declBus(c+7734,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(25)", false,-1, 9,0);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(26)", false,-1, 9,0);
        tracep->declBus(c+7736,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(27)", false,-1, 9,0);
        tracep->declBus(c+7737,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(28)", false,-1, 9,0);
        tracep->declBus(c+7738,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(29)", false,-1, 9,0);
        tracep->declBus(c+7739,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(30)", false,-1, 9,0);
        tracep->declBus(c+7740,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(31)", false,-1, 9,0);
        tracep->declBus(c+13646,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage_rdata", false,-1, 9,0);
        tracep->declBus(c+13646,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rdata_int", false,-1, 9,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rst_ni", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i", false,-1);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_o", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i", false,-1);
        tracep->declBit(c+10864,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_o", false,-1);
        tracep->declBit(c+10891,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_enable_i", false,-1);
        tracep->declBit(c+10892,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_enable_i", false,-1);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rvalid_i", false,-1);
        tracep->declBit(c+10870,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_wvalid_i", false,-1);
        tracep->declBus(c+7758,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+7759,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rready_o", false,-1);
        tracep->declBus(c+10874,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_byte_i", false,-1, 7,0);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_start_before_i", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_stop_after_i", false,-1);
        tracep->declBit(c+10877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_bytes_i", false,-1);
        tracep->declBit(c+10878,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_continue_i", false,-1);
        tracep->declBit(c+10879,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_nak_ok_i", false,-1);
        tracep->declBit(c+7760,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wvalid_o", false,-1);
        tracep->declBus(c+7762,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wdata_o", false,-1, 7,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rvalid_i", false,-1);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_wvalid_i", false,-1);
        tracep->declBus(c+1200,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+7767,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rready_o", false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rdata_i", false,-1, 7,0);
        tracep->declBit(c+7768,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wready_i", false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wvalid_o", false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wdata_o", false,-1, 9,0);
        tracep->declBit(c+7772,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_idle_o", false,-1);
        tracep->declBit(c+7773,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_idle_o", false,-1);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thigh_i", false,-1, 15,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tlow_i", false,-1, 15,0);
        tracep->declBus(c+10849,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_r_i", false,-1, 15,0);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_f_i", false,-1, 15,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_sta_i", false,-1, 15,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sta_i", false,-1, 15,0);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sto_i", false,-1, 15,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_dat_i", false,-1, 15,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_dat_i", false,-1, 15,0);
        tracep->declBus(c+10856,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_buf_i", false,-1, 15,0);
        tracep->declBus(c+10857,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_timeout_i", false,-1, 30,0);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm timeout_enable_i", false,-1);
        tracep->declBit(c+10859,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_addr_i", false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_tx_i", false,-1);
        tracep->declBit(c+10861,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_acq_i", false,-1);
        tracep->declBit(c+10862,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_stop_i", false,-1);
        tracep->declBus(c+10863,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_timeout_i", false,-1, 31,0);
        tracep->declBus(c+10893,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address0_i", false,-1, 6,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask0_i", false,-1, 6,0);
        tracep->declBus(c+10895,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address1_i", false,-1, 6,0);
        tracep->declBus(c+10896,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask1_i", false,-1, 6,0);
        tracep->declBit(c+10865,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_nak_o", false,-1);
        tracep->declBit(c+1196,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_scl_interference_o", false,-1);
        tracep->declBit(c+10866,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_interference_o", false,-1);
        tracep->declBit(c+10867,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_stretch_timeout_o", false,-1);
        tracep->declBit(c+1197,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_unstable_o", false,-1);
        tracep->declBit(c+7755,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_trans_complete_o", false,-1);
        tracep->declBit(c+10868,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_empty_o", false,-1);
        tracep->declBit(c+7756,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_nonempty_o", false,-1);
        tracep->declBit(c+1198,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_ack_stop_o", false,-1);
        tracep->declBit(c+13634,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_host_timeout_o", false,-1);
        tracep->declBus(c+7705,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_q", false,-1, 19,0);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_d", false,-1, 19,0);
        tracep->declBit(c+10903,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm load_tcount", false,-1);
        tracep->declBus(c+7706,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch", false,-1, 30,0);
        tracep->declBus(c+6462,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_index", false,-1, 2,0);
        tracep->declBit(c+7777,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_decr", false,-1);
        tracep->declBit(c+7778,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_clr", false,-1);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_num", false,-1, 8,0);
        tracep->declBus(c+7707,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_index", false,-1, 8,0);
        tracep->declBit(c+7779,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_decr", false,-1);
        tracep->declBit(c+12053,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_clr", false,-1);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_temp", false,-1);
        tracep->declBit(c+10864,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_temp", false,-1);
        tracep->declBit(c+1204,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i_q", false,-1);
        tracep->declBit(c+1205,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i_q", false,-1);
        tracep->declBus(c+7753,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte", false,-1, 7,0);
        tracep->declBit(c+7780,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte_clr", false,-1);
        tracep->declBit(c+7781,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm shift_data_en", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm no_stop", false,-1);
        tracep->declBit(c+7782,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_start", false,-1);
        tracep->declBit(c+7783,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_stop", false,-1);
        tracep->declBit(c+7784,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm restart", false,-1);
        tracep->declBit(c+1206,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm start_det", false,-1);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stop_det", false,-1);
        tracep->declBit(c+13647,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address0_match", false,-1);
        tracep->declBit(c+13648,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address1_match", false,-1);
        tracep->declBit(c+10905,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address_match", false,-1);
        tracep->declBus(c+1183,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte", false,-1, 7,0);
        tracep->declBit(c+10906,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte_clr", false,-1);
        tracep->declBus(c+7708,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_high_cnt", false,-1, 31,0);
        tracep->declBus(c+1013,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_idx", false,-1, 3,0);
        tracep->declBit(c+1207,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_ack", false,-1);
        tracep->declBit(c+1184,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rw_bit", false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_ack", false,-1);
        tracep->declBus(c+10907,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_sel", false,-1, 3,0);
        tracep->declBus(c+1015,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_q", false,-1, 5,0);
        tracep->declBus(c+12054,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_d", false,-1, 5,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark rst_ni", false,-1);
        tracep->declBus(c+13632,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10667,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10909,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10910,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10911,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6427,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+10912,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+13633,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10913,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10915,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow rst_ni", false,-1);
        tracep->declBus(c+7871,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10670,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10671,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10919,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10920,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10921,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6429,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+10922,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+7754,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10923,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10672,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10673,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10924,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10925,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10926,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1601,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+10927,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak rst_ni", false,-1);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10928,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10675,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10929,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10930,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10931,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1602,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak intr_o", false,-1, 0,0);
        tracep->declBus(c+10932,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference rst_ni", false,-1);
        tracep->declBus(c+1196,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10933,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10676,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10934,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10935,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10936,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1603,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+10937,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference rst_ni", false,-1);
        tracep->declBus(c+10866,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10938,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10678,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10679,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10939,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10940,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10941,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1604,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+10942,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout rst_ni", false,-1);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10943,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10680,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10681,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10944,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10945,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10946,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1605,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+10947,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable rst_ni", false,-1);
        tracep->declBus(c+1197,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10948,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10683,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10949,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10950,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10951,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1606,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable intr_o", false,-1, 0,0);
        tracep->declBus(c+10952,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete rst_ni", false,-1);
        tracep->declBus(c+7755,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10953,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10954,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10955,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10956,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1607,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete intr_o", false,-1, 0,0);
        tracep->declBus(c+10957,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10958,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10686,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10959,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10960,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10961,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+1608,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+10962,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty rst_ni", false,-1);
        tracep->declBus(c+7756,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10963,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10688,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10964,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10965,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10966,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6430,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty intr_o", false,-1, 0,0);
        tracep->declBus(c+10967,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow rst_ni", false,-1);
        tracep->declBus(c+7872,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10968,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10690,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10691,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10969,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10970,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10971,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6431,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+10972,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow rst_ni", false,-1);
        tracep->declBus(c+7873,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10973,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10693,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10974,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10975,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10976,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6432,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+10977,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop rst_ni", false,-1);
        tracep->declBus(c+1198,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10978,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10694,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10979,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10980,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10981,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6433,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop intr_o", false,-1, 0,0);
        tracep->declBus(c+10982,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop new_event", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout FlopOutput", false,-1);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout rst_ni", false,-1);
        tracep->declBus(c+13634,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10983,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10696,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10984,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10985,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10986,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+6434,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+10987,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+14374,"Azadi_top_verilator u_jtagdpi ListenPort", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator u_jtagdpi clk_i", false,-1);
        tracep->declBit(c+13241,"Azadi_top_verilator u_jtagdpi rst_ni", false,-1);
        tracep->declBit(c+819,"Azadi_top_verilator u_jtagdpi jtag_tck", false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator u_jtagdpi jtag_tms", false,-1);
        tracep->declBit(c+820,"Azadi_top_verilator u_jtagdpi jtag_tdi", false,-1);
        tracep->declBit(c+3214,"Azadi_top_verilator u_jtagdpi jtag_tdo", false,-1);
        tracep->declBit(c+822,"Azadi_top_verilator u_jtagdpi jtag_trst_n", false,-1);
        tracep->declBit(c+823,"Azadi_top_verilator u_jtagdpi jtag_srst_n", false,-1);
        tracep->declQuad(c+415,"Azadi_top_verilator u_jtagdpi ctx", false,-1, 63,0);
        tracep->declBit(c+14375,"jtag_pkg JTAG_REQ_DEFAULT tck", false,-1);
        tracep->declBit(c+14376,"jtag_pkg JTAG_REQ_DEFAULT tms", false,-1);
        tracep->declBit(c+14377,"jtag_pkg JTAG_REQ_DEFAULT trst_n", false,-1);
        tracep->declBit(c+14378,"jtag_pkg JTAG_REQ_DEFAULT tdi", false,-1);
        tracep->declBit(c+14379,"jtag_pkg JTAG_RSP_DEFAULT tdo", false,-1);
        tracep->declBit(c+14380,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe", false,-1);
        tracep->declBus(c+14381,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+14382,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+14381,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+14383,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+14385,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+14387,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+14010,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+14247,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+14248,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+14249,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+14250,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+13731,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+14389,"cb_filter_pkg EgSeeds(0) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+14390,"cb_filter_pkg EgSeeds(0) XorSeed", false,-1, 31,0);
        tracep->declBus(c+14391,"cb_filter_pkg EgSeeds(1) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+14392,"cb_filter_pkg EgSeeds(1) XorSeed", false,-1, 31,0);
        tracep->declBus(c+14393,"cb_filter_pkg EgSeeds(2) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+14394,"cb_filter_pkg EgSeeds(2) XorSeed", false,-1, 31,0);
        tracep->declBus(c+14395,"tl_periph_pkg ADDR_SPACE_UART0", false,-1, 31,0);
        tracep->declBus(c+14396,"tl_periph_pkg ADDR_SPACE_UART1", false,-1, 31,0);
        tracep->declBus(c+14397,"tl_periph_pkg ADDR_SPACE_SPI0", false,-1, 31,0);
        tracep->declBus(c+14398,"tl_periph_pkg ADDR_SPACE_SPI1", false,-1, 31,0);
        tracep->declBus(c+14399,"tl_periph_pkg ADDR_SPACE_SPI2", false,-1, 31,0);
        tracep->declBus(c+14400,"tl_periph_pkg ADDR_SPACE_PWM", false,-1, 31,0);
        tracep->declBus(c+14401,"tl_periph_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+14402,"tl_periph_pkg ADDR_SPACE_I2C0", false,-1, 31,0);
        tracep->declBus(c+14403,"tl_periph_pkg ADDR_SPACE_I2C1", false,-1, 31,0);
        tracep->declBus(c+14404,"tl_periph_pkg ADDR_SPACE_CAN0", false,-1, 31,0);
        tracep->declBus(c+14405,"tl_periph_pkg ADDR_SPACE_CAN1", false,-1, 31,0);
        tracep->declBus(c+14406,"tl_periph_pkg ADDR_SPACE_ADC", false,-1, 31,0);
        tracep->declBus(c+14407,"tl_periph_pkg ADDR_SPACE_QSPI", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_UART0", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_UART1", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_SPI0", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_SPI1", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_SPI2", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_PWM", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_I2C0", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_I2C1", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_CAN0", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_CAN1", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_ADC", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_periph_pkg ADDR_MASK_QSPI", false,-1, 31,0);
        tracep->declBus(c+13995,"tl_periph_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+14068,"tl_periph_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+13705,"tl_main_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+14409,"tl_main_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+14410,"tl_main_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+14411,"tl_main_pkg ADDR_SPACE_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+14412,"tl_main_pkg ADDR_SPACE_TIMER0", false,-1, 31,0);
        tracep->declBus(c+14413,"tl_main_pkg ADDR_SPACE_TIMER1", false,-1, 31,0);
        tracep->declBus(c+14414,"tl_main_pkg ADDR_SPACE_TIMER2", false,-1, 31,0);
        tracep->declBus(c+14415,"tl_main_pkg ADDR_SPACE_TIMER3", false,-1, 31,0);
        tracep->declBus(c+14416,"tl_main_pkg ADDR_SPACE_TIMER4", false,-1, 31,0);
        tracep->declBus(c+14417,"tl_main_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+14395,"tl_main_pkg ADDR_SPACE_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_TIMER0", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_TIMER1", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_TIMER2", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_TIMER3", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_TIMER4", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+14408,"tl_main_pkg ADDR_MASK_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+14063,"tl_main_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+14261,"tl_main_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DCCM M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni", false,-1);
        tracep->declBit(c+4480,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+4481,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4482,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4483,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4484,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4485,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4486,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4487,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4488,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+4489,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+4490,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4491,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4492,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4496,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4499,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4501,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4502,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4504,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4505,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4506,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4507,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4509,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4513,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4514,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4515,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DCCM STIDW", false,-1, 31,0);
        tracep->declBit(c+4516,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+4517,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4518,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4519,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4520,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4524,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+4525,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4527,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4528,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4529,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4530,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4533,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+4534,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4541,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4542,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4543,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4544,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4545,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4550,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator main_swith DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator main_swith DCCM hgrant", false,-1, 1,0);
        tracep->declBit(c+11814,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+11815,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11816,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+11817,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+11818,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+11819,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+11820,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11821,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+11822,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+2930,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+2931,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2932,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+2933,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+2934,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+2935,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2936,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+2937,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+2938,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid", false,-1);
        tracep->declBit(c+2939,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready", false,-1);
        tracep->declBit(c+11823,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_valid", false,-1);
        tracep->declBus(c+11824,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+11825,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+11826,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+11827,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+11828,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+11829,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+11830,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+11831,"Azadi_top_verilator top_verilator main_swith DCCM arb_data d_ready", false,-1);
        tracep->declBus(c+13649,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+11832,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+2940,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+11833,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+4555,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4563,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4566,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4574,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+11814,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+11815,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11816,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11817,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11818,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11819,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11820,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11821,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11822,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+2930,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+2931,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2932,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2933,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2934,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2935,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2936,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2937,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+2938,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+11768,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11776,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2928,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+2929,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+11834,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2941,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+11835,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+11834,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2941,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+11835,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2942,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+11838,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2943,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2942,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+11838,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2943,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+11839+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+11845,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+2939,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2810,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM rst_ni", false,-1);
        tracep->declBit(c+11477,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+11478,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11479,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+11480,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+11481,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+11482,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+11483,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+11484,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+11485,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+11486,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+11487,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11488,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+11489,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+11490,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+11491,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+11492,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+11493,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+11494,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+8106,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+8107,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8108,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8109,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8110,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8111,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8112,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8113,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+8114,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+8115,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+8116,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8117,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8118,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8119,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8120,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8121,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8122,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+8123,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM STIDW", false,-1, 31,0);
        tracep->declBit(c+11495,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+11496,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11497,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+11498,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+11499,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+11500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+11501,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+11502,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+11503,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+11504,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+11505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+11506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+11507,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+11508,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+11509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+11510,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+11511,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+11512,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+8124,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+8125,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8127,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8128,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8129,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8130,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8131,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+8132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+8133,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+8134,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8135,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8136,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8137,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8138,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8139,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8140,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+8141,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+11513,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrequest", false,-1, 1,0);
        tracep->declBus(c+8142,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hgrant", false,-1, 1,0);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+8505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+8506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8507,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+8508,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+8509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+8510,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8511,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+8512,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+8513,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_valid", false,-1);
        tracep->declBit(c+8514,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_ready", false,-1);
        tracep->declBit(c+11524,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_valid", false,-1);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+11531,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+11532,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data d_ready", false,-1);
        tracep->declBus(c+13650,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+11533,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+8515,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+11534,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+11535,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+11536,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11537,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+11538,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+11540,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+11541,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11542,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+11543,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+11544,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+11545,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+11546,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+11547,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+11549,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+11550,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+11551,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+11552,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11553,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+11555,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+11556,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8507,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8508,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8510,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8511,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8512,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8513,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11317,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8497,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8498,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8503,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8516,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+11558,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8516,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+11558,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8517,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8518,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8517,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8518,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+11513,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+11562+i*3,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+8142,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+11568,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+8514,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13100,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2813,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+13101,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2811,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2814,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_0 M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni", false,-1);
        tracep->declBit(c+4583,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4591,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+4592,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4595,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4596,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4600,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+4601,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4604,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4605,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4608,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4609,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4610,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4613,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4614,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4617,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4618,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW", false,-1, 31,0);
        tracep->declBit(c+4619,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4622,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4623,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4627,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+4628,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+4629,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4630,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4631,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4632,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4633,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4635,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4636,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+4637,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4638,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4639,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4640,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4641,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4642,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4644,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4645,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4646,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4649,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4650,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4651,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4652,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4653,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4654,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest", false,-1, 1,0);
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant", false,-1, 1,0);
        tracep->declBit(c+9841,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9842,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9843,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9844,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9845,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9846,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9847,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9848,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9849,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2610,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+2611,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+2613,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2614,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+2615,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+4657,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid", false,-1);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready", false,-1);
        tracep->declBit(c+9850,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_valid", false,-1);
        tracep->declBus(c+9851,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+9852,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+9853,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+9854,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+9855,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+9856,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+9857,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+9858,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data d_ready", false,-1);
        tracep->declBus(c+2626,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+9859,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+2618,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+9860,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+4658,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4659,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4660,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4661,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4662,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4663,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4664,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4666,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4667,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4668,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4669,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4670,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4671,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4672,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4673,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4674,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4675,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4677,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4679,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+9841,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9842,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9843,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9844,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9845,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9846,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9847,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9848,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9849,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2610,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2611,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2613,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2614,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2615,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9861,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9862,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9861,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9862,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2620,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9865,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2621,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2620,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9865,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2621,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+9866+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4680,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+4657,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+9872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4682,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+4683,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2323,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4685,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_1 M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni", false,-1);
        tracep->declBit(c+5268,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5269,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5273,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5274,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5276,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5277,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5278,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5280,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5281,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5282,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5283,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5284,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5285,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+5287,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5288,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5289,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5290,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5291,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5292,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+5294,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+5295,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+5296,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5297,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5298,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5299,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5300,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5301,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5302,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+5303,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5102,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_valid", false,-1);
        tracep->declBus(c+5103,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5108,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5109,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5110,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o d_ready", false,-1);
        tracep->declBit(c+14082,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_valid", false,-1);
        tracep->declBus(c+14083,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14084,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14086,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14087,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14088,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14089,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_error", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW", false,-1, 31,0);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5306,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5307,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5308,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5309,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5310,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5311,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5312,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5314,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5315,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5316,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5317,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5318,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5319,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5320,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5321,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+5322,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+5323,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5324,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5325,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5326,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5327,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5328,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5329,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+5330,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+5331,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+5332,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5333,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5334,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5335,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5336,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5337,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5338,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+5339,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+5340,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest", false,-1, 1,0);
        tracep->declBus(c+5341,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant", false,-1, 1,0);
        tracep->declBit(c+5342,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5343,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5344,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5350,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid", false,-1);
        tracep->declBit(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready", false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_valid", false,-1);
        tracep->declBus(c+5353,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+5354,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+5355,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+5356,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+5357,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+5358,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+5359,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+5360,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data d_ready", false,-1);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5361,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5362,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5363,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5364,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5365,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5366,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5368,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5369,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5370,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5371,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5373,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5374,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5377,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5378,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5379,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5380,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5381,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5382,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5383,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5384,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5342,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5343,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5344,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5350,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5102,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5103,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5108,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5109,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5110,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+14082,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+14083,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14084,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14086,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14087,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14088,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14089,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5385,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+14420,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5386,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5385,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+14420,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5386,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+14421,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+14422,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+14421,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+14422,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5340,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5390+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5341,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5397,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5400,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5401,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5402,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3325,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5404,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_2 M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni", false,-1);
        tracep->declBit(c+5405,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5406,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5407,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5408,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5409,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5410,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5411,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5412,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5413,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5414,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5415,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5416,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5417,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5422,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+5423,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+5424,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5425,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5426,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5427,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5428,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5429,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5430,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+5431,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+5432,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+5433,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5434,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5435,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5436,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5437,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5438,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5439,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+5440,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5111,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_valid", false,-1);
        tracep->declBus(c+5112,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5113,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5114,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5119,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o d_ready", false,-1);
        tracep->declBit(c+14091,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_valid", false,-1);
        tracep->declBus(c+14092,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14093,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14094,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14095,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14096,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14097,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14098,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_error", false,-1);
        tracep->declBit(c+14099,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW", false,-1, 31,0);
        tracep->declBit(c+5441,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5442,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5443,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5444,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5445,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5446,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5447,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5449,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5450,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5453,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5454,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5455,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5458,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+5459,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5464,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5466,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+5467,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+5468,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5472,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5473,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5474,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5475,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest", false,-1, 1,0);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant", false,-1, 1,0);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5480,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5482,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5487,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+432,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+433,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+434,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+435,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+436,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+437,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid", false,-1);
        tracep->declBit(c+438,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready", false,-1);
        tracep->declBit(c+5489,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_valid", false,-1);
        tracep->declBus(c+5490,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+5492,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+5494,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+5497,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data d_ready", false,-1);
        tracep->declBus(c+439,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+440,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5502,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5504,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5506,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5510,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5511,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5512,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5513,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5514,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5515,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5516,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5517,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5518,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5519,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5520,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5480,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5482,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5487,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+432,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+433,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+434,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+435,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+436,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+437,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5111,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5112,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5113,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5114,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5119,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+14091,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+14092,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14093,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14094,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14095,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14096,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14097,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14098,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+14099,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+14424,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5523,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+14424,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5523,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+14425,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+14426,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+14425,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+14426,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5527+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5534,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+438,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5537,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5538,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5539,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3326,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5541,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_3 M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni", false,-1);
        tracep->declBit(c+12328,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+12329,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12330,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12331,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12332,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12333,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12334,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12335,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12336,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+12337,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+12338,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12339,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12340,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12341,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12342,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12343,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12344,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12345,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+1286,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1287,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1288,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1292,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+1293,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+1294,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+1295,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1296,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1297,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1298,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1299,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1300,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1301,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+1302,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_valid", false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12085,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12086,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12087,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12088,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12089,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12090,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o d_ready", false,-1);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_valid", false,-1);
        tracep->declBus(c+14101,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14102,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14103,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14104,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14106,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14107,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_error", false,-1);
        tracep->declBit(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW", false,-1, 31,0);
        tracep->declBit(c+12346,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+12347,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12348,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12349,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12350,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12351,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12352,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12353,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12354,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+12355,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+12356,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12357,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12358,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12359,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12360,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12361,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12362,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12363,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+1303,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+1304,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1305,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1306,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1307,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1308,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1309,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1310,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+1311,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+1312,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+1313,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1314,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1315,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1316,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1317,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1318,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1319,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+1320,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+12364,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest", false,-1, 1,0);
        tracep->declBus(c+1321,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant", false,-1, 1,0);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12366,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12367,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12368,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12369,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12370,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12371,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12372,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12373,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+441,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+442,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+443,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+444,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+445,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+446,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+447,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+448,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+449,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid", false,-1);
        tracep->declBit(c+450,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready", false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_valid", false,-1);
        tracep->declBus(c+12376,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+12378,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+12379,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+12380,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+12382,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data d_ready", false,-1);
        tracep->declBus(c+451,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+12384,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+452,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+12385,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12387,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12388,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12390,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12392,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12393,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+12395,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12396,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12398,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12399,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12400,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12401,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12404,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+12406,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+12366,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12367,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12368,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12369,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12370,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12371,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12372,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12373,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+441,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+442,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+443,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+444,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+445,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+446,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+447,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+448,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+449,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12085,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12086,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12087,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12088,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12089,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12090,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+14101,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14102,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14103,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14104,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14106,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14107,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+14428,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+12409,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+14428,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+12409,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+14429,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+14430,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+14429,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+14430,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+12364,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+12413+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1321,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+11848,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+12419,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+450,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1322,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1265,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1324,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_4 M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni", false,-1);
        tracep->declBit(c+4686,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4689,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4693,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4694,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+4695,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4702,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4703,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+4704,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4711,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4712,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4713,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4715,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4716,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4717,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4720,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4721,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+4363,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_valid", false,-1);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4371,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o d_ready", false,-1);
        tracep->declBit(c+14109,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_valid", false,-1);
        tracep->declBus(c+14110,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14111,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14112,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14113,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14114,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14115,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14116,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_error", false,-1);
        tracep->declBit(c+14117,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW", false,-1, 31,0);
        tracep->declBit(c+4722,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4724,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+4725,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+4726,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+4727,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+4728,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+4729,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+4731,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+4732,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+4733,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+4734,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+4735,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+4736,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+4737,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+4738,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4741,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4742,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4743,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4744,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4745,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4746,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4747,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4749,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4750,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4751,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4752,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4753,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4756,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4757,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest", false,-1, 1,0);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant", false,-1, 1,0);
        tracep->declBit(c+4760,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4768,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+453,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+454,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+455,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+456,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+457,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+458,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+459,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+460,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+461,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+4769,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid", false,-1);
        tracep->declBit(c+462,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready", false,-1);
        tracep->declBit(c+4770,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_valid", false,-1);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+4774,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+4775,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+4776,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+4777,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+4778,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data d_ready", false,-1);
        tracep->declBus(c+463,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+4779,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+464,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+4780,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+4781,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4782,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4785,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4789,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4792,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+4793,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4794,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+4795,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+4797,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+4798,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4799,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+4800,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4801,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4802,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+4760,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4768,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+453,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+454,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+455,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+456,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+457,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+458,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+459,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+460,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+461,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+4363,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4371,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+14109,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+14110,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+14111,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+14112,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+14113,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+14114,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+14115,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+14116,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+14117,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4803,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+14432,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4804,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4803,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+14432,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4804,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+14433,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+14434,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+14433,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+14434,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+4808+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4814,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+4769,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+4815,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+462,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+4818,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+4820,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3327,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4821,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4822,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith PLIC M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith PLIC clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni", false,-1);
        tracep->declBit(c+5542,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5543,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5544,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5545,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5548,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5550,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5552,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5553,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5554,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5555,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5556,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5557,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5558,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5559,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9558,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9559,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9560,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9561,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9562,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9563,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9564,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9565,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9566,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9567,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9568,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9569,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9570,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9572,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9573,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9574,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9575,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith PLIC STIDW", false,-1, 31,0);
        tracep->declBit(c+5560,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5561,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5562,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5563,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5564,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5565,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5566,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5567,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5568,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5569,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5570,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5571,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5572,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5573,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5574,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5575,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5576,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5577,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9576,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9577,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9578,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9579,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9580,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9581,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9582,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9583,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+9584,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9592,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+5578,"Azadi_top_verilator top_verilator main_swith PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+9594,"Azadi_top_verilator top_verilator main_swith PLIC hgrant", false,-1, 1,0);
        tracep->declBit(c+5579,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5585,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5586,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5587,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+1208,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+1211,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+1212,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+1215,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+1216,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+5588,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid", false,-1);
        tracep->declBit(c+1217,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready", false,-1);
        tracep->declBit(c+5589,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_valid", false,-1);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+5591,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+5592,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+5594,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+5595,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+5596,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+5597,"Azadi_top_verilator top_verilator main_swith PLIC arb_data d_ready", false,-1);
        tracep->declBus(c+1218,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5598,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+1219,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5599,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5601,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5602,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5603,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5604,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5605,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5606,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5608,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5609,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5610,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5611,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5612,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5613,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5615,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5616,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5617,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5618,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5619,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5620,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5621,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5579,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5585,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5586,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5587,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1208,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1211,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1212,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1215,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1216,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1185,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5622,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1220,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5623,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5622,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1220,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5623,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1221,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5626,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1222,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1221,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5626,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1222,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5578,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5627+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9594,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5588,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5633,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+1217,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5636,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5637,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5638,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1016,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5639,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M", false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass", false,-1, 1,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass", false,-1, 1,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth", false,-1, 7,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth", false,-1, 7,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass", false,-1);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth", false,-1, 3,0);
        tracep->declBus(c+14120,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth", false,-1, 3,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni", false,-1);
        tracep->declBit(c+6099,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6107,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+6108,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6110,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6111,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6112,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6113,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6114,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6115,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+10062,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+10063,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10064,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10065,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10066,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10067,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10068,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10069,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+10070,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+10071,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+10072,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10073,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10074,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10075,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10076,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10077,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10078,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+10079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i a_ready", false,-1);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW", false,-1, 31,0);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+6118,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6119,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6120,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6121,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6122,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6123,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6124,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6125,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+6126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+6127,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6128,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6129,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6130,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6131,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6133,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6134,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+10080,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+10081,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10082,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10083,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10084,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10085,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10086,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10087,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+10088,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+10089,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+10090,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10091,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10092,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10093,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10094,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10095,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10096,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+10097,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6135,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest", false,-1, 1,0);
        tracep->declBus(c+10098,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant", false,-1, 1,0);
        tracep->declBit(c+6136,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6137,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6138,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6139,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6140,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6141,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6142,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6143,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6144,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+10099,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+10100,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+10104,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+10106,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+10107,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+6145,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid", false,-1);
        tracep->declBit(c+10108,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready", false,-1);
        tracep->declBit(c+6146,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_valid", false,-1);
        tracep->declBus(c+6147,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+6148,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+6149,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+6150,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+6151,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+6152,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+6153,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+6154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data d_ready", false,-1);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+12425,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged", false,-1);
        tracep->declBit(c+6155,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6161,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6162,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6164,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+6166,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6167,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6168,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6169,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6170,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6171,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6172,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6173,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6174,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6175,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6176,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6136,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6137,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6138,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6139,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6140,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6141,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6142,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6143,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6144,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+10099,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+10100,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10104,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10106,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+10107,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5918,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6177,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10111,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6178,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6177,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10111,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6178,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+10112,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6181,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+10113,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10112,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6181,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+10113,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+14124,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6135,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6182+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+10098,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6188,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+6145,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+6189,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+10108,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+6194,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1266,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+6195,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+6196,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13733,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14436,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14437,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14438,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14439,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14440,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14441,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14442,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14443,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14444,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14445,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14446,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14447,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14448,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14449,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+465+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+13997,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+13995,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+14142,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+14450,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14451,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14452,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14453,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14454,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14455,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14456,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14457,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14458,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14459,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14460,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14461,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14462,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14463,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14464,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14465,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14466,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14467,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14468,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14469,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14470,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14471,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14472,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14473,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14474,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14475,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14476,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14477,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14478,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14479,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14480,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14481,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14482,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14483,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14484,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14485,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14486,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14487,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+480+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+14244,"uart_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+13733,"uart_reg_pkg UART_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14436,"uart_reg_pkg UART_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14437,"uart_reg_pkg UART_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14438,"uart_reg_pkg UART_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14439,"uart_reg_pkg UART_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14440,"uart_reg_pkg UART_RDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14441,"uart_reg_pkg UART_WDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14442,"uart_reg_pkg UART_FIFO_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14443,"uart_reg_pkg UART_FIFO_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14444,"uart_reg_pkg UART_OVRD_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14445,"uart_reg_pkg UART_VAL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+14446,"uart_reg_pkg UART_TIMEOUT_CTRL_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+518+i*1,"uart_reg_pkg UART_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+14253,"i2c_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+13847,"i2c_reg_pkg I2C_INTR_STATE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14488,"i2c_reg_pkg I2C_INTR_ENABLE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14489,"i2c_reg_pkg I2C_INTR_TEST_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14490,"i2c_reg_pkg I2C_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14491,"i2c_reg_pkg I2C_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14492,"i2c_reg_pkg I2C_RDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14493,"i2c_reg_pkg I2C_FDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14494,"i2c_reg_pkg I2C_FIFO_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14495,"i2c_reg_pkg I2C_FIFO_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14496,"i2c_reg_pkg I2C_OVRD_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14497,"i2c_reg_pkg I2C_VAL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14498,"i2c_reg_pkg I2C_TIMING0_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14499,"i2c_reg_pkg I2C_TIMING1_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14500,"i2c_reg_pkg I2C_TIMING2_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14501,"i2c_reg_pkg I2C_TIMING3_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14502,"i2c_reg_pkg I2C_TIMING4_OFFSET", false,-1, 6,0);
        tracep->declBus(c+13846,"i2c_reg_pkg I2C_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14503,"i2c_reg_pkg I2C_TARGET_ID_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14504,"i2c_reg_pkg I2C_ACQDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14505,"i2c_reg_pkg I2C_TXDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14506,"i2c_reg_pkg I2C_STRETCH_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14507,"i2c_reg_pkg I2C_HOST_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        {int i; for (i=0; i<22; i++) {
                tracep->declBus(c+530+i*1,"i2c_reg_pkg I2C_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+13995,"rv_timer_reg_pkg N_HARTS", false,-1, 31,0);
        tracep->declBus(c+13995,"rv_timer_reg_pkg N_TIMERS", false,-1, 31,0);
        tracep->declBus(c+14142,"rv_timer_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+14450,"rv_timer_reg_pkg RV_TIMER_CTRL_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14484,"rv_timer_reg_pkg RV_TIMER_CFG0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14485,"rv_timer_reg_pkg RV_TIMER_TIMER_V_LOWER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14486,"rv_timer_reg_pkg RV_TIMER_TIMER_V_UPPER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14487,"rv_timer_reg_pkg RV_TIMER_COMPARE_LOWER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14508,"rv_timer_reg_pkg RV_TIMER_COMPARE_UPPER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14509,"rv_timer_reg_pkg RV_TIMER_INTR_ENABLE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14510,"rv_timer_reg_pkg RV_TIMER_INTR_STATE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+14511,"rv_timer_reg_pkg RV_TIMER_INTR_TEST0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<9; i++) {
                tracep->declBus(c+552+i*1,"rv_timer_reg_pkg RV_TIMER_PERMIT", true,(i+0), 3,0);}}
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+4555,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4563,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4823,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4824,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4825,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4826,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4827,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4828,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4830,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+4832,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+4833,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4834,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4835,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4836,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4837,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4838,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4839,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4841,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4842,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4843,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4844,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
    }
}
