

================================================================
== Vivado HLS Report for 'operator_float_div11'
================================================================
* Date:           Fri Aug 31 16:13:07 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div11_chunk_fu_122  |lut_div11_chunk  |    1|    1|    1|    1|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     305|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     246|
|Register         |        -|      -|     243|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     623|     852|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div11_chunk_fu_122  |lut_div11_chunk       |        0|      0|   14|   39|
    |operator_float_dibkb_U9     |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10    |operator_float_dicud  |        0|      0|  183|  131|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      0|  380|  301|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_220_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_353_p2             |     +    |      0|  0|  35|           3|          28|
    |new_exp_V_1_fu_229_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_215_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_243_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_266_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_192_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_225_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_205_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_210_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_278_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_fu_176_p2                |   icmp   |      0|  0|  18|          23|          22|
    |sel_tmp2_demorgan_fu_233_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_291_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_297_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_562_p3          |  select  |      0|  0|  23|           1|          23|
    |p_s_fu_283_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_248_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_254_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_271_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_198_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_1_fu_347_p3             |  select  |      0|  0|  28|           1|          28|
    |xf_V_fu_332_p3               |  select  |      0|  0|  28|           1|          28|
    |sel_tmp2_fu_237_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_261_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 305|          91|         211|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  169|         38|    1|         38|
    |grp_lut_div11_chunk_fu_122_d_V     |   62|         15|    2|         30|
    |grp_lut_div11_chunk_fu_122_r_in_V  |   15|          3|    4|         12|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  246|         56|    7|         80|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  37|   0|   37|          0|
    |call_ret10_i_i_reg_797_0                 |   2|   0|    2|          0|
    |call_ret11_i_i_reg_802_0                 |   2|   0|    2|          0|
    |call_ret12_i_i_reg_807_0                 |   2|   0|    2|          0|
    |call_ret13_i_i_reg_812_0                 |   2|   0|    2|          0|
    |call_ret3_i_i_reg_762_0                  |   2|   0|    2|          0|
    |call_ret4_i_i_reg_767_0                  |   2|   0|    2|          0|
    |call_ret5_i_i_reg_772_0                  |   2|   0|    2|          0|
    |call_ret6_i_i_reg_777_0                  |   2|   0|    2|          0|
    |call_ret7_i_i_reg_782_0                  |   2|   0|    2|          0|
    |call_ret8_i_i_reg_787_0                  |   2|   0|    2|          0|
    |call_ret9_i_i_reg_792_0                  |   2|   0|    2|          0|
    |d_chunk_V_10_reg_742                     |   2|   0|    2|          0|
    |d_chunk_V_11_reg_747                     |   2|   0|    2|          0|
    |d_chunk_V_12_reg_752                     |   2|   0|    2|          0|
    |d_chunk_V_13_reg_757                     |   2|   0|    2|          0|
    |d_chunk_V_1_reg_697                      |   2|   0|    2|          0|
    |d_chunk_V_2_reg_702                      |   2|   0|    2|          0|
    |d_chunk_V_3_reg_707                      |   2|   0|    2|          0|
    |d_chunk_V_4_reg_712                      |   2|   0|    2|          0|
    |d_chunk_V_5_reg_717                      |   2|   0|    2|          0|
    |d_chunk_V_6_reg_722                      |   2|   0|    2|          0|
    |d_chunk_V_7_reg_727                      |   2|   0|    2|          0|
    |d_chunk_V_8_reg_732                      |   2|   0|    2|          0|
    |d_chunk_V_9_reg_737                      |   2|   0|    2|          0|
    |d_chunk_V_reg_692                        |   2|   0|    2|          0|
    |grp_lut_div11_chunk_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_608                             |   1|   0|    1|          0|
    |new_exp_V_reg_585                        |   8|   0|    8|          0|
    |new_mant_V_1_reg_596                     |  23|   0|   23|          0|
    |p_Repl2_1_reg_656                        |   8|   0|    8|          0|
    |p_Repl2_2_reg_580                        |   1|   0|    1|          0|
    |reg_145                                  |   4|   0|    4|          0|
    |shift_V_1_reg_640                        |   8|   0|    8|          0|
    |shift_V_4_reg_645                        |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_614                |   3|   0|    8|          5|
    |shift_V_reg_635                          |   8|   0|    8|          0|
    |tmp_13_reg_681                           |  28|   0|   28|          0|
    |tmp_2_reg_676                            |  23|   0|   23|          0|
    |tmp_3_reg_621                            |   1|   0|    1|          0|
    |tmp_4_reg_629                            |   1|   0|    1|          0|
    |tmp_5_reg_651                            |   1|   0|    1|          0|
    |tmp_reg_603                              |   1|   0|    1|          0|
    |xf_V_reg_686                             |  28|   0|   28|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 243|   0|  248|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div11 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

