// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hw4_HH_
#define _hw4_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct hw4 : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > in_A_address0;
    sc_out< sc_logic > in_A_ce0;
    sc_in< sc_lv<32> > in_A_q0;
    sc_out< sc_lv<2> > in_B_0_address0;
    sc_out< sc_logic > in_B_0_ce0;
    sc_in< sc_lv<32> > in_B_0_q0;
    sc_out< sc_lv<2> > in_B_1_address0;
    sc_out< sc_logic > in_B_1_ce0;
    sc_in< sc_lv<32> > in_B_1_q0;
    sc_out< sc_lv<32> > out_r;
    sc_out< sc_logic > out_r_ap_vld;


    // Module declarations
    hw4(sc_module_name name);
    SC_HAS_PROCESS(hw4);

    ~hw4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > j_fu_156_p2;
    sc_signal< sc_lv<3> > j_reg_210;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln13_fu_150_p2;
    sc_signal< sc_lv<1> > icmp_ln15_fu_167_p2;
    sc_signal< sc_lv<1> > icmp_ln15_reg_220;
    sc_signal< sc_lv<32> > sum_fu_201_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > sum_0_reg_108;
    sc_signal< sc_lv<3> > j_0_reg_121;
    sc_signal< sc_lv<64> > zext_ln15_fu_162_p1;
    sc_signal< sc_lv<64> > zext_ln15_1_fu_187_p1;
    sc_signal< sc_lv<32> > select_ln15_fu_193_p3;
    sc_signal< sc_lv<32> > mul_ln15_fu_132_p1;
    sc_signal< sc_lv<3> > add_ln15_fu_173_p2;
    sc_signal< sc_lv<3> > select_ln15_1_fu_179_p3;
    sc_signal< sc_lv<32> > mul_ln15_fu_132_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln15_fu_173_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_icmp_ln13_fu_150_p2();
    void thread_icmp_ln15_fu_167_p2();
    void thread_in_A_address0();
    void thread_in_A_ce0();
    void thread_in_B_0_address0();
    void thread_in_B_0_ce0();
    void thread_in_B_1_address0();
    void thread_in_B_1_ce0();
    void thread_j_fu_156_p2();
    void thread_mul_ln15_fu_132_p1();
    void thread_mul_ln15_fu_132_p2();
    void thread_out_r();
    void thread_out_r_ap_vld();
    void thread_select_ln15_1_fu_179_p3();
    void thread_select_ln15_fu_193_p3();
    void thread_sum_fu_201_p2();
    void thread_zext_ln15_1_fu_187_p1();
    void thread_zext_ln15_fu_162_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
