INFO: [VRFC 10-2263] Analyzing Verilog file "f:/FPGA_Project/IP_lib/user/src/math/fixed/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/FPGA_Project/IP_lib/user/sim/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_divider
