AArch64 MP.RT.EL1+dsb-tlbiis-dsb+dsb-isb
{
  pa1 = 0;
  pa2 = 0;
  [PTE(x)] = (oa:PA(pa1));
  [PTE(y)] = (oa:PA(pa2));
  0:X0 = (valid:0);
  0:X1 = PTE(x);
  0:X2 = 1;
  0:X3 = y;
  0:X5 = x;
  1:X1 = y;
  1:X3 = x;
}

 P0              | P1           | P1.F             ;
 STR X0, [X1]    | LDR X0, [X1] | MOV X2, #1       ;
 DSB SY          | DSB SY       | ADR X13, L0      ;
 LSR X4, X5, #12 | ISB          | MSR ELR_EL1, X13 ;
 TLBI VAE1IS, X4 | LDR X2, [X3] | ERET             ;
 DSB SY          | L0:          |                  ;
 STR X2, [X3]    |              |                  ;

~exists (1:X0 = 1 /\ 1:X2 = 0)

