// Seed: 2625815667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  initial begin
    {1} = 1'h0;
  end
  type_6(
      1'd0, 1'b0, (id_4), id_2
  );
  logic id_5;
endmodule
