// Seed: 2893517062
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  supply0 id_3;
  wire id_4;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_6 = 32'd42,
    parameter id_8 = 32'd54
) (
    id_1,
    _id_2[-1-id_6 : 1],
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  inout reg id_4;
  module_0 modCall_1 (id_5);
  output wire id_3;
  inout logic [7:0] _id_2;
  inout wire id_1;
  parameter id_8 = 1;
  always id_4 <= 1;
  always $signed(id_8);
  ;
  union packed {
    logic id_9;
    logic id_10;
  } id_11;
  assign id_7 = id_5;
  logic [7:0][id_2 : -1  +  id_8] id_12;
endmodule
