<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.852+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d1' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.788+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.755+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we1' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.722+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.713+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce1' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.674+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.648+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address1' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.628+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.594+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.572+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d0' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.548+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.523+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we0' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.497+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.469+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce0' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.446+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.421+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address0' to 0." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.404+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.383+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_ndim' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.356+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.262+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_output_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.220+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_3_fwork' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.189+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.151+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_output_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.105+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_fwork' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.072+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:44.026+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_output_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.979+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_fwork' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.950+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_kernel_shape' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.918+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_fwork' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.881+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_3_bias_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.866+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_3_bias_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.835+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_3_bias_array_3' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.790+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_array_2' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.706+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.674+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_3_kernel_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.582+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.564+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_3_kernel_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.548+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_bias_array_5' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.482+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_bias_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.439+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_bias_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.405+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_array_4' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.374+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.324+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_kernel_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.298+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.263+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_kernel_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.236+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_output_array' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.184+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.152+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_output_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.123+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.096+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_output_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.069+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_bias_array_7' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:43.005+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_bias_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.952+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_bias_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.931+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_array_6' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.898+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.847+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_kernel_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.803+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.790+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_kernel_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.759+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_output_array' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.716+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.676+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_output_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.645+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.597+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_output_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.504+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_bias_array_1' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.431+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_kernel_array_0' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.369+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_output_array' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.307+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_output_numel' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.267+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_output_numel' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.251+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_output_ndim' will not be exposed as RTL port." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.239+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_output_ndim' is power-on initialization." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:42.212+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'phi' operation ('k') with incoming values : ('k', vlsiModel.c:100) (0 ns)&#xD;&#xA;&#x9;'mul' operation ('tmp_8', vlsiModel.c:102) (2.82 ns)&#xD;&#xA;&#x9;'add' operation ('sum8', vlsiModel.c:102) (3.53 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('B_addr', vlsiModel.c:102) (0 ns)&#xD;&#xA;&#x9;'load' operation ('B_load', vlsiModel.c:102) on array 'B' (2.77 ns)" projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:22.937+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:22.919+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.182+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.167+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.150+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.134+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.127+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.107+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.092+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.080+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'." projectName="vlsiModel" solutionName="solution1" date="2024-04-15T13:14:21.072+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
