[["Configuring multiple scan chains for minimum test time.", ["Sridhar Narayanan", "Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1992.279408", 5], ["Overall consideration of scan design and test generation.", ["Pao-Chuan Chen", "Bin-Da Liu", "Jhing-Fa Wang"], "https://doi.org/10.1109/ICCAD.1992.279407", 4], ["Configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices.", ["Y. H. Choi", "T. Jung"], "https://doi.org/10.1109/ICCAD.1992.279406", 4], ["An algorithm to reduce test application time in full scan designs.", ["Soo Young Lee", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1992.279405", 4], ["New channel segmentation model and associated routing algorithm for high performance FPGAs.", ["Surendra Burman", "Chandar Kamalanathan", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279404", 4], ["On channel segmentation design for row-based FPGAs.", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1992.279403", 4], ["VLSI design parsing (preliminary version).", ["Akhilesh Tyagi"], "https://doi.org/10.1109/ICCAD.1992.279402", 5], ["Aesthetic routing for transistor schematics.", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1992.279400", 4], ["A tutorial on logic synthesis for lookup-table based FPGAs.", ["Robert J. Francis"], "https://doi.org/10.1109/ICCAD.1992.279399", 8], ["An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs.", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1109/ICCAD.1992.279398", 6], ["Rectification method for lookup-table type FPGA's.", ["Yuji Kukimoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1992.279397", 8], ["AWE macromodels of VLSI interconnect for circuit simulation.", ["Seok-Yoon Kim", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279396", 7], ["Extension of the asymptotic waveform evaluation technique with the method of characteristics.", ["J. Eric Bracken", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279395", 5], ["Numerical integration algorithms and asymptotic waveform evaluation (AWE).", ["M. Murat Alaybeyi", "John Y. Lee", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279394", 4], ["Timing distribution in VHDL behavioral models.", ["Ashish S. Gadagkar", "James R. Armstrong"], "https://doi.org/10.1109/ICCAD.1992.279393", 8], ["McPOWER: a Monte Carlo approach to power estimation.", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1992.279392", 8], ["Exhaustive simulation need not require an exponential number of tests.", ["Daniel Brand"], "https://doi.org/10.1109/ICCAD.1992.279391", 4], ["A unified signal transition graph model for asynchronous control circuit synthesis.", ["Alexandre Yakovlev", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279390", 8], ["A generalized state assignment theory for transformation on signal transition graphs.", ["Peter Vanbekbergen", "Bill Lin", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1992.279389", 6], ["On the verification of state-coding in STGs.", ["Kuan-Jen Lin", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1992.279388", 5], ["Verifying clock schedules.", ["Thomas G. Szymanski", "Narendra V. Shenoy"], "https://doi.org/10.1109/ICCAD.1992.279387", 8], ["Graph algorithms for clock schedule optimization.", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279401", 5], ["Identification of critical paths in circuits with level-sensitive latches.", ["Timothy M. Burks", "Karem A. Sakallah", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.1992.279386", 5], ["Using constraint geometry to determine maximum rate pipeline clocking.", ["Chuan-Hua Chang", "Edward S. Davidson", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279385", 7], ["HIMALAYAS - a hierarchical compaction system with a minimized constraint set.", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1109/ICCAD.1992.279384", 8], ["Cloning techniques for hierarchical compaction.", ["Ravi Varadarajan", "Cyrus Bamji"], "https://doi.org/10.1109/ICCAD.1992.279383", 4], ["An optimal chip compaction method based on shortest path algorithm with automatic jog insertion.", ["Toru Awashima", "Wataru Yamamoto", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1992.279382", 4], ["MOSAIC: a tile-based datapath layout generator.", ["Goro Suzuki", "Tetsuya Yamamoto", "Kyoji Yuyama", "Kotaro Hirasawa"], "https://doi.org/10.1109/ICCAD.1992.279381", 5], ["Automatic compositional minimization in CTL model checking.", ["Massimiliano Chiodo", "Thomas R. Shiple", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1992.279379", 7], ["Verification of systems containing counters.", ["Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279378", 4], ["Automatic generation and verification of sufficient correctness properties for synchronous processors.", ["Filip Van Aelten", "Stan Y. Liao", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1992.279377", 5], ["Verification of asynchronous interface circuits with bounded wire delays.", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "https://doi.org/10.1109/ICCAD.1992.279376", 8], ["Delay and bus current evaluation in CMOS logic circuits.", ["Abdolreza Nabavi-Lishi", "Nicholas C. Rumin"], "https://doi.org/10.1109/ICCAD.1992.279375", 6], ["Power estimation tool for sub-micron CMOS VLSI circuits.", ["F. Rouatbi", "Baher Haroun", "Asim J. Al-Khalili"], "https://doi.org/10.1109/ICCAD.1992.279374", 6], ["A probabilistic timing approach to hot-carrier effect estimation.", ["Ping-Chung Li", "Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1992.279373", 4], ["CRIS: a test cultivation program for sequential VLSI circuits.", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1992.279372", 4], ["Portable parallel test generation for sequential circuits.", ["Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279371", 4], ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods.", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", 5], ["An effective methodology for functional pipelining.", ["Tsing-Fa Lee", "Allen C.-H. Wu", "Daniel Gajski", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1992.279369", 4], ["A scheduling method by stepwise expansion in high-level synthesis.", ["Hironori Komi", "Shoichiro Yamada", "Kunio Fukunaga"], "https://doi.org/10.1109/ICCAD.1992.279368", 4], ["Optimal synthesis of multichip architectures.", ["Catherine H. Gebotys"], "https://doi.org/10.1109/ICCAD.1992.279367", 4], ["Analytic macromodeling and simulation fo tightly-coupled mixed analog-digital circuits.", ["Yu-Hsu Chang", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1992.279366", 4], ["Automatic differentiation in circuit simulation and device modeling.", ["Peter Feldmann", "Robert C. Melville", "Shahriar Moinian"], "https://doi.org/10.1109/ICCAD.1992.279380", 6], ["A methodology for improved circuit simulation efficiency via topology-based variable accuracy device modeling.", ["Kimon W. Michaels", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1992.279365", 4], ["ETA: electrical-level timing analysis.", ["Ronn B. Brashear", "Douglas R. Holberg", "M. Ray Mercer", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279364", 5], ["An optimal probe testing algorithm for the connectivity verification of MCM substrates.", ["So-Zen Yao", "Nan-Chi Chou", "Chung-Kuan Cheng", "T. C. Hu"], "https://doi.org/10.1109/ICCAD.1992.279363", 4], ["E-PROOFS: a CMOS bridging fault simulator.", ["Gary S. Greenstein", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279362", 4], ["On the generation of small dictionaries for fault location.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279361", 8], ["Efficient partitioning and analysis of digital CMOS-circuits.", ["Uwe Hubner", "Heinrich Theodor Vierhaus"], "https://doi.org/10.1109/ICCAD.1992.279360", 4], ["Efficiency improvements for force-directed scheduling.", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", 6], ["Area optimization of multi-functional processing units.", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", 8], ["HYPER-LP: a system for power minimization using architectural transformations.", ["Anantha Chandrakasan", "Miodrag Potkonjak", "Jan M. Rabaey", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279357", 4], ["Maximally fast and arbitrarily fast implementation of linear computations.", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1992.279356", 5], ["Lazy-expansion symbolic expression approximation in SYNAP.", ["Steven J. Seda", "Marc G. R. Degrauwe", "Wolfgang Fichtner"], "https://doi.org/10.1109/ICCAD.1992.279355", 8], ["Accuate simplification of large symbolic formulae.", ["Francisco V. Fernandez", "Angel Rodriguez-Vazquez", "J. D. Martin", "Jose L. Huertas"], "https://doi.org/10.1109/ICCAD.1992.279354", 4], ["Behavioral simulation for noise in mixed-mode sampled-data systems.", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279353", 5], ["An efficient multi-view design model for real-time interactive synthesis.", ["Allen C.-H. Wu", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1992.279352", 4], ["Equivalent design representations and transformations for interactive scheduling.", ["Roger P. Ang", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1992.279351", 4], ["FICOM: a framework for incremental consistency maintenance in multi-representation, structural VLSI databases.", ["Robert C. Armstrong", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1992.279350", 8], ["False loops through resource sharing.", ["Leon Stok"], "https://doi.org/10.1109/ICCAD.1992.279349", 4], ["Timing analysis in high-level synthesis.", ["Andreas Kuehlmann", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1992.279348", 6], ["Accurate layout area and delay modeling for system level design.", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", 7], ["Ravel: assigned-delay compiled-code logic simulation.", ["Emily J. Shriver", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279346", 5], ["Parallel logic and fault simulation algorithms for shared memory vector machines.", ["Abdulla Bataineh", "Fusun Ozguner", "Imre Szauter"], "https://doi.org/10.1109/ICCAD.1992.279345", 4], ["Reconfigurable machine and its application to logic diagnosis.", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", 4], ["A logic simulation engine based on a modified data flow architecture.", ["Ausif Mahmood", "William I. Baker", "Jayantha A. Herath", "Anura P. Jayasumana"], "https://doi.org/10.1109/ICCAD.1992.279343", 4], ["Maze router without a grid map.", ["Jiri Soukup"], "https://doi.org/10.1109/ICCAD.1992.279342", 4], ["Detailed layer assignment for MCM routing.", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1992.279341", 4], ["A wire-length minimization algorithm for single-layer layouts.", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1992.279340", 4], ["System-level routing of mixed-signal ASICs in WREN.", ["Sujoy Mitra", "Sudip Nag", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1992.279339", 6], ["On average power dissipation and random pattern testability of CMOS combinational logic networks.", ["Amelia Shen", "Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1992.279338", 6], ["Efficient Boolean function matching.", ["Jerry R. Burch", "David E. Long"], "https://doi.org/10.1109/ICCAD.1992.279337", 4], ["ProperSYN: a portable parallel algorithm for logic synthesis.", ["Kaushik De", "Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279336", 5], ["A new algorithm for the binate covering problem and its application to the minimization of Boolean relations.", ["Seh-Woong Jeong", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279335", 4], ["A new approach to effective circuit clustering.", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1992.279334", 6], ["A probabilistic multicommodity-flow solution to circuit clustering problems.", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1992.279333", 4], ["Optimal replication for min-cut partitioning.", ["L. James Hwang", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1992.279332", 4], ["Efficient techniques for inductance extraction of complex 3-D geometries.", ["Mattan Kamon", "Michael J. Tsuk", "C. Smithhisler", "Jacob White"], "https://doi.org/10.1109/ICCAD.1992.279331", 5], ["An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines.", ["Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1109/ICCAD.1992.279330", 6], ["Time domain analysis of nonuniform frequency dependent high-speed interconnects.", ["Sanjay L. Manney", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1992.279329", 5], ["Engineering education: trends and needs (panel).", ["Stephen W. Director", "Jonathan Allen", "J. Duley"], "https://dl.acm.org/citation.cfm?id=305617", 0], ["A zero-skew clock routing scheme for VLSI circuits.", ["Ying-Meng Li", "Marwan A. Jabri"], "https://doi.org/10.1109/ICCAD.1992.279328", 6], ["Zero skew clock routing in multiple-clock synchronous systems.", ["Wasim Khan", "Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279327", 4], ["HERO: hierarchical EMC-constrained routing.", ["Dirk Theune", "Ralf Thiele", "Thomas Lengauer", "Anja Feldmann"], "https://doi.org/10.1109/ICCAD.1992.279326", 5], ["Perfect-balance planar clock routing with minimal path-length.", ["Qing Zhu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1992.279325", 4], ["Design of system interface modules.", ["Jane S. Sun", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279324", 4], ["A partitioning algorithm for system-level synthesis.", ["G. Menez", "Michel Auguin", "Fernand Boeri", "C. Carriere"], "https://doi.org/10.1109/ICCAD.1992.279323", 6], ["Synthesis fo the hardware/software interface in microcontroller-based systems.", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1992.279322", 8], ["Assignment of global memory elements for multi-process VHDL specifications.", ["Heinrich Kramer", "Jens Muller"], "https://doi.org/10.1109/ICCAD.1992.279321", 6], ["Performance optimization of sequential circuits by eliminating retiming bottlenecks.", ["Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1109/ICCAD.1992.279320", 6], ["Exploiting multi-cycle false paths in the performance optimization of sequential circuits.", ["Pranav Ashar", "Sujit Dey", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1992.279319", 8], ["Valid clocking in wavepipelined circuits.", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279318", 8], ["Precise timing verification of logic circuits under combined delay model.", ["Shinji Kimura", "Shigemi Kashima", "Hiromasa Haneda"], "https://doi.org/10.1109/ICCAD.1992.279317", 4], ["DECOR - tightly integrated Design Control and Observation.", ["Elisabeth Kupitz", "Jurgen Tacken"], "https://doi.org/10.1109/ICCAD.1992.279316", 6], ["Incorporating design flow management in a framework based CAD system.", ["Peter Bingley", "K. Olav ten Bosch", "Pieter van der Wolf"], "https://doi.org/10.1109/ICCAD.1992.279315", 8], ["DAMOCLES: an observer-based approach to design tracking.", ["Venu Vasudevan", "Yves Mathys", "Jim Tolar"], "https://doi.org/10.1109/ICCAD.1992.279314", 6], ["Test generation for delay faults in non-scan and partial scan sequential circuits.", ["Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1992.279313", 6], ["An efficient non-enumerative method to estimate path delay fault coverage.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279312", 8], ["COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits.", ["Lakshmi N. Reddy", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279311", 7], ["Automatic synthesis of 3D asynchronous state machines.", ["Kenneth Y. Yun", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279310", 5], ["Automatic gate-level synthesis of speed-independent circuits.", ["Peter A. Beerel", "Teresa H. Y. Meng"], "https://doi.org/10.1109/ICCAD.1992.279309", 6], ["SHILPA: a high-level synthesis system for self-timed circuits.", ["Venkatesh Akella", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.1992.279308", 5], ["Accurate net models for placement improvement by network flow methods.", ["Konrad Doll", "Frank M. Johannes", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1992.279307", 4], ["Three-phase chip planning - an improved top-down chip planning strategy.", ["Bernd Schurmann", "Joachim Altmeyer", "Gerhard Zimmermann"], "https://doi.org/10.1109/ICCAD.1992.279306", 8], ["Area minimization for general floorplans.", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1992.279305", 4], ["Behavioral synthesis for testability.", ["Chung-Hsing Chen", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1992.279304", 4], ["Behavioral synthesis for easy testability in data path scheduling.", ["Tien-Chien Lee", "Wayne H. Wolf", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1992.279303", 4], ["A comparative study of design for testability methods using high-level and gate-level descriptions.", ["Vivek Chickermane", "Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279302", 5], ["Exact two-level minimization of hazard-free logic with multiple-input changes.", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279301", 5], ["Hazard-non-increasing gate-level optimization algorithms.", ["David S. Kung"], "https://doi.org/10.1109/ICCAD.1992.279300", 4]]