{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652043066765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652043066777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:51:06 2022 " "Processing started: Sun May 08 23:51:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652043066777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043066777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_computer_lab_3 -c single_cycle_computer_lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_computer_lab_3 -c single_cycle_computer_lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043066777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652043067823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652043067823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_computer_datapath_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_computer_datapath_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_computer_datapath_verilog " "Found entity 1: single_cycle_computer_datapath_verilog" {  } { { "single_cycle_computer_datapath_verilog.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_gen " "Found entity 1: constant_value_gen" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/constant_value_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_128x8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_128x8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_128x8bit " "Found entity 1: memory_128x8bit" {  } { { "memory_128x8bit.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/memory_128x8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_bit_two_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file w_bit_two_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_bit_two_to_one_mux " "Found entity 1: w_bit_two_to_one_mux" {  } { { "w_bit_two_to_one_mux.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_bit_four_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file w_bit_four_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_bit_four_to_one_mux " "Found entity 1: w_bit_four_to_one_mux" {  } { { "w_bit_four_to_one_mux.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_four_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotofourdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file twotofourdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwotoFourDecoder " "Found entity 1: TwotoFourDecoder" {  } { { "TwotoFourDecoder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/TwotoFourDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_two.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_two " "Found entity 1: registers_two" {  } { { "registers_two.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/registers_two.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "alu_unit.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/alu_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extender " "Found entity 1: immediate_extender" {  } { { "immediate_extender.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/immediate_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/barrel_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_computer_datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_computer_datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_computer_datapath " "Found entity 1: single_cycle_computer_datapath" {  } { { "single_cycle_computer_datapath.bdf" "" { Schematic "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_computer_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_computer_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_computer_controller " "Found entity 1: single_cycle_computer_controller" {  } { { "single_cycle_computer_controller.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_computer_all.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_computer_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_computer_all " "Found entity 1: single_cycle_computer_all" {  } { { "single_cycle_computer_all.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tester_module.v(53) " "Verilog HDL warning at tester_module.v(53): extended using \"x\" or \"z\"" {  } { { "tester_module.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652043083672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_module " "Found entity 1: tester_module" {  } { { "tester_module.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_tb " "Found entity 1: computer_tb" {  } { { "computer_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/computer_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652043083682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043083682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tester_module " "Elaborating entity \"tester_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652043083792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegisterOut_0_expected tester_module.v(14) " "Verilog HDL or VHDL warning at tester_module.v(14): object \"RegisterOut_0_expected\" assigned a value but never read" {  } { { "tester_module.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652043083792 "|tester_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FLAG_OUT_expected tester_module.v(15) " "Verilog HDL warning at tester_module.v(15): object FLAG_OUT_expected used but never assigned" {  } { { "tester_module.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652043083792 "|tester_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle_computer_all single_cycle_computer_all:dut " "Elaborating entity \"single_cycle_computer_all\" for hierarchy \"single_cycle_computer_all:dut\"" {  } { { "tester_module.v" "dut" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle_computer_controller single_cycle_computer_all:dut\|single_cycle_computer_controller:controller " "Elaborating entity \"single_cycle_computer_controller\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_controller:controller\"" {  } { { "single_cycle_computer_all.v" "controller" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle_computer_datapath_verilog single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath " "Elaborating entity \"single_cycle_computer_datapath_verilog\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\"" {  } { { "single_cycle_computer_all.v" "datapath" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|alu_unit:b2v_ALU " "Elaborating entity \"alu_unit\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|alu_unit:b2v_ALU\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_ALU" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|instruction_memory:b2v_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|instruction_memory:b2v_inst\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.v(8) " "Net \"mem.data_a\" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 "|single_cycle_computer_all|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.v(8) " "Net \"mem.waddr_a\" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 "|single_cycle_computer_all|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.v(8) " "Net \"mem.we_a\" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 "|single_cycle_computer_all|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_two single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|registers_two:b2v_inst1 " "Elaborating entity \"registers_two\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|registers_two:b2v_inst1\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst1" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|constant_value_gen:b2v_inst10 " "Elaborating entity \"constant_value_gen\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|constant_value_gen:b2v_inst10\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst10" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|barrel_shifter:b2v_inst107 " "Elaborating entity \"barrel_shifter\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|barrel_shifter:b2v_inst107\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst107" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|constant_value_gen:b2v_inst109 " "Elaborating entity \"constant_value_gen\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|constant_value_gen:b2v_inst109\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst109" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_two_to_one_mux single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|w_bit_two_to_one_mux:b2v_inst113 " "Elaborating entity \"w_bit_two_to_one_mux\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|w_bit_two_to_one_mux:b2v_inst113\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst113" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|data_memory:b2v_inst3 " "Elaborating entity \"data_memory\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|data_memory:b2v_inst3\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst3" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_two_to_one_mux single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|w_bit_two_to_one_mux:b2v_inst4 " "Elaborating entity \"w_bit_two_to_one_mux\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|w_bit_two_to_one_mux:b2v_inst4\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst4" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extender single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|immediate_extender:b2v_inst5 " "Elaborating entity \"immediate_extender\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|immediate_extender:b2v_inst5\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst5" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7 " "Elaborating entity \"register_file\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst7" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_two single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7\|registers_two:R0 " "Elaborating entity \"registers_two\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7\|registers_two:R0\"" {  } { { "register_file.v" "R0" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_four_to_one_mux single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7\|w_bit_four_to_one_mux:mux_000_0 " "Elaborating entity \"w_bit_four_to_one_mux\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|register_file:b2v_inst7\|w_bit_four_to_one_mux:mux_000_0\"" {  } { { "register_file.v" "mux_000_0" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|full_adder:b2v_inst8 " "Elaborating entity \"full_adder\" for hierarchy \"single_cycle_computer_all:dut\|single_cycle_computer_datapath_verilog:datapath\|full_adder:b2v_inst8\"" {  } { { "single_cycle_computer_datapath_verilog.v" "b2v_inst8" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043083932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[31\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[31\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[31\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[30\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[30\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[30\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[29\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[29\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[29\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[28\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[28\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[28\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[27\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[27\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[27\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[26\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[26\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[26\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[25\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[25\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[25\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[24\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[24\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[24\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[23\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[23\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[23\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[22\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[22\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[22\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[21\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[21\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[21\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[20\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[20\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[20\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[19\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[19\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[19\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[18\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[18\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[18\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[17\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[17\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[17\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[16\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[16\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[16\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[15\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[15\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[15\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[14\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[14\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[14\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[13\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[13\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[13\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[12\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[12\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[12\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[11\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[11\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[11\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[10\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[10\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[10\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[9\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[9\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[9\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[8\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[8\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[8\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[7\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[7\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[7\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[6\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[6\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[6\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[5\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[5\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[5\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "single_cycle_computer_all:dut\|FLAG_OUT\[4\] " "Net \"single_cycle_computer_all:dut\|FLAG_OUT\[4\]\" is missing source, defaulting to GND" {  } { { "single_cycle_computer_all.v" "FLAG_OUT\[4\]" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652043084072 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652043084072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652043084582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/output_files/single_cycle_computer_lab_3.map.smsg " "Generated suppressed messages file C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/output_files/single_cycle_computer_lab_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043084672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652043084902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652043084902 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "tester_module.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652043084962 "|tester_module|a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652043084962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652043084962 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652043084962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652043084962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652043085002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:51:25 2022 " "Processing ended: Sun May 08 23:51:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652043085002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652043085002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652043085002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652043085002 ""}
