{
  "module_name": "dcn21_hubp.h",
  "hash_id": "91629c6489792e4fe680c5d46bda88fa5d906c7042a78880e48b26addae921b1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn21/dcn21_hubp.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_DCN21_DCN21_HUBP_H_\n#define DAL_DC_DCN21_DCN21_HUBP_H_\n\n#include \"../dcn20/dcn20_hubp.h\"\n#include \"../dcn10/dcn10_hubp.h\"\n\n#define TO_DCN21_HUBP(hubp)\\\n\tcontainer_of(hubp, struct dcn21_hubp, base)\n\n#define HUBP_REG_LIST_DCN21(id)\\\n\tHUBP_REG_LIST_DCN2_COMMON(id),\\\n\tSRI(FLIP_PARAMETERS_3, HUBPREQ, id),\\\n\tSRI(FLIP_PARAMETERS_4, HUBPREQ, id),\\\n\tSRI(FLIP_PARAMETERS_5, HUBPREQ, id),\\\n\tSRI(FLIP_PARAMETERS_6, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_5, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_6, HUBPREQ, id)\n\n#define HUBP_MASK_SH_LIST_DCN21_COMMON(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN_SHARE_COMMON(mask_sh),\\\n\tHUBP_MASK_SH_LIST_DCN_VM(mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SURFACE_CONFIG, ROTATION_ANGLE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SURFACE_CONFIG, H_MIRROR_EN, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS, DST_Y_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS, VRATIO_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS_C, VRATIO_PREFETCH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR, MC_VM_SYSTEM_APERTURE_LOW_ADDR, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR, MC_VM_SYSTEM_APERTURE_HIGH_ADDR, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_DST_Y_OFFSET, mask_sh), \\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_CHUNK_HDL_ADJUST, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_ADDRESS_HIGH, DMDATA_ADDRESS_HIGH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_UPDATED, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_REPEAT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_SIZE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_UPDATED, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_REPEAT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_SIZE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_QOS_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_QOS_LEVEL, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_DL_DELTA, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_STATUS, DMDATA_DONE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_0, DST_Y_PER_VM_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_0, DST_Y_PER_ROW_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_1, REFCYC_PER_PTE_GROUP_FLIP_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_2, REFCYC_PER_META_CHUNK_FLIP_L, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_VREADY_AT_OR_AFTER_VSYNC, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_DISABLE_STOP_DATA_DURING_VM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, HUBPREQ_MASTER_UPDATE_LOCK_STATUS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL2, SURFACE_GSL_ENABLE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL2, SURFACE_TRIPLE_BUFFER_ENABLE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_3, REFCYC_PER_VM_GROUP_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_4, REFCYC_PER_VM_REQ_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_5, REFCYC_PER_PTE_GROUP_FLIP_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_6, REFCYC_PER_META_CHUNK_FLIP_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_5, REFCYC_PER_VM_GROUP_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_6, REFCYC_PER_VM_REQ_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, VM_GROUP_SIZE, mask_sh)\n\n#define HUBP_MASK_SH_LIST_DCN21(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN21_COMMON(mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_TILING_CONFIG, RB_ALIGNED, mask_sh)\n\n\nstruct dcn21_hubp {\n\tstruct hubp base;\n\tstruct dcn_hubp_state state;\n\tconst struct dcn_hubp2_registers *hubp_regs;\n\tconst struct dcn_hubp2_shift *hubp_shift;\n\tconst struct dcn_hubp2_mask *hubp_mask;\n\tint PLAT_54186_wa_chroma_addr_offset;\n};\n\nbool hubp21_construct(\n\tstruct dcn21_hubp *hubp21,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn_hubp2_registers *hubp_regs,\n\tconst struct dcn_hubp2_shift *hubp_shift,\n\tconst struct dcn_hubp2_mask *hubp_mask);\n\nvoid apply_DEDCN21_142_wa_for_hostvm_deadline(\n\t\tstruct hubp *hubp,\n\t\tstruct _vcs_dpi_display_dlg_regs_st *dlg_attr);\n\nvoid hubp21_program_deadline(\n\t\tstruct hubp *hubp,\n\t\tstruct _vcs_dpi_display_dlg_regs_st *dlg_attr,\n\t\tstruct _vcs_dpi_display_ttu_regs_st *ttu_attr);\n\nvoid hubp21_program_requestor(\n\t\tstruct hubp *hubp,\n\t\tstruct _vcs_dpi_display_rq_regs_st *rq_regs);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}