Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 22:10:25 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I_timing_summary_routed.rpt -rpx I_timing_summary_routed.rpx -warn_on_violation
| Design       : I
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                   58        0.178        0.000                      0                   58        1.743        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.093}        4.186           238.892         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.163        0.000                      0                   58        0.178        0.000                      0                   58        1.743        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 2.474ns (60.829%)  route 1.593ns (39.171%))
  Logic Levels:           13  (CARRY4=10 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.576 r  Y_reg[15]_i_19/O[1]
                         net (fo=1, routed)           0.216     8.792    Y_reg[15]_i_19_n_6
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.123     8.915 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000     8.915    Y[15]_i_6_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.171 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    Y_reg[15]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.336 r  Y_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.336    Y0[17]
    SLICE_X42Y12         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[17]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 2.417ns (60.272%)  route 1.593ns (39.728%))
  Logic Levels:           13  (CARRY4=10 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.576 r  Y_reg[15]_i_19/O[1]
                         net (fo=1, routed)           0.216     8.792    Y_reg[15]_i_19_n_6
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.123     8.915 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000     8.915    Y[15]_i_6_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.171 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    Y_reg[15]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.279 r  Y_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.279    Y0[16]
    SLICE_X42Y12         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[16]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 2.361ns (59.709%)  route 1.593ns (40.291%))
  Logic Levels:           12  (CARRY4=9 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.576 r  Y_reg[15]_i_19/O[1]
                         net (fo=1, routed)           0.216     8.792    Y_reg[15]_i_19_n_6
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.123     8.915 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000     8.915    Y[15]_i_6_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     9.223 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.223    Y0[15]
    SLICE_X42Y11         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[15]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 2.331ns (59.401%)  route 1.593ns (40.599%))
  Logic Levels:           12  (CARRY4=9 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.576 r  Y_reg[15]_i_19/O[1]
                         net (fo=1, routed)           0.216     8.792    Y_reg[15]_i_19_n_6
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.123     8.915 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000     8.915    Y[15]_i_6_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.193 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.193    Y0[14]
    SLICE_X42Y11         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[14]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 2.216ns (57.765%)  route 1.620ns (42.235%))
  Logic Levels:           12  (CARRY4=9 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.521 r  Y_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.243     8.764    Y_reg[15]_i_19_n_7
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  Y[15]_i_7/O
                         net (fo=1, routed)           0.000     8.888    Y[15]_i_7_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     9.105 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.105    Y0[13]
    SLICE_X42Y11         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[13]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 2.119ns (56.670%)  route 1.620ns (43.330%))
  Logic Levels:           12  (CARRY4=9 LUT2=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.116 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.142 r  Y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[7]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.250 r  Y_reg[11]_i_39/O[0]
                         net (fo=2, routed)           0.387     6.636    Y_reg[11]_i_39_n_7
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     6.906 r  Y_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.906    Y_reg[11]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.072 r  Y_reg[15]_i_59/O[1]
                         net (fo=2, routed)           0.274     7.347    O[4][10]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.123     7.470 r  Y[11]_i_35/O
                         net (fo=1, routed)           0.000     7.470    Y[11]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.663 r  Y_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.663    Y_reg[11]_i_33_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.774 r  Y_reg[15]_i_53/O[0]
                         net (fo=1, routed)           0.319     8.093    Y_reg[15]_i_53_n_7
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.217 r  Y[11]_i_18/O
                         net (fo=1, routed)           0.000     8.217    Y[11]_i_18_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.410 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.410    Y_reg[11]_i_15_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.521 r  Y_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.243     8.764    Y_reg[15]_i_19_n_7
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  Y[15]_i_7/O
                         net (fo=1, routed)           0.000     8.888    Y[15]_i_7_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     9.008 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.008    Y0[12]
    SLICE_X42Y11         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.802     9.116    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.342     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.076     9.499    Y_reg[12]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 2.065ns (56.716%)  route 1.576ns (43.284%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.117 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265     6.154 r  Y_reg[7]_i_23/O[2]
                         net (fo=2, routed)           0.323     6.476    Y_reg[7]_i_23_n_5
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.127     6.603 r  Y[11]_i_42/O
                         net (fo=1, routed)           0.000     6.603    Y[11]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.712 r  Y_reg[11]_i_34/O[1]
                         net (fo=2, routed)           0.274     6.987    O[4][6]
    SLICE_X44Y9          LUT2 (Prop_lut2_I0_O)        0.123     7.110 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000     7.110    Y[7]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.303 r  Y_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.303    Y_reg[7]_i_22_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.414 r  Y_reg[11]_i_33/O[0]
                         net (fo=1, routed)           0.366     7.780    Y_reg[11]_i_33_n_7
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.904 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000     7.904    Y[7]_i_18_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.097 r  Y_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.097    Y_reg[7]_i_13_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.263 r  Y_reg[11]_i_15/O[1]
                         net (fo=1, routed)           0.216     8.479    Y_reg[11]_i_15_n_6
    SLICE_X42Y10         LUT2 (Prop_lut2_I1_O)        0.123     8.602 r  Y[11]_i_5/O
                         net (fo=1, routed)           0.000     8.602    Y[11]_i_5_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.910 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.910    Y0[11]
    SLICE_X42Y10         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.803     9.117    CLK_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.342     9.460    
                         clock uncertainty           -0.035     9.424    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.076     9.500    Y_reg[11]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 2.035ns (56.356%)  route 1.576ns (43.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.117 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265     6.154 r  Y_reg[7]_i_23/O[2]
                         net (fo=2, routed)           0.323     6.476    Y_reg[7]_i_23_n_5
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.127     6.603 r  Y[11]_i_42/O
                         net (fo=1, routed)           0.000     6.603    Y[11]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.712 r  Y_reg[11]_i_34/O[1]
                         net (fo=2, routed)           0.274     6.987    O[4][6]
    SLICE_X44Y9          LUT2 (Prop_lut2_I0_O)        0.123     7.110 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000     7.110    Y[7]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.303 r  Y_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.303    Y_reg[7]_i_22_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.414 r  Y_reg[11]_i_33/O[0]
                         net (fo=1, routed)           0.366     7.780    Y_reg[11]_i_33_n_7
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.904 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000     7.904    Y[7]_i_18_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.097 r  Y_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.097    Y_reg[7]_i_13_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.263 r  Y_reg[11]_i_15/O[1]
                         net (fo=1, routed)           0.216     8.479    Y_reg[11]_i_15_n_6
    SLICE_X42Y10         LUT2 (Prop_lut2_I1_O)        0.123     8.602 r  Y[11]_i_5/O
                         net (fo=1, routed)           0.000     8.602    Y[11]_i_5_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     8.880 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.880    Y0[10]
    SLICE_X42Y10         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.803     9.117    CLK_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.342     9.460    
                         clock uncertainty           -0.035     9.424    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.076     9.500    Y_reg[10]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.920ns (54.499%)  route 1.603ns (45.501%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.117 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265     6.154 r  Y_reg[7]_i_23/O[2]
                         net (fo=2, routed)           0.323     6.476    Y_reg[7]_i_23_n_5
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.127     6.603 r  Y[11]_i_42/O
                         net (fo=1, routed)           0.000     6.603    Y[11]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.712 r  Y_reg[11]_i_34/O[1]
                         net (fo=2, routed)           0.274     6.987    O[4][6]
    SLICE_X44Y9          LUT2 (Prop_lut2_I0_O)        0.123     7.110 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000     7.110    Y[7]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.303 r  Y_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.303    Y_reg[7]_i_22_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.414 r  Y_reg[11]_i_33/O[0]
                         net (fo=1, routed)           0.366     7.780    Y_reg[11]_i_33_n_7
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.904 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000     7.904    Y[7]_i_18_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.097 r  Y_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.097    Y_reg[7]_i_13_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.208 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.243     8.451    Y_reg[11]_i_15_n_7
    SLICE_X42Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.575 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000     8.575    Y[11]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     8.792 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.792    Y0[9]
    SLICE_X42Y10         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.803     9.117    CLK_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.342     9.460    
                         clock uncertainty           -0.035     9.424    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.076     9.500    Y_reg[9]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 tap_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.186ns  (CLK rise@4.186ns - CLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.823ns (53.211%)  route 1.603ns (46.789%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.117 - 4.186 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  tap_reg[5][2]/Q
                         net (fo=4, routed)           0.397     5.889    tap_reg_n_0_[5][2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265     6.154 r  Y_reg[7]_i_23/O[2]
                         net (fo=2, routed)           0.323     6.476    Y_reg[7]_i_23_n_5
    SLICE_X45Y9          LUT2 (Prop_lut2_I0_O)        0.127     6.603 r  Y[11]_i_42/O
                         net (fo=1, routed)           0.000     6.603    Y[11]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     6.712 r  Y_reg[11]_i_34/O[1]
                         net (fo=2, routed)           0.274     6.987    O[4][6]
    SLICE_X44Y9          LUT2 (Prop_lut2_I0_O)        0.123     7.110 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000     7.110    Y[7]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.303 r  Y_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.303    Y_reg[7]_i_22_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.414 r  Y_reg[11]_i_33/O[0]
                         net (fo=1, routed)           0.366     7.780    Y_reg[11]_i_33_n_7
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.904 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000     7.904    Y[7]_i_18_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.097 r  Y_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.097    Y_reg[7]_i_13_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.208 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.243     8.451    Y_reg[11]_i_15_n_7
    SLICE_X42Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.575 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000     8.575    Y[11]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     8.695 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.695    Y0[8]
    SLICE_X42Y10         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.186     4.186 r  
    AU32                                              0.000     4.186 r  CLK (IN)
                         net (fo=0)                   0.000     4.186    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.231    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.803     9.117    CLK_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.342     9.460    
                         clock uncertainty           -0.035     9.424    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.076     9.500    Y_reg[8]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tap_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.938%)  route 0.118ns (54.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.828     2.276    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  tap_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.100     2.376 r  tap_reg[1][9]/Q
                         net (fo=1, routed)           0.118     2.494    tap_reg_n_0_[1][9]
    SLICE_X39Y9          FDRE                                         r  tap_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.090     2.781    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  tap_reg[2][9]/C
                         clock pessimism             -0.504     2.276    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.040     2.316    tap_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tap_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.925%)  route 0.145ns (55.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  tap_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[1][1]/Q
                         net (fo=1, routed)           0.145     2.537    tap_reg_n_0_[1][1]
    SLICE_X38Y6          FDRE                                         r  tap_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.091     2.782    CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  tap_reg[2][1]/C
                         clock pessimism             -0.470     2.311    
    SLICE_X38Y6          FDRE (Hold_fdre_C_D)         0.037     2.348    tap_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tap_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.928%)  route 0.139ns (54.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  tap_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  tap_reg[4][5]/Q
                         net (fo=1, routed)           0.139     2.497    tap_reg_n_0_[4][5]
    SLICE_X47Y9          FDRE                                         r  tap_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  tap_reg[5][5]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.038     2.292    tap_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tap_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.717%)  route 0.146ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.824     2.272    CLK_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  tap_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.100     2.372 r  tap_reg[4][0]/Q
                         net (fo=1, routed)           0.146     2.518    tap_reg_n_0_[4][0]
    SLICE_X45Y8          FDRE                                         r  tap_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  tap_reg[5][0]/C
                         clock pessimism             -0.470     2.274    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.038     2.312    tap_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.053%)  route 0.150ns (55.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  tap_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  tap_reg[4][4]/Q
                         net (fo=1, routed)           0.150     2.508    tap_reg_n_0_[4][4]
    SLICE_X45Y8          FDRE                                         r  tap_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  tap_reg[5][4]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.043     2.297    tap_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  tap_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  tap_reg[4][2]/Q
                         net (fo=1, routed)           0.148     2.506    tap_reg_n_0_[4][2]
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  tap_reg[5][2]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.038     2.292    tap_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.118ns (40.814%)  route 0.171ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  tap_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[1][3]/Q
                         net (fo=1, routed)           0.171     2.563    tap_reg_n_0_[1][3]
    SLICE_X39Y7          FDRE                                         r  tap_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.090     2.781    CLK_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  tap_reg[2][3]/C
                         clock pessimism             -0.470     2.310    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.036     2.346    tap_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tap_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.309%)  route 0.168ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.824     2.272    CLK_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  tap_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.100     2.372 r  tap_reg[3][7]/Q
                         net (fo=11, routed)          0.168     2.540    tap_reg_n_0_[3][7]
    SLICE_X45Y8          FDRE                                         r  tap_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  tap_reg[4][7]/C
                         clock pessimism             -0.470     2.274    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.040     2.314    tap_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tap_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.726%)  route 0.206ns (67.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.828     2.276    CLK_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  tap_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.100     2.376 r  tap_reg[2][5]/Q
                         net (fo=11, routed)          0.206     2.582    tap_reg[2]__0[5]
    SLICE_X43Y7          FDRE                                         r  tap_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.086     2.777    CLK_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  tap_reg[3][5]/C
                         clock pessimism             -0.470     2.306    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.038     2.344    tap_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Destination:            tap_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.093ns period=4.186ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.977%)  route 0.213ns (68.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.824     2.272    CLK_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  tap_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.100     2.372 r  tap_reg[3][8]/Q
                         net (fo=15, routed)          0.213     2.585    tap_reg_n_0_[3][8]
    SLICE_X43Y9          FDRE                                         r  tap_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.086     2.777    CLK_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  tap_reg[4][8]/C
                         clock pessimism             -0.490     2.286    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.039     2.325    tap_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.093 }
Period(ns):         4.186
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         4.186       2.777      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y11   Y_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y11   Y_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y11   Y_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y12   Y_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y12   Y_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y8    Y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y8    Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y8    Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.186       3.486      SLICE_X42Y9    Y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X39Y6    tap_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X39Y6    tap_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X39Y6    tap_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X39Y6    tap_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X38Y6    tap_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y12   Y_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y12   Y_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X46Y10   tap_reg[5][9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X38Y7    tap_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X39Y9    tap_reg[1][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y11   Y_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y12   Y_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y12   Y_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y8    Y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.093       1.743      SLICE_X42Y8    Y_reg[2]/C



