Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:03:18 -0000
Received: from icoremail.net (unknown [209.85.214.181])
	by mail-app2 (Coremail) with SMTP id by_KCgCn36RPPO1bzcWYAQ--.44995S3;
	Thu, 15 Nov 2018 17:28:49 +0800 (CST)
Received: from mail-pl1-f181.google.com (unknown [209.85.214.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XUlNPO1bGQVDAA--.14215S3;
	Thu, 15 Nov 2018 17:28:45 +0800 (CST)
Received: by mail-pl1-f181.google.com with SMTP id a14so4611452plm.12
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 01:28:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:sender:precedence:list-id;
        bh=Oc1r04JTlKRGeARm0UdyCdgjp+0u6kNEuptQh2ahzt0=;
        b=TsSG3mBLGhu00Fq3yQu/wmlmPxFEEwhv5a/arkJDlId2hz7VsRfnsg8DdqeH7vTjkk
         4JUUqqrhzOhXfFv7Q/NPS74XAoS0ce3yRQZQ6BPWtLKRGS/YJOYSlm4cxGtWxEDr5jFt
         +awt14954V/9SBt7NMFCt9mttOp6GQk4m7hIx/U6jYgikhT0NlPaHRdzvSlOxpBHPSUu
         hE+HszCisIvS9GD78cwIeztL7hB4Pxwe5IYVAlN/xz/WJHK5U2UYwNIOr8TytpFjMnXY
         PeEmPDja31q0iCpGScvnKcYpRNyx6lSmS3Tuxy8u5c6twfFIVDTO5/wm6xq/Xqh0KZlR
         zPMA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com
X-Gm-Message-State: AGRZ1gKUOTSGd7mkohZiMW3diy9hKCpGX3P0oQfduOAaMqB7h9M8OGgq
	lnzjib9AArD64UGcqR3oM/RE7OEpeqx2Z4P601ZdzhFBoIL+OGKwdw==
X-Received: by 2002:a17:902:6b4b:: with SMTP id g11-v6mr5480906plt.213.1542274125215;
        Thu, 15 Nov 2018 01:28:45 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp328333pju;
        Thu, 15 Nov 2018 01:28:43 -0800 (PST)
X-Google-Smtp-Source: AJdET5cgL0okBFZ1ToSSLTWiZ2nXs7As5ifn89cMau5VPDn07v72WFVzSOY7NyojSMbGwvbFWGV/
X-Received: by 2002:a62:f54f:: with SMTP id n76mr5625695pfh.59.1542274123801;
        Thu, 15 Nov 2018 01:28:43 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542274123; cv=none;
        d=google.com; s=arc-20160816;
        b=yL3TsIfhbkA/GvtxNZrxRAJRAQTGvnRpvO+bywiKCKCWO4Yk2OkR+fvqwESATpdA3L
         ddTyEpauoe+HzQlCHPoKqlZP4OykSB2DHNlEKOkONtUciedICY3h74wMwcajvEbL0QHe
         1v3YveX4w8bbKxVSDfBZtPDInKzg6ZopJgOZr9zGEP/wGCEFYd2EiZs52S3pxzcozcz9
         deW7lth5sN9jqCA3WhbCa5vTpf6QYeNE5U1j3zgAcLTDlBHOPoaD/BjgY+Rq8v2F6qGB
         TWv2f9Vfu/V09gMYTzceL3NO6N2HmQc29i07f8BOZR8wb/TbnyEpzE1J/8IOeb3BjVrA
         jBkg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:message-id:date:subject:cc:to:from;
        bh=Oc1r04JTlKRGeARm0UdyCdgjp+0u6kNEuptQh2ahzt0=;
        b=lqDFjRknZl7ns4/+hZhp3/rOy41eg9Yh2EOJjbw4vNhHSznu5zWcosMEKB/DYT5dPR
         W8uHCSi5QX/N27YWQmXZycVlBdRs8UuWvfbmi4xxv6YRvvBkweOaUqhA6aAcfxa2gaGW
         9mcbQY8Y/xUITkF/AiC3Uhsp8lilJA2+Ue1JMe/RUDKXehR/MJ8/1HaBJsktZlGuv0N4
         4UB6uYyoR6Sjq5Unmf4DrMaJVBoaIhbxuj5rLomWIw6T2B1odiUrxW779XSbHW++OEaX
         lHE/00HJwK1VdHXgVLHvvxkMygPTsdLK2dL/8mN4x/XeOM4/2BPMlBfZgu3fl8YtEHe2
         2yPA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b15si6700972plm.431.2018.11.15.01.28.28;
        Thu, 15 Nov 2018 01:28:43 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729047AbeKOTfX (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 14:35:23 -0500
Received: from inva021.nxp.com ([92.121.34.21]:37368 "EHLO inva021.nxp.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727265AbeKOTfX (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 14:35:23 -0500
Received: from inva021.nxp.com (localhost [127.0.0.1])
        by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 7324820013D;
        Thu, 15 Nov 2018 10:28:21 +0100 (CET)
Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14])
        by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 0AFE820012F;
        Thu, 15 Nov 2018 10:28:17 +0100 (CET)
Received: from titan.ap.freescale.net (TITAN.ap.freescale.net [10.192.208.233])
        by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 5472D402AC;
        Thu, 15 Nov 2018 17:28:11 +0800 (SGT)
From: Yinbo Zhu <yinbo.zhu@nxp.com>
To: yinbo.zhu@nxp.com, Catalin Marinas <catalin.marinas@arm.com>,
        Will Deacon <will.deacon@arm.com>, linux-kernel@vger.kernel.org
Cc: xiaobo.xie@nxp.com, ran.wang_1@nxp.com,
        linux-arm-kernel@lists.infradead.org,
        Rajesh Bhagat <rajesh.bhagat@nxp.com>
Subject: [PATCH v1] arch: arm64: add ARM64 specific fucntions required for ehci fsl driver
Date: Thu, 15 Nov 2018 17:23:57 +0800
Message-Id: <20181115092357.1556-1-yinbo.zhu@nxp.com>
X-Mailer: git-send-email 2.14.1
X-Virus-Scanned: ClamAV using ClamSMTP
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XUlNPO1bGQVDAA--.14215S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7uryfKrWfZry8Jw4kKF4UJwb_yoW8KrWDpF
	W29as8tw4YgF13A3Z3JF47tryayryrtF4Uta4UXFWqkw45Zry8WFsYyry5Ca4kXr4rAw45
	ZFs3Ca4UWayjvrUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9ab7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2IjII80xcxEwVAKI48JMxvI42IY
	6xIIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0x
	vEx4A2jsIE14v26F4UJVW0owCYIxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IY
	c2Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7
	v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF
	1VAY17CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJr
	UvcSsGvfC2KfnxnUUI43ZEXa7IUn_-PUUUUUU==

From: Rajesh Bhagat <rajesh.bhagat@nxp.com>

Add set/clear bits functions for ARM platform which are used by ehci fsl
driver

Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com>
Signed-off-by: Yinbo Zhu <yinbo.zhu@nxp.com>
---
 arch/arm64/include/asm/io.h |   29 +++++++++++++++++++++++++++++
 1 files changed, 29 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/include/asm/io.h b/arch/arm64/include/asm/io.h
index e97b861..0dc4334 100644
--- a/arch/arm64/include/asm/io.h
+++ b/arch/arm64/include/asm/io.h
@@ -185,6 +185,35 @@ extern void __iomem *ioremap_cache(phys_addr_t phys_addr, size_t size);
 #define iowrite32be(v,p)	({ __iowmb(); __raw_writel((__force __u32)cpu_to_be32(v), p); })
 #define iowrite64be(v,p)	({ __iowmb(); __raw_writeq((__force __u64)cpu_to_be64(v), p); })
 
+/* access ports */
+#define setbits32(_addr, _v) iowrite32be(ioread32be(_addr) |  (_v), (_addr))
+#define clrbits32(_addr, _v) iowrite32be(ioread32be(_addr) & ~(_v), (_addr))
+
+#define setbits16(_addr, _v) iowrite16be(ioread16be(_addr) |  (_v), (_addr))
+#define clrbits16(_addr, _v) iowrite16be(ioread16be(_addr) & ~(_v), (_addr))
+
+#define setbits8(_addr, _v) iowrite8(ioread8(_addr) |  (_v), (_addr))
+#define clrbits8(_addr, _v) iowrite8(ioread8(_addr) & ~(_v), (_addr))
+
+/* Clear and set bits in one shot.  These macros can be used to clear and
+ * set multiple bits in a register using a single read-modify-write.  These
+ * macros can also be used to set a multiple-bit bit pattern using a mask,
+ * by specifying the mask in the 'clear' parameter and the new bit pattern
+ * in the 'set' parameter.
+ */
+
+#define clrsetbits_be32(addr, clear, set) \
+	iowrite32be((ioread32be(addr) & ~(clear)) | (set), (addr))
+#define clrsetbits_le32(addr, clear, set) \
+	iowrite32le((ioread32le(addr) & ~(clear)) | (set), (addr))
+#define clrsetbits_be16(addr, clear, set) \
+	iowrite16be((ioread16be(addr) & ~(clear)) | (set), (addr))
+#define clrsetbits_le16(addr, clear, set) \
+	iowrite16le((ioread16le(addr) & ~(clear)) | (set), (addr))
+#define clrsetbits_8(addr, clear, set) \
+	iowrite8((ioread8(addr) & ~(clear)) | (set), (addr))
+
+
 /*
  * Convert a physical pointer to a virtual kernel pointer for /dev/mem
  * access
-- 
1.7.1
