Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/Xilinx2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 781eccf99ea34b1a98aa5a964ccc08f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ADC_CLKtb_behav xil_defaultlib.ADC_CLKtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC_CLKsimu
Compiling module xil_defaultlib.ADC_CLKtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_CLKtb_behav
