[{"DBLP title": "High-level Modeling of Manufacturing Faults in Deep Neural Network Accelerators.", "DBLP authors": ["Shamik Kundu", "Ahmet Soyyigit", "Khaza Anuarul Hoque", "Kanad Basu"], "year": 2020, "MAG papers": [{"PaperId": 3033788476, "PaperTitle": "high level modeling of manufacturing faults in deep neural network accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of missouri": 2.0, "university of texas at dallas": 2.0}}, {"PaperId": 3101923770, "PaperTitle": "high level modeling of manufacturing faults in deep neural network accelerators", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at dallas": 2.0, "university of missouri": 2.0}}], "source": "ES"}, {"DBLP title": "Storage Based Built-In Test Pattern Generation Method for Close-to-Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 3048096308, "PaperTitle": "storage based built in test pattern generation method for close to functional broadside tests", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Reduced Fault Coverage as a Target for Design Scaffolding Security.", "DBLP authors": ["Irith Pomeranz", "Sandip Kundu"], "year": 2020, "MAG papers": [{"PaperId": 3048014776, "PaperTitle": "reduced fault coverage as a target for design scaffolding security", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "SCARF: Detecting Side-Channel Attacks at Real-time using Low-level Hardware Features.", "DBLP authors": ["Han Wang", "Hossein Sayadi", "Setareh Rafatirad", "Avesta Sasan", "Houman Homayoun"], "year": 2020, "MAG papers": [{"PaperId": 3045670632, "PaperTitle": "scarf detecting side channel attacks at real time using low level hardware features", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"george mason university": 2.0, "california state university long beach": 1.0, "university of california davis": 2.0}}], "source": "ES"}, {"DBLP title": "A CMOS OxRAM-Based Neuron Circuit Hardened with Enclosed Layout Transistors for Aerospace Applications.", "DBLP authors": ["Pablo Ilha Vaz", "Patrick Girard", "Arnaud Virazel", "Hassen Aziza"], "year": 2020, "MAG papers": [{"PaperId": 3047838354, "PaperTitle": "a cmos oxram based neuron circuit hardened with enclosed layout transistors for aerospace applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 3.0, "aix marseille university": 1.0}}], "source": "ES"}, {"DBLP title": "Soft Error Tolerance of Power-Supply-Noise Hardened Latches.", "DBLP authors": ["Yukiya Miura", "Yuya Kinoshita"], "year": 2020, "MAG papers": [{"PaperId": 3047742326, "PaperTitle": "soft error tolerance of power supply noise hardened latches", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tokyo metropolitan university": 2.0}}, {"PaperId": 3023083278, "PaperTitle": "soft error tolerance of power supply noise hardened latches", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On the testing of special memories in GPGPUs.", "DBLP authors": ["Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2020, "MAG papers": [{"PaperId": 3047909993, "PaperTitle": "on the testing of special memories in gpgpus", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Temporary Laser Fault Injection into Flash Memory: Calibration, Enhanced Attacks, and Countermeasures.", "DBLP authors": ["Kathrin Garb", "Johannes Obermaier"], "year": 2020, "MAG papers": [{"PaperId": 3048155831, "PaperTitle": "temporary laser fault injection into flash memory calibration enhanced attacks and countermeasures", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"fraunhofer society": 2.0}}], "source": "ES"}, {"DBLP title": "Representing Gate-Level SET Faults by Multiple SEU Faults at RTL.", "DBLP authors": ["Ahmet Cagri Bagbaba", "Maksim Jenihhin", "Raimund Ubar", "Christian Sauer"], "year": 2020, "MAG papers": [{"PaperId": 3047845480, "PaperTitle": "representing gate level set faults by multiple seu faults at rtl", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 2.0, "tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "PISA: Power-robust Multiprocessor Design for Space Applications.", "DBLP authors": ["Aleksandar Simevski", "Oliver Schrape", "Carlos Benito", "Milos Krstic", "Marko S. Andjelkovic"], "year": 2020, "MAG papers": [{"PaperId": 3047722408, "PaperTitle": "pisa power robust multiprocessor design for space applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"leibniz institute for neurobiology": 4.0}}], "source": "ES"}, {"DBLP title": "On-Chip Delay Measurement for Degradation Detection And Its Evaluation under Accelerated Life Test.", "DBLP authors": ["Yousuke Miyake", "Takaaki Kato", "Seiji Kajihara", "Masao Aso", "Haruji Futami", "Satoshi Matsunaga", "Yukiya Miura"], "year": 2020, "MAG papers": [{"PaperId": 3048254788, "PaperTitle": "on chip delay measurement for degradation detection and its evaluation under accelerated life test", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 3.0, "tokyo metropolitan university": 1.0}}], "source": "ES"}, {"DBLP title": "A self-scrubbing scheme for embedded systems in radiation environments.", "DBLP authors": ["Yufan Lu", "Xiaojun Zhai", "Sangeet Saha", "Shoaib Ehsan", "Klaus D. McDonald-Maier"], "year": 2020, "MAG papers": [{"PaperId": 3048157798, "PaperTitle": "a self scrubbing scheme for embedded systems in radiation environments", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of essex": 5.0}}], "source": "ES"}, {"DBLP title": "Lightweight Protection of Cryptographic Hardware Accelerators against Differential Fault Analysis.", "DBLP authors": ["Ana Lasheras", "Ramon Canal", "Eva Rodr\u00edguez", "Luca Cassano"], "year": 2020, "MAG papers": [{"PaperId": 3048190688, "PaperTitle": "lightweight protection of cryptographic hardware accelerators against differential fault analysis", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 3.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive End-to-end Solution for a Secure and Dynamic Mixed-signal 1687 System.", "DBLP authors": ["Michele Portolan", "R. Silveira Feitoza", "Ghislain Takam Tchendjou", "Vincent Reynaud", "Kalpana Senthamarai Kannan", "Manuel Barrag\u00e1n", "Emmanuel Simeu", "Paolo Maistri", "Lorena Anghel", "R\u00e9gis Leveugle", "Salvador Mir"], "year": 2020, "MAG papers": [{"PaperId": 3047449516, "PaperTitle": "a comprehensive end to end solution for a secure and dynamic mixed signal 1687 system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 11.0}}], "source": "ES"}, {"DBLP title": "Defect Characterization of Spintronic-based Neuromorphic Circuits.", "DBLP authors": ["Christopher M\u00fcnch", "Mehdi B. Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 3047966047, "PaperTitle": "defect characterization of spintronic based neuromorphic circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Development and Application of Embedded Test Instruments to Digital, Analog/RFs and Secure ICs.", "DBLP authors": ["Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Bastien Deveautour", "Sophie Dupuis", "Hassan El Badawi", "Marie-Lise Flottes", "Patrick Girard", "Vincent Kerz\u00e8rho", "Laurent Latorre", "Fran\u00e7ois Lef\u00e8vre", "Bruno Rouzeyre", "Emanuele Valea", "T. Vayssade", "Arnaud Virazel"], "year": 2020, "MAG papers": [{"PaperId": 3047679781, "PaperTitle": "development and application of embedded test instruments to digital analog rfs and secure ics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 14.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Encoded Check Driven Concurrent Error Detection in Particle Filters for Nonlinear State Estimation.", "DBLP authors": ["Chandramouli N. Amarnath", "Md Imran Momtaz", "Abhijit Chatterjee"], "year": 2020, "MAG papers": [{"PaperId": 3048193514, "PaperTitle": "encoded check driven concurrent error detection in particle filters for nonlinear state estimation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Explainability and Dependability Analysis of Learning Automata based AI Hardware.", "DBLP authors": ["Rishad A. Shafik", "Adrian Wheeldon", "Alex Yakovlev"], "year": 2020, "MAG papers": [{"PaperId": 3047761023, "PaperTitle": "explainability and dependability analysis of learning automata based ai hardware", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"newcastle university": 3.0}}], "source": "ES"}, {"DBLP title": "A Test Sensitization State Compaction Method on Controller Augmentation.", "DBLP authors": ["Yuki Ikegaya", "Toshinori Hosokawa", "Yuta Ishiyama", "Hiroshi Yamazaki"], "year": 2020, "MAG papers": [{"PaperId": 3048254402, "PaperTitle": "a test sensitization state compaction method on controller augmentation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"college of industrial technology": 2.0, "nihon university": 2.0}}], "source": "ES"}, {"DBLP title": "Muon-Ra: Quantum random number generation from cosmic rays.", "DBLP authors": ["Homer Gamil", "Pranav Mehta", "Eduardo Chielle", "Adriano Di Giovanni", "Mohammed Nabeel", "Francesco Arneodo", "Michail Maniatakos"], "year": 2020, "MAG papers": [{"PaperId": 3048292857, "PaperTitle": "muon ra quantum random number generation from cosmic rays", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"new york university abu dhabi": 7.0}}], "source": "ES"}, {"DBLP title": "A Secure Scan Controller for Protecting Logic Locking.", "DBLP authors": ["Quang-Linh Nguyen", "Emanuele Valea", "Marie-Lise Flottes", "Sophie Dupuis", "Bruno Rouzeyre"], "year": 2020, "MAG papers": [{"PaperId": 3048034242, "PaperTitle": "a secure scan controller for protecting logic locking", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 5.0}}], "source": "ES"}, {"DBLP title": "An ECC-Based Repair Approach with an Offset-Repair CAM for Mitigating the MBUs Affecting Repair CAM.", "DBLP authors": ["Panagiota Papavramidou", "Michael Nicolaidis", "Patrick Girard"], "year": 2020, "MAG papers": [{"PaperId": 3047759883, "PaperTitle": "an ecc based repair approach with an offset repair cam for mitigating the mbus affecting repair cam", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 1.0, "grenoble institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Anomalous Behavior Detection Method for IoT Devices by Extracting Application-Specific Power Behaviors.", "DBLP authors": ["Kazunari Takasaki", "Kento Hasegawa", "Ryoichi Kida", "Nozomu Togawa"], "year": 2020, "MAG papers": [{"PaperId": 3047958114, "PaperTitle": "an anomalous behavior detection method for iot devices by extracting application specific power behaviors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"waseda university": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of Aging on Soft Error Susceptibility in CMOS Circuits.", "DBLP authors": ["Ambika Prasad Shah", "Patrick Girard"], "year": 2020, "MAG papers": [{"PaperId": 3048013713, "PaperTitle": "impact of aging on soft error susceptibility in cmos circuits", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 1.0, "indian institutes of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Dependable Deep Learning: Towards Cost-Efficient Resilience of Deep Neural Network Accelerators against Soft Errors and Permanent Faults.", "DBLP authors": ["Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3048132237, "PaperTitle": "dependable deep learning towards cost efficient resilience of deep neural network accelerators against soft errors and permanent faults", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Low Capture Power Oriented X-Identification-Filling Co-Optimization Method.", "DBLP authors": ["Toshinori Hosokawa", "Kenichiro Misawa", "Hiroshi Yamazaki", "Masayoshi Yoshimura", "Masayuki Arai"], "year": 2020, "MAG papers": [{"PaperId": 3047647967, "PaperTitle": "a low capture power oriented x identification filling co optimization method", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"college of industrial technology": 3.0, "nihon university": 1.0, "kyoto sangyo university": 1.0}}], "source": "ES"}, {"DBLP title": "Industrial Practices in Low-Power Robust Design.", "DBLP authors": ["C. P. Ravikumar"], "year": 2020, "MAG papers": [{"PaperId": 3048242432, "PaperTitle": "industrial practices in low power robust design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "In-Circuit Mitigation Approach of Single Event Transients for 45nm Flip-Flops.", "DBLP authors": ["Sarah Azimi", "Corrado De Sio", "Luca Sterpone"], "year": 2020, "MAG papers": [{"PaperId": 3047658693, "PaperTitle": "in circuit mitigation approach of single event transients for 45nm flip flops", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Security Vulnerability Assessment to Identify the Potential Risks in A Critical Embedded Application.", "DBLP authors": ["Zahra Kazemi", "Mahdi Fazeli", "David H\u00e9ly", "Vincent Beroulle"], "year": 2020, "MAG papers": [{"PaperId": 3047223920, "PaperTitle": "hardware security vulnerability assessment to identify the potential risks in a critical embedded application", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of grenoble": 3.0, "bogazici university": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluation on Hardware-Trojan Detection at Gate-Level IP Cores Utilizing Machine Learning Methods.", "DBLP authors": ["Tatsuki Kurihara", "Kento Hasegawa", "Nozomu Togawa"], "year": 2020, "MAG papers": [{"PaperId": 3047759510, "PaperTitle": "evaluation on hardware trojan detection at gate level ip cores utilizing machine learning methods", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"waseda university": 3.0}}], "source": "ES"}, {"DBLP title": "Single Phase Clock Based Radiation Tolerant D Flip-flop Circuit.", "DBLP authors": ["Abhishek Jain", "Andrea Veggetti", "Dennis Crippa", "Antonio Benfante", "Simone Gerardin", "Marta Bagatin"], "year": 2020, "MAG papers": [{"PaperId": 3047305285, "PaperTitle": "single phase clock based radiation tolerant d flip flop circuit", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of padua": 2.0, "stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "Leveraging CMOS Aging for Efficient Microelectronics Design.", "DBLP authors": ["Antonio Leonel Hern\u00e1ndez Mart\u00ednez", "S. Saqib Khursheed", "Daniele Rossi"], "year": 2020, "MAG papers": [{"PaperId": 3048228499, "PaperTitle": "leveraging cmos aging for efficient microelectronics design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of liverpool": 2.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging reuse and endurance by efficient mapping and placement for NVM-based FPGAs.", "DBLP authors": ["Jo\u00e3o Paulo Cardoso de Lima", "Rafael F\u00e3o de Moura", "Luigi Carro"], "year": 2020, "MAG papers": [{"PaperId": 3048237441, "PaperTitle": "leveraging reuse and endurance by efficient mapping and placement for nvm based fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Spiking Neuron Hardware-Level Fault Modeling.", "DBLP authors": ["Sarah A. El-Sayed", "Theofilos Spyrou", "Antonios Pavlidis", "Engin Afacan", "Luis A. Camu\u00f1as-Mesa", "Bernab\u00e9 Linares-Barranco", "Haralampos-G. D. Stratigopoulos"], "year": 2020, "MAG papers": [{"PaperId": 3156503953, "PaperTitle": "spiking neuron hardware level fault modeling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3037580049, "PaperTitle": "spiking neuron hardware level fault modeling", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paris": 5.0, "spanish national research council": 2.0}}], "source": "ES"}, {"DBLP title": "Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano", "Andrea Mazzeo", "Antonio Miele"], "year": 2020, "MAG papers": [{"PaperId": 3047723463, "PaperTitle": "error modeling for image processing filters accelerated onto sram based fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Automatic Fault Simulators for Diagnosis of Analog Systems.", "DBLP authors": ["Tommaso Melis", "Emmanuel Simeu", "Etienne Auvray"], "year": 2020, "MAG papers": [{"PaperId": 3048170192, "PaperTitle": "automatic fault simulators for diagnosis of analog systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of grenoble": 2.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Reduced-Precision DWC for Mixed-Precision GPUs.", "DBLP authors": ["Fernando Fernandes dos Santos", "Marcelo Brandalero", "Pedro Martins Basso", "Michael H\u00fcbner", "Luigi Carro", "Paolo Rech"], "year": 2020, "MAG papers": [{"PaperId": 3047797728, "PaperTitle": "reduced precision dwc for mixed precision gpus", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brandenburg university of technology": 2.0, "universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Error Resilient Machine Learning for Safety-Critical Systems: Position Paper.", "DBLP authors": ["Karthik Pattabiraman", "Guanpeng Li", "Zitao Chen"], "year": 2020, "MAG papers": [{"PaperId": 3047918252, "PaperTitle": "error resilient machine learning for safety critical systems position paper", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling Cross-Layer Reliability and Functional Safety Assessment Through ML-Based Compact Models.", "DBLP authors": ["Dan Alexandrescu", "Aneesh Balakrishnan", "Thomas Lange", "Maximilien Glorieux"], "year": 2020, "MAG papers": [{"PaperId": 3047848036, "PaperTitle": "enabling cross layer reliability and functional safety assessment through ml based compact models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Machine Learning Clustering Techniques for Selective Mitigation of Critical Design Features.", "DBLP authors": ["Thomas Lange", "Aneesh Balakrishnan", "Maximilien Glorieux", "Dan Alexandrescu", "Luca Sterpone"], "year": 2020, "MAG papers": [{"PaperId": 3099613315, "PaperTitle": "machine learning clustering techniques for selective mitigation of critical design features", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"instituto politecnico nacional": 1.0}}, {"PaperId": 3048039335, "PaperTitle": "machine learning clustering techniques for selective mitigation of critical design features", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"instituto politecnico nacional": 1.0}}], "source": "ES"}, {"DBLP title": "A Framework and Protocol for Dynamic Management of Fault Tolerant Systems in Harsh Environments.", "DBLP authors": ["Eduardo Weber W\u00e4chter", "Server Kasap", "Xiaojun Zhai", "Shoaib Ehsan", "Klaus D. McDonald-Maier"], "year": 2020, "MAG papers": [{"PaperId": 3035796673, "PaperTitle": "a framework and protocol for dynamic management of fault tolerant systems in harsh environments", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of essex": 5.0}}], "source": "ES"}, {"DBLP title": "Life-Time Prognostics of Dependable VLSI-SoCs using Machine-learning.", "DBLP authors": ["Leila Bagheriye", "Ghazanfar Ali", "Hans G. Kerkhoff"], "year": 2020, "MAG papers": [{"PaperId": 3048270805, "PaperTitle": "life time prognostics of dependable vlsi socs using machine learning", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of twente": 3.0}}], "source": "ES"}, {"DBLP title": "Fast BCH 1-Bit Error Correction Combined with Fast Multi-Bit Error Detection.", "DBLP authors": ["Christian Schulz-Hanke"], "year": 2020, "MAG papers": [{"PaperId": 3048133106, "PaperTitle": "fast bch 1 bit error correction combined with fast multi bit error detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of potsdam": 1.0}}], "source": "ES"}]