<annotationInfo>
<item  id="14" filename="fir.c" linenumber="60" name="i_cast" contextFuncName="fir" moduleName="fir" rtlName="i_cast_fu_133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="15" filename="fir.c" linenumber="60" name="tmp" contextFuncName="fir" moduleName="fir" rtlName="tmp_fu_137_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="20" filename="fir.c" linenumber="61" name="tmp_1" contextFuncName="fir" moduleName="fir" rtlName="tmp_1_fu_145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="23" filename="fir.c" linenumber="65" name="tmp_2" contextFuncName="fir" moduleName="fir" rtlName="grp_fu_126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="24" filename="fir.c" linenumber="65" name="tmp_3" contextFuncName="fir" moduleName="fir" rtlName="tmp_3_fu_151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="27" filename="fir.c" linenumber="65" name="tmp_4" contextFuncName="fir" moduleName="fir" rtlName="tmp_4_fu_156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="36" filename="fir.c" linenumber="68" name="tmp_5" contextFuncName="fir" moduleName="fir" rtlName="tmp_5_fu_160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="39" filename="fir.c" linenumber="68" name="tmp_6" contextFuncName="fir" moduleName="fir" rtlName="fir_mul_32s_32s_3bkb_U1" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="40" filename="fir.c" linenumber="68" name="acc_1" contextFuncName="fir" moduleName="fir" rtlName="acc_1_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
<item  id="41" filename="fir.c" linenumber="60" name="i_1" contextFuncName="fir" moduleName="fir" rtlName="grp_fu_126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/ramdas/Work/Learning/CPP_Learning/PP4FPGA_HLS/getting_started_vivado_hls/my_ver"><\/item>
</annotationInfo>
