INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab3/lab3.srcs/sources_1/imports/design_sources/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab3/lab3.srcs/sources_1/imports/design_sources/somador4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity somador4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab3/lab3.srcs/sources_1/imports/design_sources/codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity codificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab3/lab3.srcs/sim_1/imports/simulation_sources/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
