ARM GAS  /tmp/ccP7V3In.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM3_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM3_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  /tmp/ccP7V3In.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  44:Core/Src/tim.c ****   htim3.Instance = TIM3;
  52              		.loc 1 44 3 is_stmt 1 view .LVU5
  53              		.loc 1 44 18 is_stmt 0 view .LVU6
  54 0014 1348     		ldr	r0, .L7
  55 0016 144A     		ldr	r2, .L7+4
  56 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  57              		.loc 1 45 3 is_stmt 1 view .LVU7
  58              		.loc 1 45 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccP7V3In.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 0026 8023     		movs	r3, #128
  73 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  74              		.loc 1 50 3 is_stmt 1 view .LVU17
  75              		.loc 1 50 23 is_stmt 0 view .LVU18
  76 002a 0323     		movs	r3, #3
  77 002c 0393     		str	r3, [sp, #12]
  51:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 51 3 is_stmt 1 view .LVU19
  52:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 52 3 view .LVU20
  80              		.loc 1 52 24 is_stmt 0 view .LVU21
  81 002e 0122     		movs	r2, #1
  82 0030 0592     		str	r2, [sp, #20]
  53:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  83              		.loc 1 53 3 is_stmt 1 view .LVU22
  54:Core/Src/tim.c ****   sConfig.IC1Filter = 10;
  84              		.loc 1 54 3 view .LVU23
  85              		.loc 1 54 21 is_stmt 0 view .LVU24
  86 0032 0A23     		movs	r3, #10
  87 0034 0793     		str	r3, [sp, #28]
  55:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  88              		.loc 1 55 3 is_stmt 1 view .LVU25
  56:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  89              		.loc 1 56 3 view .LVU26
  90              		.loc 1 56 24 is_stmt 0 view .LVU27
  91 0036 0992     		str	r2, [sp, #36]
  57:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  92              		.loc 1 57 3 is_stmt 1 view .LVU28
  58:Core/Src/tim.c ****   sConfig.IC2Filter = 10;
  93              		.loc 1 58 3 view .LVU29
  94              		.loc 1 58 21 is_stmt 0 view .LVU30
  95 0038 0B93     		str	r3, [sp, #44]
  59:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  96              		.loc 1 59 3 is_stmt 1 view .LVU31
  97              		.loc 1 59 7 is_stmt 0 view .LVU32
  98 003a 03A9     		add	r1, sp, #12
  99 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 100              	.LVL1:
 101              		.loc 1 59 6 view .LVU33
 102 0040 50B9     		cbnz	r0, .L5
 103              	.L2:
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 104              		.loc 1 63 3 is_stmt 1 view .LVU34
 105              		.loc 1 63 37 is_stmt 0 view .LVU35
 106 0042 0023     		movs	r3, #0
 107 0044 0193     		str	r3, [sp, #4]
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 108              		.loc 1 64 3 is_stmt 1 view .LVU36
ARM GAS  /tmp/ccP7V3In.s 			page 4


 109              		.loc 1 64 33 is_stmt 0 view .LVU37
 110 0046 0293     		str	r3, [sp, #8]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 111              		.loc 1 65 3 is_stmt 1 view .LVU38
 112              		.loc 1 65 7 is_stmt 0 view .LVU39
 113 0048 01A9     		add	r1, sp, #4
 114 004a 0648     		ldr	r0, .L7
 115 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 116              	.LVL2:
 117              		.loc 1 65 6 view .LVU40
 118 0050 28B9     		cbnz	r0, .L6
 119              	.L1:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c **** }
 120              		.loc 1 73 1 view .LVU41
 121 0052 0DB0     		add	sp, sp, #52
 122              	.LCFI2:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0054 5DF804FB 		ldr	pc, [sp], #4
 127              	.L5:
 128              	.LCFI3:
 129              		.cfi_restore_state
  61:Core/Src/tim.c ****   }
 130              		.loc 1 61 5 is_stmt 1 view .LVU42
 131 0058 FFF7FEFF 		bl	Error_Handler
 132              	.LVL3:
 133 005c F1E7     		b	.L2
 134              	.L6:
  67:Core/Src/tim.c ****   }
 135              		.loc 1 67 5 view .LVU43
 136 005e FFF7FEFF 		bl	Error_Handler
 137              	.LVL4:
 138              		.loc 1 73 1 is_stmt 0 view .LVU44
 139 0062 F6E7     		b	.L1
 140              	.L8:
 141              		.align	2
 142              	.L7:
 143 0064 00000000 		.word	.LANCHOR0
 144 0068 00040040 		.word	1073742848
 145              		.cfi_endproc
 146              	.LFE130:
 148              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_Encoder_MspInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_Encoder_MspInit:
 156              	.LVL5:
ARM GAS  /tmp/ccP7V3In.s 			page 5


 157              	.LFB132:
  74:Core/Src/tim.c **** /* TIM8 init function */
  75:Core/Src/tim.c **** void MX_TIM8_Init(void)
  76:Core/Src/tim.c **** {
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  84:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  85:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
  90:Core/Src/tim.c ****   htim8.Instance = TIM8;
  91:Core/Src/tim.c ****   htim8.Init.Prescaler = 24-1;
  92:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  93:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
  94:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  95:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
  96:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  97:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 102:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 119:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 120:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 121:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 122:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****     Error_Handler();
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 128:Core/Src/tim.c ****   {
 129:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /tmp/ccP7V3In.s 			page 6


 130:Core/Src/tim.c ****   }
 131:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 132:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 133:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 134:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 135:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 136:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 137:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 138:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 145:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** }
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 150:Core/Src/tim.c **** {
 158              		.loc 1 150 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 32
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 150 1 is_stmt 0 view .LVU46
 163 0000 00B5     		push	{lr}
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 89B0     		sub	sp, sp, #36
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 40
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 170              		.loc 1 152 3 is_stmt 1 view .LVU47
 171              		.loc 1 152 20 is_stmt 0 view .LVU48
 172 0004 0023     		movs	r3, #0
 173 0006 0393     		str	r3, [sp, #12]
 174 0008 0493     		str	r3, [sp, #16]
 175 000a 0593     		str	r3, [sp, #20]
 176 000c 0693     		str	r3, [sp, #24]
 177 000e 0793     		str	r3, [sp, #28]
 153:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 178              		.loc 1 153 3 is_stmt 1 view .LVU49
 179              		.loc 1 153 23 is_stmt 0 view .LVU50
 180 0010 0268     		ldr	r2, [r0]
 181              		.loc 1 153 5 view .LVU51
 182 0012 144B     		ldr	r3, .L13
 183 0014 9A42     		cmp	r2, r3
 184 0016 02D0     		beq	.L12
 185              	.LVL6:
 186              	.L9:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
ARM GAS  /tmp/ccP7V3In.s 			page 7


 158:Core/Src/tim.c ****     /* TIM3 clock enable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 162:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 163:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 164:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 165:Core/Src/tim.c ****     */
 166:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MTR1_ENC_A_Pin|MTR1_ENC_B_Pin;
 167:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 169:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 171:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c **** }
 187              		.loc 1 177 1 view .LVU52
 188 0018 09B0     		add	sp, sp, #36
 189              	.LCFI6:
 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 4
 192              		@ sp needed
 193 001a 5DF804FB 		ldr	pc, [sp], #4
 194              	.LVL7:
 195              	.L12:
 196              	.LCFI7:
 197              		.cfi_restore_state
 159:Core/Src/tim.c **** 
 198              		.loc 1 159 5 is_stmt 1 view .LVU53
 199              	.LBB2:
 159:Core/Src/tim.c **** 
 200              		.loc 1 159 5 view .LVU54
 201 001e 0021     		movs	r1, #0
 202 0020 0191     		str	r1, [sp, #4]
 159:Core/Src/tim.c **** 
 203              		.loc 1 159 5 view .LVU55
 204 0022 03F50D33 		add	r3, r3, #144384
 205 0026 1A6C     		ldr	r2, [r3, #64]
 206 0028 42F00202 		orr	r2, r2, #2
 207 002c 1A64     		str	r2, [r3, #64]
 159:Core/Src/tim.c **** 
 208              		.loc 1 159 5 view .LVU56
 209 002e 1A6C     		ldr	r2, [r3, #64]
 210 0030 02F00202 		and	r2, r2, #2
 211 0034 0192     		str	r2, [sp, #4]
 159:Core/Src/tim.c **** 
 212              		.loc 1 159 5 view .LVU57
 213 0036 019A     		ldr	r2, [sp, #4]
 214              	.LBE2:
 159:Core/Src/tim.c **** 
 215              		.loc 1 159 5 view .LVU58
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 216              		.loc 1 161 5 view .LVU59
ARM GAS  /tmp/ccP7V3In.s 			page 8


 217              	.LBB3:
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 218              		.loc 1 161 5 view .LVU60
 219 0038 0291     		str	r1, [sp, #8]
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 220              		.loc 1 161 5 view .LVU61
 221 003a 1A6B     		ldr	r2, [r3, #48]
 222 003c 42F00102 		orr	r2, r2, #1
 223 0040 1A63     		str	r2, [r3, #48]
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 224              		.loc 1 161 5 view .LVU62
 225 0042 1B6B     		ldr	r3, [r3, #48]
 226 0044 03F00103 		and	r3, r3, #1
 227 0048 0293     		str	r3, [sp, #8]
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 228              		.loc 1 161 5 view .LVU63
 229 004a 029B     		ldr	r3, [sp, #8]
 230              	.LBE3:
 161:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 231              		.loc 1 161 5 view .LVU64
 166:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 166 5 view .LVU65
 166:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 233              		.loc 1 166 25 is_stmt 0 view .LVU66
 234 004c C023     		movs	r3, #192
 235 004e 0393     		str	r3, [sp, #12]
 167:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 236              		.loc 1 167 5 is_stmt 1 view .LVU67
 167:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 237              		.loc 1 167 26 is_stmt 0 view .LVU68
 238 0050 0223     		movs	r3, #2
 239 0052 0493     		str	r3, [sp, #16]
 168:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240              		.loc 1 168 5 is_stmt 1 view .LVU69
 168:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241              		.loc 1 168 26 is_stmt 0 view .LVU70
 242 0054 0122     		movs	r2, #1
 243 0056 0592     		str	r2, [sp, #20]
 169:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 244              		.loc 1 169 5 is_stmt 1 view .LVU71
 170:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 245              		.loc 1 170 5 view .LVU72
 170:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 170 31 is_stmt 0 view .LVU73
 247 0058 0793     		str	r3, [sp, #28]
 171:Core/Src/tim.c **** 
 248              		.loc 1 171 5 is_stmt 1 view .LVU74
 249 005a 03A9     		add	r1, sp, #12
 250 005c 0248     		ldr	r0, .L13+4
 251              	.LVL8:
 171:Core/Src/tim.c **** 
 252              		.loc 1 171 5 is_stmt 0 view .LVU75
 253 005e FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL9:
 255              		.loc 1 177 1 view .LVU76
 256 0062 D9E7     		b	.L9
 257              	.L14:
ARM GAS  /tmp/ccP7V3In.s 			page 9


 258              		.align	2
 259              	.L13:
 260 0064 00040040 		.word	1073742848
 261 0068 00000240 		.word	1073872896
 262              		.cfi_endproc
 263              	.LFE132:
 265              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_Base_MspInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_Base_MspInit:
 273              	.LVL10:
 274              	.LFB133:
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 180:Core/Src/tim.c **** {
 275              		.loc 1 180 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 280              		.loc 1 182 3 view .LVU78
 281              		.loc 1 182 20 is_stmt 0 view .LVU79
 282 0000 0268     		ldr	r2, [r0]
 283              		.loc 1 182 5 view .LVU80
 284 0002 094B     		ldr	r3, .L22
 285 0004 9A42     		cmp	r2, r3
 286 0006 00D0     		beq	.L21
 287 0008 7047     		bx	lr
 288              	.L21:
 180:Core/Src/tim.c **** 
 289              		.loc 1 180 1 view .LVU81
 290 000a 82B0     		sub	sp, sp, #8
 291              	.LCFI8:
 292              		.cfi_def_cfa_offset 8
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 187:Core/Src/tim.c ****     /* TIM8 clock enable */
 188:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 293              		.loc 1 188 5 is_stmt 1 view .LVU82
 294              	.LBB4:
 295              		.loc 1 188 5 view .LVU83
 296 000c 0023     		movs	r3, #0
 297 000e 0193     		str	r3, [sp, #4]
 298              		.loc 1 188 5 view .LVU84
 299 0010 064B     		ldr	r3, .L22+4
 300 0012 5A6C     		ldr	r2, [r3, #68]
 301 0014 42F00202 		orr	r2, r2, #2
 302 0018 5A64     		str	r2, [r3, #68]
 303              		.loc 1 188 5 view .LVU85
 304 001a 5B6C     		ldr	r3, [r3, #68]
ARM GAS  /tmp/ccP7V3In.s 			page 10


 305 001c 03F00203 		and	r3, r3, #2
 306 0020 0193     		str	r3, [sp, #4]
 307              		.loc 1 188 5 view .LVU86
 308 0022 019B     		ldr	r3, [sp, #4]
 309              	.LBE4:
 310              		.loc 1 188 5 view .LVU87
 189:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c **** }
 311              		.loc 1 193 1 is_stmt 0 view .LVU88
 312 0024 02B0     		add	sp, sp, #8
 313              	.LCFI9:
 314              		.cfi_def_cfa_offset 0
 315              		@ sp needed
 316 0026 7047     		bx	lr
 317              	.L23:
 318              		.align	2
 319              	.L22:
 320 0028 00040140 		.word	1073808384
 321 002c 00380240 		.word	1073887232
 322              		.cfi_endproc
 323              	.LFE133:
 325              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 326              		.align	1
 327              		.global	HAL_TIM_MspPostInit
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 332              	HAL_TIM_MspPostInit:
 333              	.LVL11:
 334              	.LFB134:
 194:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 195:Core/Src/tim.c **** {
 335              		.loc 1 195 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 24
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		.loc 1 195 1 is_stmt 0 view .LVU90
 340 0000 00B5     		push	{lr}
 341              	.LCFI10:
 342              		.cfi_def_cfa_offset 4
 343              		.cfi_offset 14, -4
 344 0002 87B0     		sub	sp, sp, #28
 345              	.LCFI11:
 346              		.cfi_def_cfa_offset 32
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 347              		.loc 1 197 3 is_stmt 1 view .LVU91
 348              		.loc 1 197 20 is_stmt 0 view .LVU92
 349 0004 0023     		movs	r3, #0
 350 0006 0193     		str	r3, [sp, #4]
 351 0008 0293     		str	r3, [sp, #8]
 352 000a 0393     		str	r3, [sp, #12]
 353 000c 0493     		str	r3, [sp, #16]
 354 000e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccP7V3In.s 			page 11


 198:Core/Src/tim.c ****   if(timHandle->Instance==TIM8)
 355              		.loc 1 198 3 is_stmt 1 view .LVU93
 356              		.loc 1 198 15 is_stmt 0 view .LVU94
 357 0010 0268     		ldr	r2, [r0]
 358              		.loc 1 198 5 view .LVU95
 359 0012 03F18043 		add	r3, r3, #1073741824
 360 0016 03F58233 		add	r3, r3, #66560
 361 001a 9A42     		cmp	r2, r3
 362 001c 02D0     		beq	.L27
 363              	.LVL12:
 364              	.L24:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 205:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 206:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 207:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 208:Core/Src/tim.c ****     */
 209:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MTR1_LPWM_Pin|MTR1_RPWM_Pin;
 210:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c **** }
 365              		.loc 1 221 1 view .LVU96
 366 001e 07B0     		add	sp, sp, #28
 367              	.LCFI12:
 368              		.cfi_remember_state
 369              		.cfi_def_cfa_offset 4
 370              		@ sp needed
 371 0020 5DF804FB 		ldr	pc, [sp], #4
 372              	.LVL13:
 373              	.L27:
 374              	.LCFI13:
 375              		.cfi_restore_state
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 376              		.loc 1 204 5 is_stmt 1 view .LVU97
 377              	.LBB5:
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 378              		.loc 1 204 5 view .LVU98
 379 0024 0023     		movs	r3, #0
 380 0026 0093     		str	r3, [sp]
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 381              		.loc 1 204 5 view .LVU99
 382 0028 0A4B     		ldr	r3, .L28
 383 002a 1A6B     		ldr	r2, [r3, #48]
 384 002c 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccP7V3In.s 			page 12


 385 0030 1A63     		str	r2, [r3, #48]
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 386              		.loc 1 204 5 view .LVU100
 387 0032 1B6B     		ldr	r3, [r3, #48]
 388 0034 03F00403 		and	r3, r3, #4
 389 0038 0093     		str	r3, [sp]
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 390              		.loc 1 204 5 view .LVU101
 391 003a 009B     		ldr	r3, [sp]
 392              	.LBE5:
 204:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 393              		.loc 1 204 5 view .LVU102
 209:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 209 5 view .LVU103
 209:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395              		.loc 1 209 25 is_stmt 0 view .LVU104
 396 003c C023     		movs	r3, #192
 397 003e 0193     		str	r3, [sp, #4]
 210:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398              		.loc 1 210 5 is_stmt 1 view .LVU105
 210:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 399              		.loc 1 210 26 is_stmt 0 view .LVU106
 400 0040 0223     		movs	r3, #2
 401 0042 0293     		str	r3, [sp, #8]
 211:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402              		.loc 1 211 5 is_stmt 1 view .LVU107
 212:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 403              		.loc 1 212 5 view .LVU108
 213:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 404              		.loc 1 213 5 view .LVU109
 213:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 405              		.loc 1 213 31 is_stmt 0 view .LVU110
 406 0044 0323     		movs	r3, #3
 407 0046 0593     		str	r3, [sp, #20]
 214:Core/Src/tim.c **** 
 408              		.loc 1 214 5 is_stmt 1 view .LVU111
 409 0048 01A9     		add	r1, sp, #4
 410 004a 0348     		ldr	r0, .L28+4
 411              	.LVL14:
 214:Core/Src/tim.c **** 
 412              		.loc 1 214 5 is_stmt 0 view .LVU112
 413 004c FFF7FEFF 		bl	HAL_GPIO_Init
 414              	.LVL15:
 415              		.loc 1 221 1 view .LVU113
 416 0050 E5E7     		b	.L24
 417              	.L29:
 418 0052 00BF     		.align	2
 419              	.L28:
 420 0054 00380240 		.word	1073887232
 421 0058 00080240 		.word	1073874944
 422              		.cfi_endproc
 423              	.LFE134:
 425              		.section	.text.MX_TIM8_Init,"ax",%progbits
 426              		.align	1
 427              		.global	MX_TIM8_Init
 428              		.syntax unified
 429              		.thumb
ARM GAS  /tmp/ccP7V3In.s 			page 13


 430              		.thumb_func
 432              	MX_TIM8_Init:
 433              	.LFB131:
  76:Core/Src/tim.c **** 
 434              		.loc 1 76 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 88
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438 0000 10B5     		push	{r4, lr}
 439              	.LCFI14:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 4, -8
 442              		.cfi_offset 14, -4
 443 0002 96B0     		sub	sp, sp, #88
 444              	.LCFI15:
 445              		.cfi_def_cfa_offset 96
  82:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 446              		.loc 1 82 3 view .LVU115
  82:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 447              		.loc 1 82 26 is_stmt 0 view .LVU116
 448 0004 0024     		movs	r4, #0
 449 0006 1294     		str	r4, [sp, #72]
 450 0008 1394     		str	r4, [sp, #76]
 451 000a 1494     		str	r4, [sp, #80]
 452 000c 1594     		str	r4, [sp, #84]
  83:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 453              		.loc 1 83 3 is_stmt 1 view .LVU117
  83:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 454              		.loc 1 83 27 is_stmt 0 view .LVU118
 455 000e 1094     		str	r4, [sp, #64]
 456 0010 1194     		str	r4, [sp, #68]
  84:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 457              		.loc 1 84 3 is_stmt 1 view .LVU119
  84:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 458              		.loc 1 84 22 is_stmt 0 view .LVU120
 459 0012 0994     		str	r4, [sp, #36]
 460 0014 0A94     		str	r4, [sp, #40]
 461 0016 0B94     		str	r4, [sp, #44]
 462 0018 0C94     		str	r4, [sp, #48]
 463 001a 0D94     		str	r4, [sp, #52]
 464 001c 0E94     		str	r4, [sp, #56]
 465 001e 0F94     		str	r4, [sp, #60]
  85:Core/Src/tim.c **** 
 466              		.loc 1 85 3 is_stmt 1 view .LVU121
  85:Core/Src/tim.c **** 
 467              		.loc 1 85 34 is_stmt 0 view .LVU122
 468 0020 2022     		movs	r2, #32
 469 0022 2146     		mov	r1, r4
 470 0024 01A8     		add	r0, sp, #4
 471 0026 FFF7FEFF 		bl	memset
 472              	.LVL16:
  90:Core/Src/tim.c ****   htim8.Init.Prescaler = 24-1;
 473              		.loc 1 90 3 is_stmt 1 view .LVU123
  90:Core/Src/tim.c ****   htim8.Init.Prescaler = 24-1;
 474              		.loc 1 90 18 is_stmt 0 view .LVU124
 475 002a 3248     		ldr	r0, .L46
 476 002c 324B     		ldr	r3, .L46+4
ARM GAS  /tmp/ccP7V3In.s 			page 14


 477 002e 0360     		str	r3, [r0]
  91:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 478              		.loc 1 91 3 is_stmt 1 view .LVU125
  91:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 479              		.loc 1 91 24 is_stmt 0 view .LVU126
 480 0030 1723     		movs	r3, #23
 481 0032 4360     		str	r3, [r0, #4]
  92:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
 482              		.loc 1 92 3 is_stmt 1 view .LVU127
  92:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
 483              		.loc 1 92 26 is_stmt 0 view .LVU128
 484 0034 8460     		str	r4, [r0, #8]
  93:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 485              		.loc 1 93 3 is_stmt 1 view .LVU129
  93:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 486              		.loc 1 93 21 is_stmt 0 view .LVU130
 487 0036 40F2E733 		movw	r3, #999
 488 003a C360     		str	r3, [r0, #12]
  94:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 489              		.loc 1 94 3 is_stmt 1 view .LVU131
  94:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 490              		.loc 1 94 28 is_stmt 0 view .LVU132
 491 003c 0461     		str	r4, [r0, #16]
  95:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 492              		.loc 1 95 3 is_stmt 1 view .LVU133
  95:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 493              		.loc 1 95 32 is_stmt 0 view .LVU134
 494 003e 4461     		str	r4, [r0, #20]
  96:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 495              		.loc 1 96 3 is_stmt 1 view .LVU135
  96:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 496              		.loc 1 96 32 is_stmt 0 view .LVU136
 497 0040 8023     		movs	r3, #128
 498 0042 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   {
 499              		.loc 1 97 3 is_stmt 1 view .LVU137
  97:Core/Src/tim.c ****   {
 500              		.loc 1 97 7 is_stmt 0 view .LVU138
 501 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 502              	.LVL17:
  97:Core/Src/tim.c ****   {
 503              		.loc 1 97 6 view .LVU139
 504 0048 0028     		cmp	r0, #0
 505 004a 3ED1     		bne	.L39
 506              	.L31:
 101:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 507              		.loc 1 101 3 is_stmt 1 view .LVU140
 101:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 508              		.loc 1 101 34 is_stmt 0 view .LVU141
 509 004c 4FF48053 		mov	r3, #4096
 510 0050 1293     		str	r3, [sp, #72]
 102:Core/Src/tim.c ****   {
 511              		.loc 1 102 3 is_stmt 1 view .LVU142
 102:Core/Src/tim.c ****   {
 512              		.loc 1 102 7 is_stmt 0 view .LVU143
 513 0052 12A9     		add	r1, sp, #72
 514 0054 2748     		ldr	r0, .L46
ARM GAS  /tmp/ccP7V3In.s 			page 15


 515 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 516              	.LVL18:
 102:Core/Src/tim.c ****   {
 517              		.loc 1 102 6 view .LVU144
 518 005a 0028     		cmp	r0, #0
 519 005c 38D1     		bne	.L40
 520              	.L32:
 106:Core/Src/tim.c ****   {
 521              		.loc 1 106 3 is_stmt 1 view .LVU145
 106:Core/Src/tim.c ****   {
 522              		.loc 1 106 7 is_stmt 0 view .LVU146
 523 005e 2548     		ldr	r0, .L46
 524 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 525              	.LVL19:
 106:Core/Src/tim.c ****   {
 526              		.loc 1 106 6 view .LVU147
 527 0064 0028     		cmp	r0, #0
 528 0066 36D1     		bne	.L41
 529              	.L33:
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 530              		.loc 1 110 3 is_stmt 1 view .LVU148
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 531              		.loc 1 110 37 is_stmt 0 view .LVU149
 532 0068 0023     		movs	r3, #0
 533 006a 1093     		str	r3, [sp, #64]
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 534              		.loc 1 111 3 is_stmt 1 view .LVU150
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 535              		.loc 1 111 33 is_stmt 0 view .LVU151
 536 006c 1193     		str	r3, [sp, #68]
 112:Core/Src/tim.c ****   {
 537              		.loc 1 112 3 is_stmt 1 view .LVU152
 112:Core/Src/tim.c ****   {
 538              		.loc 1 112 7 is_stmt 0 view .LVU153
 539 006e 10A9     		add	r1, sp, #64
 540 0070 2048     		ldr	r0, .L46
 541 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 542              	.LVL20:
 112:Core/Src/tim.c ****   {
 543              		.loc 1 112 6 view .LVU154
 544 0076 0028     		cmp	r0, #0
 545 0078 30D1     		bne	.L42
 546              	.L34:
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 547              		.loc 1 116 3 is_stmt 1 view .LVU155
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 548              		.loc 1 116 20 is_stmt 0 view .LVU156
 549 007a 6023     		movs	r3, #96
 550 007c 0993     		str	r3, [sp, #36]
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 551              		.loc 1 117 3 is_stmt 1 view .LVU157
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 552              		.loc 1 117 19 is_stmt 0 view .LVU158
 553 007e 0022     		movs	r2, #0
 554 0080 0A92     		str	r2, [sp, #40]
 118:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 555              		.loc 1 118 3 is_stmt 1 view .LVU159
ARM GAS  /tmp/ccP7V3In.s 			page 16


 118:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 556              		.loc 1 118 24 is_stmt 0 view .LVU160
 557 0082 0B92     		str	r2, [sp, #44]
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 558              		.loc 1 119 3 is_stmt 1 view .LVU161
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 559              		.loc 1 119 25 is_stmt 0 view .LVU162
 560 0084 0C92     		str	r2, [sp, #48]
 120:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 561              		.loc 1 120 3 is_stmt 1 view .LVU163
 120:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 562              		.loc 1 120 24 is_stmt 0 view .LVU164
 563 0086 0D92     		str	r2, [sp, #52]
 121:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 564              		.loc 1 121 3 is_stmt 1 view .LVU165
 121:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 565              		.loc 1 121 25 is_stmt 0 view .LVU166
 566 0088 0E92     		str	r2, [sp, #56]
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 567              		.loc 1 122 3 is_stmt 1 view .LVU167
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 568              		.loc 1 122 26 is_stmt 0 view .LVU168
 569 008a 0F92     		str	r2, [sp, #60]
 123:Core/Src/tim.c ****   {
 570              		.loc 1 123 3 is_stmt 1 view .LVU169
 123:Core/Src/tim.c ****   {
 571              		.loc 1 123 7 is_stmt 0 view .LVU170
 572 008c 09A9     		add	r1, sp, #36
 573 008e 1948     		ldr	r0, .L46
 574 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 575              	.LVL21:
 123:Core/Src/tim.c ****   {
 576              		.loc 1 123 6 view .LVU171
 577 0094 28BB     		cbnz	r0, .L43
 578              	.L35:
 127:Core/Src/tim.c ****   {
 579              		.loc 1 127 3 is_stmt 1 view .LVU172
 127:Core/Src/tim.c ****   {
 580              		.loc 1 127 7 is_stmt 0 view .LVU173
 581 0096 0422     		movs	r2, #4
 582 0098 09A9     		add	r1, sp, #36
 583 009a 1648     		ldr	r0, .L46
 584 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 585              	.LVL22:
 127:Core/Src/tim.c ****   {
 586              		.loc 1 127 6 view .LVU174
 587 00a0 10BB     		cbnz	r0, .L44
 588              	.L36:
 131:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 589              		.loc 1 131 3 is_stmt 1 view .LVU175
 131:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 590              		.loc 1 131 40 is_stmt 0 view .LVU176
 591 00a2 0023     		movs	r3, #0
 592 00a4 0193     		str	r3, [sp, #4]
 132:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 593              		.loc 1 132 3 is_stmt 1 view .LVU177
 132:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  /tmp/ccP7V3In.s 			page 17


 594              		.loc 1 132 41 is_stmt 0 view .LVU178
 595 00a6 0293     		str	r3, [sp, #8]
 133:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 596              		.loc 1 133 3 is_stmt 1 view .LVU179
 133:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 597              		.loc 1 133 34 is_stmt 0 view .LVU180
 598 00a8 0393     		str	r3, [sp, #12]
 134:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 599              		.loc 1 134 3 is_stmt 1 view .LVU181
 134:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 600              		.loc 1 134 33 is_stmt 0 view .LVU182
 601 00aa 0493     		str	r3, [sp, #16]
 135:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 602              		.loc 1 135 3 is_stmt 1 view .LVU183
 135:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 603              		.loc 1 135 35 is_stmt 0 view .LVU184
 604 00ac 0593     		str	r3, [sp, #20]
 136:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 605              		.loc 1 136 3 is_stmt 1 view .LVU185
 136:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 606              		.loc 1 136 38 is_stmt 0 view .LVU186
 607 00ae 4FF40052 		mov	r2, #8192
 608 00b2 0692     		str	r2, [sp, #24]
 137:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 609              		.loc 1 137 3 is_stmt 1 view .LVU187
 137:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 610              		.loc 1 137 40 is_stmt 0 view .LVU188
 611 00b4 0893     		str	r3, [sp, #32]
 138:Core/Src/tim.c ****   {
 612              		.loc 1 138 3 is_stmt 1 view .LVU189
 138:Core/Src/tim.c ****   {
 613              		.loc 1 138 7 is_stmt 0 view .LVU190
 614 00b6 01A9     		add	r1, sp, #4
 615 00b8 0E48     		ldr	r0, .L46
 616 00ba FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 617              	.LVL23:
 138:Core/Src/tim.c ****   {
 618              		.loc 1 138 6 view .LVU191
 619 00be B0B9     		cbnz	r0, .L45
 620              	.L37:
 145:Core/Src/tim.c **** 
 621              		.loc 1 145 3 is_stmt 1 view .LVU192
 622 00c0 0C48     		ldr	r0, .L46
 623 00c2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 624              	.LVL24:
 147:Core/Src/tim.c **** 
 625              		.loc 1 147 1 is_stmt 0 view .LVU193
 626 00c6 16B0     		add	sp, sp, #88
 627              	.LCFI16:
 628              		.cfi_remember_state
 629              		.cfi_def_cfa_offset 8
 630              		@ sp needed
 631 00c8 10BD     		pop	{r4, pc}
 632              	.L39:
 633              	.LCFI17:
 634              		.cfi_restore_state
  99:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccP7V3In.s 			page 18


 635              		.loc 1 99 5 is_stmt 1 view .LVU194
 636 00ca FFF7FEFF 		bl	Error_Handler
 637              	.LVL25:
 638 00ce BDE7     		b	.L31
 639              	.L40:
 104:Core/Src/tim.c ****   }
 640              		.loc 1 104 5 view .LVU195
 641 00d0 FFF7FEFF 		bl	Error_Handler
 642              	.LVL26:
 643 00d4 C3E7     		b	.L32
 644              	.L41:
 108:Core/Src/tim.c ****   }
 645              		.loc 1 108 5 view .LVU196
 646 00d6 FFF7FEFF 		bl	Error_Handler
 647              	.LVL27:
 648 00da C5E7     		b	.L33
 649              	.L42:
 114:Core/Src/tim.c ****   }
 650              		.loc 1 114 5 view .LVU197
 651 00dc FFF7FEFF 		bl	Error_Handler
 652              	.LVL28:
 653 00e0 CBE7     		b	.L34
 654              	.L43:
 125:Core/Src/tim.c ****   }
 655              		.loc 1 125 5 view .LVU198
 656 00e2 FFF7FEFF 		bl	Error_Handler
 657              	.LVL29:
 658 00e6 D6E7     		b	.L35
 659              	.L44:
 129:Core/Src/tim.c ****   }
 660              		.loc 1 129 5 view .LVU199
 661 00e8 FFF7FEFF 		bl	Error_Handler
 662              	.LVL30:
 663 00ec D9E7     		b	.L36
 664              	.L45:
 140:Core/Src/tim.c ****   }
 665              		.loc 1 140 5 view .LVU200
 666 00ee FFF7FEFF 		bl	Error_Handler
 667              	.LVL31:
 668 00f2 E5E7     		b	.L37
 669              	.L47:
 670              		.align	2
 671              	.L46:
 672 00f4 00000000 		.word	.LANCHOR1
 673 00f8 00040140 		.word	1073808384
 674              		.cfi_endproc
 675              	.LFE131:
 677              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 678              		.align	1
 679              		.global	HAL_TIM_Encoder_MspDeInit
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	HAL_TIM_Encoder_MspDeInit:
 685              	.LVL32:
 686              	.LFB135:
 222:Core/Src/tim.c **** 
ARM GAS  /tmp/ccP7V3In.s 			page 19


 223:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 224:Core/Src/tim.c **** {
 687              		.loc 1 224 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		.loc 1 224 1 is_stmt 0 view .LVU202
 692 0000 08B5     		push	{r3, lr}
 693              	.LCFI18:
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 3, -8
 696              		.cfi_offset 14, -4
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 697              		.loc 1 226 3 is_stmt 1 view .LVU203
 698              		.loc 1 226 23 is_stmt 0 view .LVU204
 699 0002 0268     		ldr	r2, [r0]
 700              		.loc 1 226 5 view .LVU205
 701 0004 064B     		ldr	r3, .L52
 702 0006 9A42     		cmp	r2, r3
 703 0008 00D0     		beq	.L51
 704              	.LVL33:
 705              	.L48:
 227:Core/Src/tim.c ****   {
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 231:Core/Src/tim.c ****     /* Peripheral clock disable */
 232:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 235:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 236:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 237:Core/Src/tim.c ****     */
 238:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, MTR1_ENC_A_Pin|MTR1_ENC_B_Pin);
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c **** }
 706              		.loc 1 244 1 view .LVU206
 707 000a 08BD     		pop	{r3, pc}
 708              	.LVL34:
 709              	.L51:
 232:Core/Src/tim.c **** 
 710              		.loc 1 232 5 is_stmt 1 view .LVU207
 711 000c 054A     		ldr	r2, .L52+4
 712 000e 136C     		ldr	r3, [r2, #64]
 713 0010 23F00203 		bic	r3, r3, #2
 714 0014 1364     		str	r3, [r2, #64]
 238:Core/Src/tim.c **** 
 715              		.loc 1 238 5 view .LVU208
 716 0016 C021     		movs	r1, #192
 717 0018 0348     		ldr	r0, .L52+8
 718              	.LVL35:
 238:Core/Src/tim.c **** 
ARM GAS  /tmp/ccP7V3In.s 			page 20


 719              		.loc 1 238 5 is_stmt 0 view .LVU209
 720 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 721              	.LVL36:
 722              		.loc 1 244 1 view .LVU210
 723 001e F4E7     		b	.L48
 724              	.L53:
 725              		.align	2
 726              	.L52:
 727 0020 00040040 		.word	1073742848
 728 0024 00380240 		.word	1073887232
 729 0028 00000240 		.word	1073872896
 730              		.cfi_endproc
 731              	.LFE135:
 733              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 734              		.align	1
 735              		.global	HAL_TIM_Base_MspDeInit
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	HAL_TIM_Base_MspDeInit:
 741              	.LVL37:
 742              	.LFB136:
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 247:Core/Src/tim.c **** {
 743              		.loc 1 247 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 748              		.loc 1 249 3 view .LVU212
 749              		.loc 1 249 20 is_stmt 0 view .LVU213
 750 0000 0268     		ldr	r2, [r0]
 751              		.loc 1 249 5 view .LVU214
 752 0002 054B     		ldr	r3, .L57
 753 0004 9A42     		cmp	r2, r3
 754 0006 00D0     		beq	.L56
 755              	.L54:
 250:Core/Src/tim.c ****   {
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 254:Core/Src/tim.c ****     /* Peripheral clock disable */
 255:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 259:Core/Src/tim.c ****   }
 260:Core/Src/tim.c **** }
 756              		.loc 1 260 1 view .LVU215
 757 0008 7047     		bx	lr
 758              	.L56:
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 759              		.loc 1 255 5 is_stmt 1 view .LVU216
 760 000a 044A     		ldr	r2, .L57+4
ARM GAS  /tmp/ccP7V3In.s 			page 21


 761 000c 536C     		ldr	r3, [r2, #68]
 762 000e 23F00203 		bic	r3, r3, #2
 763 0012 5364     		str	r3, [r2, #68]
 764              		.loc 1 260 1 is_stmt 0 view .LVU217
 765 0014 F8E7     		b	.L54
 766              	.L58:
 767 0016 00BF     		.align	2
 768              	.L57:
 769 0018 00040140 		.word	1073808384
 770 001c 00380240 		.word	1073887232
 771              		.cfi_endproc
 772              	.LFE136:
 774              		.global	htim8
 775              		.global	htim3
 776              		.section	.bss.htim3,"aw",%nobits
 777              		.align	2
 778              		.set	.LANCHOR0,. + 0
 781              	htim3:
 782 0000 00000000 		.space	72
 782      00000000 
 782      00000000 
 782      00000000 
 782      00000000 
 783              		.section	.bss.htim8,"aw",%nobits
 784              		.align	2
 785              		.set	.LANCHOR1,. + 0
 788              	htim8:
 789 0000 00000000 		.space	72
 789      00000000 
 789      00000000 
 789      00000000 
 789      00000000 
 790              		.text
 791              	.Letext0:
 792              		.file 2 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 793              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 794              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 795              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 796              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 797              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 798              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 799              		.file 9 "Core/Inc/tim.h"
 800              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 801              		.file 11 "Core/Inc/main.h"
 802              		.file 12 "<built-in>"
ARM GAS  /tmp/ccP7V3In.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccP7V3In.s:20     .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccP7V3In.s:26     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccP7V3In.s:143    .text.MX_TIM3_Init:0000000000000064 $d
     /tmp/ccP7V3In.s:149    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccP7V3In.s:155    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccP7V3In.s:260    .text.HAL_TIM_Encoder_MspInit:0000000000000064 $d
     /tmp/ccP7V3In.s:266    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccP7V3In.s:272    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccP7V3In.s:320    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccP7V3In.s:326    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccP7V3In.s:332    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccP7V3In.s:420    .text.HAL_TIM_MspPostInit:0000000000000054 $d
     /tmp/ccP7V3In.s:426    .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccP7V3In.s:432    .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccP7V3In.s:672    .text.MX_TIM8_Init:00000000000000f4 $d
     /tmp/ccP7V3In.s:678    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccP7V3In.s:684    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccP7V3In.s:727    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/ccP7V3In.s:734    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccP7V3In.s:740    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccP7V3In.s:769    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccP7V3In.s:788    .bss.htim8:0000000000000000 htim8
     /tmp/ccP7V3In.s:781    .bss.htim3:0000000000000000 htim3
     /tmp/ccP7V3In.s:777    .bss.htim3:0000000000000000 $d
     /tmp/ccP7V3In.s:784    .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
