<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{FD4C14EB-4711-302D-B532-4693A0222D3F}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>ARMCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM;C:\tetsLLVM\llvm\lib\Target\ARM;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM;C:\tetsLLVM\llvm\lib\Target\ARM;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM;C:\tetsLLVM\llvm\lib\Target\ARM;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM;C:\tetsLLVM\llvm\lib\Target\ARM;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\89b3310fe1f71fe3508fcf789dfe76f3\ARMGenSystemRegister.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSystemRegister.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSystemRegister.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSystemRegister.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/ARM -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/ARM/ARM.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/89b3310fe1f71fe3508fcf789dfe76f3/ARMGenSystemRegister.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMCallingConv.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrNEON.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrThumb2.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMInstrVFP.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSchedule.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA8.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleA9.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleM3.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleR52.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleSwift.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMScheduleV6.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARMSystemRegister.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\ARM\ARM.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\242c331590524d32dcff6c3b1efba957\ARMCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/242c331590524d32dcff6c3b1efba957/ARMCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/242c331590524d32dcff6c3b1efba957/ARMCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/242c331590524d32dcff6c3b1efba957/ARMCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/242c331590524d32dcff6c3b1efba957/ARMCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/ARM/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\ARM\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\ARM\CMakeFiles\ARMCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>