

Files
-----

**padring.pdf**:         the bsg_two padring (note direction of misc_L_3_o and misc_R_3_o pins)

**bondpad_offsets.csv**: the distance from the center of each bondpad to the middle of the side of the chip

**py**:                  example tsmc 180nm scripts for customizing the bsg_two padring for a particular process flow

**verilog**:             top level verilog module for your chip (and your package simulation) for the pinout

**to_assembly_house**:   xls and scripts for telling the assemblyhouse how to bond your chip 
                     (and getting your bond diagram approved prior to tapeout)
