// Seed: 3123123541
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  assign module_2.id_2 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output wand  id_2,
    output tri1  id_3,
    output logic id_4,
    input  tri0  id_5,
    output tri1  id_6
);
  always begin : LABEL_0
    id_4 <= id_1;
  end
  wire [-1 : 1] id_8;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_8 = id_5;
endmodule
module module_2 #(
    parameter id_12 = 32'd95
) (
    input tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4
    , id_10,
    output tri1 id_5#(
        .id_11 (1),
        ._id_12(1 ^ 1 ^ 1),
        .id_13 (1)
    ),
    input wor id_6,
    output wire id_7,
    output supply0 id_8
);
  logic [id_12 : 1] id_14;
  xor primCall (id_8, id_0, id_13, id_3, id_14, id_1);
  module_0 modCall_1 (
      id_7,
      id_8
  );
endmodule
