Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 4 elements; formal 'q' expects 2 [C:/Users/izana/Documents/GitHub/SEA/practica3/practica3.srcs/sources_1/imports/plc/Debouncer.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_bench in library work failed.
