
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 722.85

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  24.44 source latency b_r$_SDFF_PP0_/CLK ^
 -23.41 target latency y$_SDFF_PP0_/CLK ^
  -0.42 CRPR
--------------
   0.61 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.71    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.12    0.04    0.04 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.08    6.47   10.72   10.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.48    0.11   10.87 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
     2    0.95    6.10   12.48   23.35 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                  6.11    0.09   23.44 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.27   16.15   35.24   58.68 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01_ (net)
                 16.15    0.05   58.73 v _18_/A1 (OA211x2_ASAP7_75t_R)
     1    0.66    7.69   23.18   81.91 v _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.69    0.05   81.97 v y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                 81.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.05    0.05 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.34    7.25   11.12   11.17 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.26    0.14   11.31 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
     2    1.17    6.76   13.07   24.38 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                  6.77    0.08   24.46 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -1.03   23.43   clock reconvergence pessimism
                         10.18   33.60   library hold time
                                 33.60   data required time
-----------------------------------------------------------------------------
                                 33.60   data required time
                                -81.97   data arrival time
-----------------------------------------------------------------------------
                                 48.36   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.05    0.05 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.34    7.25   11.12   11.17 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.26    0.14   11.31 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
     2    1.17    6.76   13.07   24.38 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                  6.77    0.08   24.46 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.74   12.47   34.40   58.86 ^ y$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00_ (net)
                 12.47    0.06   58.92 ^ _11_/A (INVx1_ASAP7_75t_R)
     1    0.82    7.47    6.55   65.47 v _11_/Y (INVx1_ASAP7_75t_R)
                                         net5 (net)
                  7.47    0.11   65.58 v output5/A (BUFx3_ASAP7_75t_R)
     1    0.18    3.85   11.56   77.14 v output5/Y (BUFx3_ASAP7_75t_R)
                                         y (net)
                  3.85    0.01   77.15 v y (out)
                                 77.15   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                                -77.15   data arrival time
-----------------------------------------------------------------------------
                                722.85   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.05    0.05 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.34    7.25   11.12   11.17 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.26    0.14   11.31 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
     2    1.17    6.76   13.07   24.38 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                  6.77    0.08   24.46 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.74   12.47   34.40   58.86 ^ y$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00_ (net)
                 12.47    0.06   58.92 ^ _11_/A (INVx1_ASAP7_75t_R)
     1    0.82    7.47    6.55   65.47 v _11_/Y (INVx1_ASAP7_75t_R)
                                         net5 (net)
                  7.47    0.11   65.58 v output5/A (BUFx3_ASAP7_75t_R)
     1    0.18    3.85   11.56   77.14 v output5/Y (BUFx3_ASAP7_75t_R)
                                         y (net)
                  3.85    0.01   77.15 v y (out)
                                 77.15   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                                -77.15   data arrival time
-----------------------------------------------------------------------------
                                722.85   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
301.3026428222656

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9416

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
43.655921936035156

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9474

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.17   11.17 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  13.21   24.38 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.12   24.50 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  37.08   61.57 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
  12.58   74.15 ^ _17_/Y (NAND2x1_ASAP7_75t_R)
  19.81   93.96 ^ _18_/Y (OA211x2_ASAP7_75t_R)
   0.06   94.02 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
          94.02   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  10.75 1010.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  12.59 1023.35 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.06 1023.41 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
   1.03 1024.44   clock reconvergence pessimism
  -9.53 1014.92   library setup time
        1014.92   data required time
---------------------------------------------------------
        1014.92   data required time
         -94.02   data arrival time
---------------------------------------------------------
         920.89   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  10.75   10.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  12.59   23.35 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.09   23.44 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.24   58.68 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
  23.23   81.91 v _18_/Y (OA211x2_ASAP7_75t_R)
   0.05   81.97 v y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
          81.97   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.17   11.17 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  13.21   24.38 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.08   24.46 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  -1.03   23.43   clock reconvergence pessimism
  10.18   33.60   library hold time
          33.60   data required time
---------------------------------------------------------
          33.60   data required time
         -81.97   data arrival time
---------------------------------------------------------
          48.36   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
23.4102

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
24.4967

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
77.1487

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
722.8512

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
936.958367

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.36e-06   1.29e-07   6.40e-10   6.49e-06  47.3%
Combinational          8.25e-07   2.96e-07   9.19e-10   1.12e-06   8.2%
Clock                  3.94e-06   2.18e-06   1.30e-10   6.12e-06  44.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.11e-05   2.60e-06   1.69e-09   1.37e-05 100.0%
                          81.0%      19.0%       0.0%
