# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do converter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/left_shifter_ovf.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity left_shifter_ovf
# -- Compiling architecture arch of left_shifter_ovf
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/halfadder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity halfadder
# -- Compiling architecture arch of halfadder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture arch of fulladder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity adder
# -- Compiling architecture arch of adder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity converter
# -- Compiling architecture arch of converter
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M2/converter/right_shifter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity right_shifter
# -- Compiling architecture arch of right_shifter
# 
vsim -voptargs=+acc work.converter
# vsim -voptargs=+acc work.converter 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.converter(arch)
# Loading work.left_shifter_ovf(arch)
# Loading ieee.std_logic_signed(body)
# Loading work.adder(arch)
# Loading work.halfadder(arch)
# Loading work.fulladder(arch)
# Loading work.right_shifter(arch)
