$date
	Mon Nov 25 16:49:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cordic_trig_tb $end
$var wire 8 ! sine [7:0] $end
$var wire 8 " cosine [7:0] $end
$var reg 8 # angle [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 8 & angle [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var parameter 8 ' SCALE $end
$var reg 8 ( cosine [7:0] $end
$var reg 4 ) iteration [3:0] $end
$var reg 8 * sine [7:0] $end
$var reg 9 + x [8:0] $end
$var reg 9 , x_next [8:0] $end
$var reg 9 - y [8:0] $end
$var reg 9 . y_next [8:0] $end
$var reg 8 / z [7:0] $end
$var reg 8 0 z_next [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001110 '
$end
#0
$dumpvars
bx 0
b0 /
bx .
b0 -
bx ,
b1001110 +
bx *
b0 )
bx (
b0 &
1%
0$
b0 #
bx "
bx !
$end
#5
b0 !
b0 *
b100111 "
b100111 (
1$
#10
0$
0%
#15
b1 )
b11000000 /
b1001110 -
b11000000 0
b1001110 .
b1001110 ,
1$
#20
0$
#25
b100111 !
b100111 *
b10 )
b11100110 /
b100111 -
b1110101 +
b11100110 0
b100111 .
b1110101 ,
1$
#30
0$
#35
b10011 !
b10011 *
b111010 "
b111010 (
b11 )
b11111010 /
b1010 -
b1111110 +
b11111010 0
b1010 .
b1111110 ,
1$
#40
0$
b1000000 #
b1000000 &
#45
b101 !
b101 *
b111111 "
b111111 (
b100 )
b100 /
b111111011 -
b1111111 +
b100 0
b111111011 .
b1111111 ,
1$
#50
0$
#55
b11111101 !
b11111101 *
b101 )
b11111111 /
b10 -
b1100000 +
b11111111 0
b10 .
b1100000 ,
1$
#60
0$
b10000000 #
b10000000 &
#65
b1 !
b1 *
b110000 "
b110000 (
b110 )
b10 /
b111111111 -
b10 0
b111111111 .
1$
#70
0$
#75
b11111111 !
b11111111 *
b111 )
b1 /
b0 -
b1011001 +
b1 0
b0 .
b1011001 ,
1$
#80
0$
b11111111 #
b11111111 &
#85
b0 !
b0 *
b101100 "
b101100 (
b1000 )
b0 /
b0 0
1$
#90
0$
#95
1$
#100
0$
b100000 #
b100000 &
#105
1$
#110
0$
b1100000 #
b1100000 &
#115
1$
#120
0$
b10100000 #
b10100000 &
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
#225
1$
#230
0$
