// ==============================================================================
// PROJECT JANUS MINI (16-TILE): RNS MODULO ENCODER (ALGORITHM 4A)
// ==============================================================================
// Decomposes 64-bit unsigned integer X into 16 parallel residue channels.
// 4-stage pipelined residue reduction tree using precomputed byte LUTs and
// 9-bit modular adders. Target clock TBD — depends on synthesis results for chosen technology node.
// ==============================================================================

`timescale 1ps / 1ps

// ------------------------------------------------------------------------------
// Single-Channel 4-Stage Pipelined Residue Encoder
// ------------------------------------------------------------------------------
module rns_channel_encoder #(
    parameter [8:0] MOD = 9'd256
) (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        in_valid,
    input  wire [63:0] in_X,
    output reg         out_valid,
    output reg  [7:0]  out_r
);

    // 8 Byte Lookup Tables: (byte * 256^k) mod MOD
    reg [7:0] lut [0:7][0:255];
    integer b, k;
    reg [63:0] weight;

    initial begin
        for (k = 0; k < 8; k = k + 1) begin
            weight = 64'd1;
            for (b = 0; b < k; b = b + 1) begin
                weight = (weight * 64'd256) % MOD;
            end
            for (b = 0; b < 256; b = b + 1) begin
                lut[k][b] = (b * weight) % MOD;
            end
        end
    end

    // --------------------------------------------------------------------------
    // STAGE 1: Byte Extraction & Partial Residue Lookup
    // --------------------------------------------------------------------------
    reg       st1_valid;
    reg [7:0] st1_t0, st1_t1, st1_t2, st1_t3;
    reg [7:0] st1_t4, st1_t5, st1_t6, st1_t7;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            st1_valid <= 1'b0;
            st1_t0 <= 8'd0; st1_t1 <= 8'd0; st1_t2 <= 8'd0; st1_t3 <= 8'd0;
            st1_t4 <= 8'd0; st1_t5 <= 8'd0; st1_t6 <= 8'd0; st1_t7 <= 8'd0;
        end else begin
            st1_valid <= in_valid;
            if (in_valid) begin
                st1_t0 <= lut[0][in_X[7:0]];
                st1_t1 <= lut[1][in_X[15:8]];
                st1_t2 <= lut[2][in_X[23:16]];
                st1_t3 <= lut[3][in_X[31:24]];
                st1_t4 <= lut[4][in_X[39:32]];
                st1_t5 <= lut[5][in_X[47:40]];
                st1_t6 <= lut[6][in_X[55:48]];
                st1_t7 <= lut[7][in_X[63:56]];
            end
        end
    end

    // --------------------------------------------------------------------------
    // STAGE 2: Pairwise Modular Addition (8 -> 4 terms)
    // --------------------------------------------------------------------------
    reg       st2_valid;
    reg [7:0] st2_u0, st2_u1, st2_u2, st2_u3;

    wire [8:0] sum01 = {1'b0, st1_t0} + {1'b0, st1_t1};
    wire [8:0] sum23 = {1'b0, st1_t2} + {1'b0, st1_t3};
    wire [8:0] sum45 = {1'b0, st1_t4} + {1'b0, st1_t5};
    wire [8:0] sum67 = {1'b0, st1_t6} + {1'b0, st1_t7};

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            st2_valid <= 1'b0;
            st2_u0 <= 8'd0; st2_u1 <= 8'd0; st2_u2 <= 8'd0; st2_u3 <= 8'd0;
        end else begin
            st2_valid <= st1_valid;
            if (st1_valid) begin
                st2_u0 <= (sum01 >= MOD) ? (sum01 - MOD) : sum01[7:0];
                st2_u1 <= (sum23 >= MOD) ? (sum23 - MOD) : sum23[7:0];
                st2_u2 <= (sum45 >= MOD) ? (sum45 - MOD) : sum45[7:0];
                st2_u3 <= (sum67 >= MOD) ? (sum67 - MOD) : sum67[7:0];
            end
        end
    end

    // --------------------------------------------------------------------------
    // STAGE 3: Quad-wise Modular Addition (4 -> 2 terms)
    // --------------------------------------------------------------------------
    reg       st3_valid;
    reg [7:0] st3_v0, st3_v1;

    wire [8:0] sum_u01 = {1'b0, st2_u0} + {1'b0, st2_u1};
    wire [8:0] sum_u23 = {1'b0, st2_u2} + {1'b0, st2_u3};

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            st3_valid <= 1'b0;
            st3_v0 <= 8'd0; st3_v1 <= 8'd0;
        end else begin
            st3_valid <= st2_valid;
            if (st2_valid) begin
                st3_v0 <= (sum_u01 >= MOD) ? (sum_u01 - MOD) : sum_u01[7:0];
                st3_v1 <= (sum_u23 >= MOD) ? (sum_u23 - MOD) : sum_u23[7:0];
            end
        end
    end

    // --------------------------------------------------------------------------
    // STAGE 4: Final Modular Addition (2 -> 1 term) & Output
    // --------------------------------------------------------------------------
    wire [8:0] sum_v01 = {1'b0, st3_v0} + {1'b0, st3_v1};

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            out_valid <= 1'b0;
            out_r     <= 8'd0;
        end else begin
            out_valid <= st3_valid;
            if (st3_valid) begin
                out_r <= (sum_v01 >= MOD) ? (sum_v01 - MOD) : sum_v01[7:0];
            end
        end
    end

endmodule


// ------------------------------------------------------------------------------
// Top-level 16-Channel Pipelined RNS Modulo Encoder
// ------------------------------------------------------------------------------
module rns_encoder (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        in_valid,
    input  wire [63:0] in_X,
    output wire        out_valid,
    output wire [7:0]  out_r0,
    output wire [7:0]  out_r1,
    output wire [7:0]  out_r2,
    output wire [7:0]  out_r3,
    output wire [7:0]  out_r4,
    output wire [7:0]  out_r5,
    output wire [7:0]  out_r6,
    output wire [7:0]  out_r7,
    output wire [7:0]  out_r8,
    output wire [7:0]  out_r9,
    output wire [7:0]  out_r10,
    output wire [7:0]  out_r11,
    output wire [7:0]  out_r12,
    output wire [7:0]  out_r13,
    output wire [7:0]  out_r14,
    output wire [7:0]  out_r15
);

    // Moduli Constants (m_0 through m_15)
    localparam [8:0] M0  = 9'd256;
    localparam [8:0] M1  = 9'd251;
    localparam [8:0] M2  = 9'd243;
    localparam [8:0] M3  = 9'd241;
    localparam [8:0] M4  = 9'd239;
    localparam [8:0] M5  = 9'd233;
    localparam [8:0] M6  = 9'd229;
    localparam [8:0] M7  = 9'd227;
    localparam [8:0] M8  = 9'd223;
    localparam [8:0] M9  = 9'd211;
    localparam [8:0] M10 = 9'd199;
    localparam [8:0] M11 = 9'd197;
    localparam [8:0] M12 = 9'd193;
    localparam [8:0] M13 = 9'd191;
    localparam [8:0] M14 = 9'd181;
    localparam [8:0] M15 = 9'd179;

    wire [15:0] ch_valids;
    // All 16 residue channel valid signals must track identically
    assign out_valid = &ch_valids;

    rns_channel_encoder #(.MOD(M0))  u_ch0  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[0]),  .out_r(out_r0));
    rns_channel_encoder #(.MOD(M1))  u_ch1  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[1]),  .out_r(out_r1));
    rns_channel_encoder #(.MOD(M2))  u_ch2  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[2]),  .out_r(out_r2));
    rns_channel_encoder #(.MOD(M3))  u_ch3  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[3]),  .out_r(out_r3));
    rns_channel_encoder #(.MOD(M4))  u_ch4  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[4]),  .out_r(out_r4));
    rns_channel_encoder #(.MOD(M5))  u_ch5  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[5]),  .out_r(out_r5));
    rns_channel_encoder #(.MOD(M6))  u_ch6  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[6]),  .out_r(out_r6));
    rns_channel_encoder #(.MOD(M7))  u_ch7  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[7]),  .out_r(out_r7));
    rns_channel_encoder #(.MOD(M8))  u_ch8  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[8]),  .out_r(out_r8));
    rns_channel_encoder #(.MOD(M9))  u_ch9  (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[9]),  .out_r(out_r9));
    rns_channel_encoder #(.MOD(M10)) u_ch10 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[10]), .out_r(out_r10));
    rns_channel_encoder #(.MOD(M11)) u_ch11 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[11]), .out_r(out_r11));
    rns_channel_encoder #(.MOD(M12)) u_ch12 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[12]), .out_r(out_r12));
    rns_channel_encoder #(.MOD(M13)) u_ch13 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[13]), .out_r(out_r13));
    rns_channel_encoder #(.MOD(M14)) u_ch14 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[14]), .out_r(out_r14));
    rns_channel_encoder #(.MOD(M15)) u_ch15 (.clk(clk), .rst_n(rst_n), .in_valid(in_valid), .in_X(in_X), .out_valid(ch_valids[15]), .out_r(out_r15));

endmodule
