/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [6:0] _01_;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= in_data[89:83];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= _01_[6:4];
  assign celloutsig_1_5z = celloutsig_1_4z[10:3] <= in_data[153:146];
  assign celloutsig_0_4z = - _01_;
  assign celloutsig_1_2z = - { in_data[124:112], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = - { in_data[167:165], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_2z = { in_data[71], _00_ } | in_data[34:31];
  assign celloutsig_0_7z = { in_data[63:52], celloutsig_0_2z } | in_data[62:47];
  assign celloutsig_1_4z = { in_data[173:161], celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_2z[15:2], celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[124:119], celloutsig_1_5z, celloutsig_1_3z } | { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_1z = & in_data[143:124];
  assign celloutsig_1_7z = & in_data[180:177];
  assign celloutsig_1_14z = & { celloutsig_1_3z, celloutsig_1_0z, in_data[143:124], in_data[111:96] };
  assign celloutsig_0_8z = ^ { _01_[6], celloutsig_0_4z };
  assign celloutsig_1_0z = ^ in_data[105:102];
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[16:1], celloutsig_1_1z };
  assign celloutsig_1_18z = ^ celloutsig_1_4z[12:0];
  assign celloutsig_1_19z = ^ { celloutsig_1_13z[6:4], celloutsig_1_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_9z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_9z = celloutsig_0_7z[7:5];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
