var a71653 =
[
    [ "ADC Peripheral Access Layer", "d4/dd0/a71654.html", "d4/dd0/a71654" ],
    [ "CMP Peripheral Access Layer", "d0/d8b/a71656.html", "d0/d8b/a71656" ],
    [ "DAC Peripheral Access Layer", "df/d18/a71658.html", "df/d18/a71658" ],
    [ "DMA Peripheral Access Layer", "d9/d55/a71660.html", "d9/d55/a71660" ],
    [ "DMAMUX Peripheral Access Layer", "df/d9f/a71662.html", "df/d9f/a71662" ],
    [ "FGPIO Peripheral Access Layer", "d4/d04/a71664.html", "d4/d04/a71664" ],
    [ "FTFA Peripheral Access Layer", "d9/de9/a71666.html", "d9/de9/a71666" ],
    [ "GPIO Peripheral Access Layer", "d0/d84/a71668.html", "d0/d84/a71668" ],
    [ "I2C Peripheral Access Layer", "d8/d13/a71670.html", "d8/d13/a71670" ],
    [ "I2S Peripheral Access Layer", "d3/d25/a71672.html", "d3/d25/a71672" ],
    [ "LLWU Peripheral Access Layer", "d0/dfc/a71674.html", "d0/dfc/a71674" ],
    [ "LPTMR Peripheral Access Layer", "d4/d0e/a71676.html", "d4/d0e/a71676" ],
    [ "MCG Peripheral Access Layer", "d9/dc7/a71678.html", "d9/dc7/a71678" ],
    [ "MCM Peripheral Access Layer", "d2/d72/a71680.html", "d2/d72/a71680" ],
    [ "MTB Peripheral Access Layer", "d2/db4/a71682.html", "d2/db4/a71682" ],
    [ "MTBDWT Peripheral Access Layer", "dc/d73/a71684.html", "dc/d73/a71684" ],
    [ "NV Peripheral Access Layer", "de/dee/a71686.html", "de/dee/a71686" ],
    [ "OSC Peripheral Access Layer", "dd/d42/a71688.html", "dd/d42/a71688" ],
    [ "PIT Peripheral Access Layer", "d0/d20/a71690.html", "d0/d20/a71690" ],
    [ "PMC Peripheral Access Layer", "d1/dc4/a71692.html", "d1/dc4/a71692" ],
    [ "PORT Peripheral Access Layer", "d4/db3/a71694.html", "d4/db3/a71694" ],
    [ "RCM Peripheral Access Layer", "d4/d52/a71696.html", "d4/d52/a71696" ],
    [ "ROM Peripheral Access Layer", "d1/d24/a71698.html", "d1/d24/a71698" ],
    [ "RTC Peripheral Access Layer", "d0/dfa/a71700.html", "d0/dfa/a71700" ],
    [ "SIM Peripheral Access Layer", "d6/df3/a71702.html", "d6/df3/a71702" ],
    [ "SMC Peripheral Access Layer", "de/d06/a71704.html", "de/d06/a71704" ],
    [ "SPI Peripheral Access Layer", "dd/d74/a71706.html", "dd/d74/a71706" ],
    [ "TPM Peripheral Access Layer", "d1/d45/a71708.html", "d1/d45/a71708" ],
    [ "TSI Peripheral Access Layer", "df/d5d/a71710.html", "df/d5d/a71710" ],
    [ "UART Peripheral Access Layer", "de/d45/a71712.html", "de/d45/a71712" ],
    [ "UART0 Peripheral Access Layer", "d9/d61/a71714.html", "d9/d61/a71714" ],
    [ "USB Peripheral Access Layer", "d0/d15/a71716.html", "d0/d15/a71716" ]
];