// Seed: 1422052600
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    output supply0 id_11,
    output wor id_12,
    output wor id_13
);
  assign id_5 = 1 - id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6
);
  wire id_8, id_9, id_10;
  module_0(
      id_6, id_5, id_4, id_6, id_4, id_6, id_1, id_1, id_1, id_1, id_1, id_3, id_3, id_3
  );
endmodule
