{
    "busConfiguration": "WB_WB_WB",
    "dmaIn": {
        "baseAddress": "0xa0000000"
    },
    "dmaOut": {
        "baseAddress": "0xa0001000"
    },
    "accelerator": {
        "sourceFile": "fpga_isp.v",
        "topName": "fpga_isp",
        "baseAddress": "0xa0010000",
        "params": {
            "addrWidth": 30,
            "dataWidth": 32,
            "maxBurst": 16,
            "controlAddrWidth": 30,
            "controlDataWidth": 32,
            "fifoDepth": 512
        },
        "signals": {
            "clock": "sys_clk",
            "reset": "sys_rst",
            "input": {
                "tdata": "raw_payload_data",
                "tvalid": "raw_valid",
                "tready": "raw_ready",
                "tuser": "raw_first",
                "tlast": "raw_last"
            },
            "output": {
                "tdata": "rgb_payload_data",
                "tvalid": "rgb_valid",
                "tready": "rgb_ready",
                "tuser": "rgb_first",
                "tlast": "rgb_last"
            }
        },
        "csr": [
            {
                "name": "FPGA_ISP",
                "type": "storage",
                "address": "0xa0010000",
                "fields": [
                    {
                        "name": "bgr",
                        "type": "Bool",
                        "direction": "Input",
                        "size": 1
                    },
                    {
                        "name": "pattern",
                        "type": "UInt",
                        "direction": "Input",
                        "size": 2
                    },
                    {
                        "name": "busy",
                        "type": "Bool",
                        "direction": "Output",
                        "size": 1
                    },
                    {
                        "name": "algorithm",
                        "type": "UInt",
                        "direction": "Input",
                        "size": 3
                    }
                ]
            },
            {
                "name": "FPGA_ISP_IM",
                "type": "storage",
                "address": "0xa0010004",
                "fields": [
                    {
                        "name": "rows",
                        "type": "UInt",
                        "direction": "Input",
                        "size": 13
                    },
                    {
                        "name": "cols",
                        "type": "UInt",
                        "direction": "Input",
                        "size": 13
                    }
                ]
            }
        ]
    }
}