Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sizhe\Desktop\ECE385-FINAL-2DMC\drivers\vga_driver_with_framebuffer\vga_driver_with_framebuffer_soc.qsys --block-symbol-file --output-directory=C:\Users\sizhe\Desktop\ECE385-FINAL-2DMC\drivers\vga_driver_with_framebuffer\vga_driver_with_framebuffer_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading vga_driver_with_framebuffer/vga_driver_with_framebuffer_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_sgdma [altera_avalon_sgdma 18.1]
Progress: Parameterizing module lcd_sgdma
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_sgdma_pll [altpll 18.1]
Progress: Parameterizing module sdram_sgdma_pll
Progress: Adding sgdma_ta [timing_adapter 18.1]
Progress: Parameterizing module sgdma_ta
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vga [VGA_SINK 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_pll [altpll 18.1]
Progress: Parameterizing module vga_pll
Progress: Adding vga_ta [timing_adapter 18.1]
Progress: Parameterizing module vga_ta
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vga_driver_with_framebuffer_soc.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: vga_driver_with_framebuffer_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: vga_driver_with_framebuffer_soc.lcd_sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: vga_driver_with_framebuffer_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: vga_driver_with_framebuffer_soc.vga_ta.out/vga.avalon_streaming_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: vga_driver_with_framebuffer_soc.lcd_sgdma.out/sgdma_ta.in: The source data signal is 32 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Info: vga_driver_with_framebuffer_soc.fifo_0.out/vga_ta.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sizhe\Desktop\ECE385-FINAL-2DMC\drivers\vga_driver_with_framebuffer\vga_driver_with_framebuffer_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\sizhe\Desktop\ECE385-FINAL-2DMC\drivers\vga_driver_with_framebuffer\vga_driver_with_framebuffer_soc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading vga_driver_with_framebuffer/vga_driver_with_framebuffer_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_sgdma [altera_avalon_sgdma 18.1]
Progress: Parameterizing module lcd_sgdma
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_sgdma_pll [altpll 18.1]
Progress: Parameterizing module sdram_sgdma_pll
Progress: Adding sgdma_ta [timing_adapter 18.1]
Progress: Parameterizing module sgdma_ta
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vga [VGA_SINK 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_pll [altpll 18.1]
Progress: Parameterizing module vga_pll
Progress: Adding vga_ta [timing_adapter 18.1]
Progress: Parameterizing module vga_ta
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vga_driver_with_framebuffer_soc.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: vga_driver_with_framebuffer_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: vga_driver_with_framebuffer_soc.lcd_sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: vga_driver_with_framebuffer_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: vga_driver_with_framebuffer_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: vga_driver_with_framebuffer_soc.vga_ta.out/vga.avalon_streaming_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: vga_driver_with_framebuffer_soc.lcd_sgdma.out/sgdma_ta.in: The source data signal is 32 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Info: vga_driver_with_framebuffer_soc.fifo_0.out/vga_ta.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: vga_driver_with_framebuffer_soc: Generating vga_driver_with_framebuffer_soc "vga_driver_with_framebuffer_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src3 and cmd_mux_006.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src4 and cmd_mux_007.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_003.sink3
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_003.sink4
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Error: avalon_st_adapter_001.data_format_adapter_0: Input symbols per beat:(4) not multiple of output symbols per beat:(3).  Output interface symbols per beat is less than input symbols per beat. In this case, input symbols per beat must be an even multiple of output symbols per beat.
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Error: Generation stopped, 21 or more modules remaining
Info: vga_driver_with_framebuffer_soc: Done "vga_driver_with_framebuffer_soc" with 18 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
