#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ca3b183980 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
v000001ca3b1ff210_0 .var "clk", 0 0;
v000001ca3b1ffc10_0 .var "dots_printed", 0 0;
v000001ca3b1fe450_0 .var "expected_val", 7 0;
v000001ca3b1febd0_0 .net "flash_clk", 0 0, L_000001ca3b2610e0;  1 drivers
v000001ca3b1fe770_0 .net "flash_csb", 0 0, L_000001ca3b260b40;  1 drivers
RS_000001ca3b1870a8 .resolv tri, L_000001ca3b1ff850, L_000001ca3b25e3e0;
v000001ca3b2001b0_0 .net8 "flash_io0", 0 0, RS_000001ca3b1870a8;  2 drivers
RS_000001ca3b187168 .resolv tri, L_000001ca3b1fed10, L_000001ca3b25eca0;
v000001ca3b1ff990_0 .net8 "flash_io1", 0 0, RS_000001ca3b187168;  2 drivers
RS_000001ca3b187228 .resolv tri, L_000001ca3b200250, L_000001ca3b25f9c0;
v000001ca3b1feef0_0 .net8 "flash_io2", 0 0, RS_000001ca3b187228;  2 drivers
RS_000001ca3b1872e8 .resolv tri, L_000001ca3b1fe1d0, L_000001ca3b25e5c0;
v000001ca3b1fef90_0 .net8 "flash_io3", 0 0, RS_000001ca3b1872e8;  2 drivers
v000001ca3b1ffd50_0 .var/i "pixel_out_count", 31 0;
v000001ca3b1fe130_0 .var "reset_cnt", 5 0;
v000001ca3b1ff030_0 .net "resetn", 0 0, L_000001ca3b1fff30;  1 drivers
o000001ca3b18ea88 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca3b200070_0 .net "ser_rx", 0 0, o000001ca3b18ea88;  0 drivers
v000001ca3b1ffcb0_0 .net "ser_tx", 0 0, L_000001ca3b264560;  1 drivers
E_000001ca3b11ac20 .event anyedge, v000001ca3b1ffd50_0;
E_000001ca3b11b3e0 .event anyedge, v000001ca3b138d70_0;
L_000001ca3b1fff30 .reduce/and v000001ca3b1fe130_0;
S_000001ca3b185cb0 .scope module, "spiflash" "spiflash" 2 30, 3 39 0, S_000001ca3b183980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "csb";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INOUT 1 "io0";
    .port_info 3 /INOUT 1 "io1";
    .port_info 4 /INOUT 1 "io2";
    .port_info 5 /INOUT 1 "io3";
P_000001ca3af5be60 .param/l "latency" 1 3 48, +C4<00000000000000000000000000001000>;
P_000001ca3af5be98 .param/l "mode_dspi_rd" 1 3 66, C4<0010>;
P_000001ca3af5bed0 .param/l "mode_dspi_wr" 1 3 67, C4<0011>;
P_000001ca3af5bf08 .param/l "mode_qspi_ddr_rd" 1 3 70, C4<0110>;
P_000001ca3af5bf40 .param/l "mode_qspi_ddr_wr" 1 3 71, C4<0111>;
P_000001ca3af5bf78 .param/l "mode_qspi_rd" 1 3 68, C4<0100>;
P_000001ca3af5bfb0 .param/l "mode_qspi_wr" 1 3 69, C4<0101>;
P_000001ca3af5bfe8 .param/l "mode_spi" 1 3 65, C4<0001>;
P_000001ca3af5c020 .param/l "verbose" 1 3 47, +C4<00000000000000000000000000000000>;
L_000001ca3b16e160/d .functor BUFZ 1, RS_000001ca3b1870a8, C4<0>, C4<0>, C4<0>;
L_000001ca3b16e160 .delay 1 (1000,1000,1000) L_000001ca3b16e160/d;
L_000001ca3b16e0f0/d .functor BUFZ 1, RS_000001ca3b187168, C4<0>, C4<0>, C4<0>;
L_000001ca3b16e0f0 .delay 1 (1000,1000,1000) L_000001ca3b16e0f0/d;
L_000001ca3b16ccd0/d .functor BUFZ 1, RS_000001ca3b187228, C4<0>, C4<0>, C4<0>;
L_000001ca3b16ccd0 .delay 1 (1000,1000,1000) L_000001ca3b16ccd0/d;
L_000001ca3b16d130/d .functor BUFZ 1, RS_000001ca3b1872e8, C4<0>, C4<0>, C4<0>;
L_000001ca3b16d130 .delay 1 (1000,1000,1000) L_000001ca3b16d130/d;
o000001ca3b186e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b184290_0 name=_ivl_0
o000001ca3b186ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b185b90_0 name=_ivl_12
o000001ca3b186ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b183cf0_0 name=_ivl_4
o000001ca3b186f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b183d90_0 name=_ivl_8
v000001ca3b184f10_0 .var/i "bitcount", 31 0;
v000001ca3b184fb0_0 .var "buffer", 7 0;
v000001ca3b184c90_0 .var/i "bytecount", 31 0;
v000001ca3b185410_0 .net "clk", 0 0, L_000001ca3b2610e0;  alias, 1 drivers
v000001ca3b185870_0 .net "csb", 0 0, L_000001ca3b260b40;  alias, 1 drivers
v000001ca3b184d30_0 .var/i "dummycount", 31 0;
v000001ca3b1854b0_0 .var "firmware_file", 1023 0;
v000001ca3b184dd0_0 .net8 "io0", 0 0, RS_000001ca3b1870a8;  alias, 2 drivers
v000001ca3b184e70_0 .net "io0_delayed", 0 0, L_000001ca3b16e160;  1 drivers
v000001ca3b1855f0_0 .var "io0_dout", 0 0;
v000001ca3b183ed0_0 .var "io0_oe", 0 0;
v000001ca3b1845b0_0 .net8 "io1", 0 0, RS_000001ca3b187168;  alias, 2 drivers
v000001ca3b184330_0 .net "io1_delayed", 0 0, L_000001ca3b16e0f0;  1 drivers
v000001ca3b1852d0_0 .var "io1_dout", 0 0;
v000001ca3b185370_0 .var "io1_oe", 0 0;
v000001ca3b185550_0 .net8 "io2", 0 0, RS_000001ca3b187228;  alias, 2 drivers
v000001ca3b185230_0 .net "io2_delayed", 0 0, L_000001ca3b16ccd0;  1 drivers
v000001ca3b185690_0 .var "io2_dout", 0 0;
v000001ca3b184650_0 .var "io2_oe", 0 0;
v000001ca3b1846f0_0 .net8 "io3", 0 0, RS_000001ca3b1872e8;  alias, 2 drivers
v000001ca3b1850f0_0 .net "io3_delayed", 0 0, L_000001ca3b16d130;  1 drivers
v000001ca3b185190_0 .var "io3_dout", 0 0;
v000001ca3b184470_0 .var "io3_oe", 0 0;
v000001ca3b184010 .array "memory", 16777215 0, 7 0;
v000001ca3b183e30_0 .var "mode", 3 0;
v000001ca3b185730_0 .var "next_mode", 3 0;
v000001ca3b185a50_0 .var "powered_up", 0 0;
v000001ca3b183f70_0 .var "spi_addr", 23 0;
v000001ca3b1857d0_0 .var "spi_cmd", 7 0;
v000001ca3b184a10_0 .var "spi_in", 7 0;
v000001ca3b185910_0 .var "spi_io_vld", 0 0;
v000001ca3b1859b0_0 .var "spi_out", 7 0;
v000001ca3b1843d0_0 .var "xip_cmd", 7 0;
E_000001ca3b11b1a0 .event posedge, v000001ca3b185410_0;
E_000001ca3b11b8e0 .event anyedge, v000001ca3b185410_0, v000001ca3b185870_0;
E_000001ca3b11b9a0 .event anyedge, v000001ca3b185870_0;
L_000001ca3b25e3e0 .delay 1 (1000,1000,1000) L_000001ca3b25e3e0/d;
L_000001ca3b25e3e0/d .functor MUXZ 1, o000001ca3b186e98, v000001ca3b1855f0_0, v000001ca3b183ed0_0, C4<>;
L_000001ca3b25eca0 .delay 1 (1000,1000,1000) L_000001ca3b25eca0/d;
L_000001ca3b25eca0/d .functor MUXZ 1, o000001ca3b186ef8, v000001ca3b1852d0_0, v000001ca3b185370_0, C4<>;
L_000001ca3b25f9c0 .delay 1 (1000,1000,1000) L_000001ca3b25f9c0/d;
L_000001ca3b25f9c0/d .functor MUXZ 1, o000001ca3b186f28, v000001ca3b185690_0, v000001ca3b184650_0, C4<>;
L_000001ca3b25e5c0 .delay 1 (1000,1000,1000) L_000001ca3b25e5c0/d;
L_000001ca3b25e5c0/d .functor MUXZ 1, o000001ca3b186ec8, v000001ca3b185190_0, v000001ca3b184470_0, C4<>;
S_000001ca3af5c060 .scope task, "ddr_rd_edge" "ddr_rd_edge" 3 231, 3 231 0, S_000001ca3b185cb0;
 .timescale -9 -12;
TD_uart_tb.spiflash.ddr_rd_edge ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b1850f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b185230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184e70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_0.0 ;
    %end;
S_000001ca3afad430 .scope task, "ddr_wr_edge" "ddr_wr_edge" 3 243, 3 243 0, S_000001ca3b185cb0;
 .timescale -9 -12;
TD_uart_tb.spiflash.ddr_wr_edge ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ca3b1855f0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b185690_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b185190_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %concati/vec4 0, 0, 4;
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_1.2 ;
    %end;
S_000001ca3afad5c0 .scope task, "spi_action" "spi_action" 3 111, 3 111 0, S_000001ca3b185cb0;
 .timescale -9 -12;
TD_uart_tb.spiflash.spi_action ;
    %load/vec4 v000001ca3b184fb0_0;
    %store/vec4 v000001ca3b184a10_0, 0, 8;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %store/vec4 v000001ca3b1857d0_0, 0, 8;
    %load/vec4 v000001ca3b1857d0_0;
    %cmpi/e 171, 0, 8;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185a50_0, 0, 1;
T_2.6 ;
    %load/vec4 v000001ca3b1857d0_0;
    %cmpi/e 185, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185a50_0, 0, 1;
T_2.8 ;
    %load/vec4 v000001ca3b1857d0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ca3b1843d0_0, 0, 8;
T_2.10 ;
T_2.4 ;
    %load/vec4 v000001ca3b185a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000001ca3b1857d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.15 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.17 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.19 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/s 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.21, 5;
    %load/vec4 v000001ca3b183f70_0;
    %pad/u 26;
    %ix/vec4 4;
    %load/vec4a v000001ca3b184010, 4;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b183f70_0;
    %addi 1, 0, 24;
    %store/vec4 v000001ca3b183f70_0, 0, 24;
T_2.21 ;
T_2.12 ;
    %load/vec4 v000001ca3b185a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.25, 9;
    %load/vec4 v000001ca3b1857d0_0;
    %pad/u 32;
    %pushi/vec4 187, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
T_2.26 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.28 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.30 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.32 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %cmpi/e 165, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.36, 8;
    %load/vec4 v000001ca3b1857d0_0;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %store/vec4 v000001ca3b1843d0_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ca3b184d30_0, 0, 32;
T_2.34 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.38, 5;
    %load/vec4 v000001ca3b183f70_0;
    %pad/u 26;
    %ix/vec4 4;
    %load/vec4a v000001ca3b184010, 4;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b183f70_0;
    %addi 1, 0, 24;
    %store/vec4 v000001ca3b183f70_0, 0, 24;
T_2.38 ;
T_2.23 ;
    %load/vec4 v000001ca3b185a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.42, 9;
    %load/vec4 v000001ca3b1857d0_0;
    %pad/u 32;
    %pushi/vec4 235, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.43, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
T_2.43 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.45, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.45 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.47, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.47 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.49, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.49 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.51, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %cmpi/e 165, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.53, 8;
    %load/vec4 v000001ca3b1857d0_0;
    %jmp/1 T_2.54, 8;
T_2.53 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.54, 8;
 ; End of false expr.
    %blend;
T_2.54;
    %store/vec4 v000001ca3b1843d0_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ca3b184d30_0, 0, 32;
T_2.51 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %load/vec4 v000001ca3b183f70_0;
    %pad/u 26;
    %ix/vec4 4;
    %load/vec4a v000001ca3b184010, 4;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b183f70_0;
    %addi 1, 0, 24;
    %store/vec4 v000001ca3b183f70_0, 0, 24;
T_2.55 ;
T_2.40 ;
    %load/vec4 v000001ca3b185a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.59, 9;
    %load/vec4 v000001ca3b1857d0_0;
    %pad/u 32;
    %pushi/vec4 237, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.57, 8;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.60, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ca3b185730_0, 0, 4;
T_2.60 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.62, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.62 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.64, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.64 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.66, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b183f70_0, 4, 8;
T_2.66 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.68, 4;
    %load/vec4 v000001ca3b184fb0_0;
    %cmpi/e 165, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.70, 8;
    %load/vec4 v000001ca3b1857d0_0;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v000001ca3b1843d0_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ca3b184d30_0, 0, 32;
T_2.68 ;
    %load/vec4 v000001ca3b184c90_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.72, 5;
    %load/vec4 v000001ca3b183f70_0;
    %pad/u 26;
    %ix/vec4 4;
    %load/vec4a v000001ca3b184010, 4;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b183f70_0;
    %addi 1, 0, 24;
    %store/vec4 v000001ca3b183f70_0, 0, 24;
T_2.72 ;
T_2.57 ;
    %load/vec4 v000001ca3b184fb0_0;
    %store/vec4 v000001ca3b1859b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185910_0, 0, 1;
    %end;
S_000001ca3adb4380 .scope module, "uut" "rvsoc_wrapper" 2 22, 4 1 0, S_000001ca3b183980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sensor_clk";
    .port_info 3 /OUTPUT 1 "ser_tx";
    .port_info 4 /INPUT 1 "ser_rx";
    .port_info 5 /OUTPUT 1 "flash_csb";
    .port_info 6 /OUTPUT 1 "flash_clk";
    .port_info 7 /INOUT 1 "flash_io0";
    .port_info 8 /INOUT 1 "flash_io1";
    .port_info 9 /INOUT 1 "flash_io2";
    .port_info 10 /INOUT 1 "flash_io3";
P_000001ca3b11b160 .param/l "MEM_WORDS" 0 4 16, +C4<00000000000000000000000100000000>;
o000001ca3b191e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b2031d0_0 name=_ivl_0
o000001ca3b191e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b2042b0_0 name=_ivl_12
L_000001ca3b206048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b205110_0 .net/2u *"_ivl_16", 0 0, L_000001ca3b206048;  1 drivers
L_000001ca3b206090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b2052f0_0 .net/2u *"_ivl_20", 0 0, L_000001ca3b206090;  1 drivers
L_000001ca3b2060d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b205610_0 .net/2u *"_ivl_24", 0 0, L_000001ca3b2060d8;  1 drivers
L_000001ca3b206120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b2056b0_0 .net/2u *"_ivl_28", 0 0, L_000001ca3b206120;  1 drivers
o000001ca3b191f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b203c70_0 name=_ivl_4
o000001ca3b191f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ca3b203270_0 name=_ivl_8
v000001ca3b2033b0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  1 drivers
v000001ca3b204170_0 .net "flash_clk", 0 0, L_000001ca3b2610e0;  alias, 1 drivers
v000001ca3b203d10_0 .net "flash_csb", 0 0, L_000001ca3b260b40;  alias, 1 drivers
v000001ca3b2043f0_0 .net8 "flash_io0", 0 0, RS_000001ca3b1870a8;  alias, 2 drivers
v000001ca3b203b30_0 .net "flash_io0_di", 0 0, L_000001ca3b1fedb0;  1 drivers
v000001ca3b203bd0_0 .net "flash_io0_do", 0 0, L_000001ca3b264ba0;  1 drivers
v000001ca3b204210_0 .net "flash_io0_oe", 0 0, L_000001ca3b261860;  1 drivers
v000001ca3b204490_0 .net8 "flash_io1", 0 0, RS_000001ca3b187168;  alias, 2 drivers
v000001ca3b204530_0 .net "flash_io1_di", 0 0, L_000001ca3b1ff710;  1 drivers
v000001ca3b205bb0_0 .net "flash_io1_do", 0 0, L_000001ca3b264b00;  1 drivers
v000001ca3b205f70_0 .net "flash_io1_oe", 0 0, L_000001ca3b261a40;  1 drivers
v000001ca3b205d90_0 .net8 "flash_io2", 0 0, RS_000001ca3b187228;  alias, 2 drivers
v000001ca3b205ed0_0 .net "flash_io2_di", 0 0, L_000001ca3b200110;  1 drivers
v000001ca3b205e30_0 .net "flash_io2_do", 0 0, L_000001ca3b264ce0;  1 drivers
v000001ca3b205890_0 .net "flash_io2_oe", 0 0, L_000001ca3b261e00;  1 drivers
v000001ca3b205930_0 .net8 "flash_io3", 0 0, RS_000001ca3b1872e8;  alias, 2 drivers
v000001ca3b2059d0_0 .net "flash_io3_di", 0 0, L_000001ca3b1fe950;  1 drivers
v000001ca3b205a70_0 .net "flash_io3_do", 0 0, L_000001ca3b2653c0;  1 drivers
v000001ca3b205b10_0 .net "flash_io3_oe", 0 0, L_000001ca3b2621c0;  1 drivers
v000001ca3b205c50_0 .var "gpio", 31 0;
v000001ca3b205cf0_0 .net "iomem_addr", 31 0, L_000001ca3b16a9d0;  1 drivers
v000001ca3b1ffb70_0 .var "iomem_rdata", 31 0;
v000001ca3b2004d0_0 .var "iomem_ready", 0 0;
v000001ca3b1fe6d0_0 .net "iomem_valid", 0 0, L_000001ca3b16ace0;  1 drivers
v000001ca3b1ffad0_0 .net "iomem_wdata", 31 0, L_000001ca3b169540;  1 drivers
v000001ca3b1fe8b0_0 .net "iomem_wstrb", 3 0, L_000001ca3b16a810;  1 drivers
v000001ca3b2002f0_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1fe090_0 .net "sensor_clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b200610_0 .net "ser_rx", 0 0, o000001ca3b18ea88;  alias, 0 drivers
v000001ca3b1ff350_0 .net "ser_tx", 0 0, L_000001ca3b264560;  alias, 1 drivers
L_000001ca3b1ff850 .functor MUXZ 1, o000001ca3b191e48, L_000001ca3b264ba0, L_000001ca3b261860, C4<>;
L_000001ca3b1fed10 .functor MUXZ 1, o000001ca3b191f68, L_000001ca3b264b00, L_000001ca3b261a40, C4<>;
L_000001ca3b200250 .functor MUXZ 1, o000001ca3b191f98, L_000001ca3b264ce0, L_000001ca3b261e00, C4<>;
L_000001ca3b1fe1d0 .functor MUXZ 1, o000001ca3b191e78, L_000001ca3b2653c0, L_000001ca3b2621c0, C4<>;
L_000001ca3b1fedb0 .functor MUXZ 1, RS_000001ca3b1870a8, L_000001ca3b206048, L_000001ca3b261860, C4<>;
L_000001ca3b1ff710 .functor MUXZ 1, RS_000001ca3b187168, L_000001ca3b206090, L_000001ca3b261a40, C4<>;
L_000001ca3b200110 .functor MUXZ 1, RS_000001ca3b187228, L_000001ca3b2060d8, L_000001ca3b261e00, C4<>;
L_000001ca3b1fe950 .functor MUXZ 1, RS_000001ca3b1872e8, L_000001ca3b206120, L_000001ca3b2621c0, C4<>;
S_000001ca3af95f60 .scope module, "soc" "rvsoc" 4 66, 5 1 0, S_000001ca3adb4380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sensor_clk";
    .port_info 3 /OUTPUT 1 "iomem_valid";
    .port_info 4 /INPUT 1 "iomem_ready";
    .port_info 5 /OUTPUT 4 "iomem_wstrb";
    .port_info 6 /OUTPUT 32 "iomem_addr";
    .port_info 7 /OUTPUT 32 "iomem_wdata";
    .port_info 8 /INPUT 32 "iomem_rdata";
    .port_info 9 /INPUT 1 "irq_5";
    .port_info 10 /INPUT 1 "irq_6";
    .port_info 11 /INPUT 1 "irq_7";
    .port_info 12 /OUTPUT 1 "ser_tx";
    .port_info 13 /INPUT 1 "ser_rx";
    .port_info 14 /OUTPUT 1 "flash_csb";
    .port_info 15 /OUTPUT 1 "flash_clk";
    .port_info 16 /OUTPUT 1 "flash_io0_oe";
    .port_info 17 /OUTPUT 1 "flash_io1_oe";
    .port_info 18 /OUTPUT 1 "flash_io2_oe";
    .port_info 19 /OUTPUT 1 "flash_io3_oe";
    .port_info 20 /OUTPUT 1 "flash_io0_do";
    .port_info 21 /OUTPUT 1 "flash_io1_do";
    .port_info 22 /OUTPUT 1 "flash_io2_do";
    .port_info 23 /OUTPUT 1 "flash_io3_do";
    .port_info 24 /INPUT 1 "flash_io0_di";
    .port_info 25 /INPUT 1 "flash_io1_di";
    .port_info 26 /INPUT 1 "flash_io2_di";
    .port_info 27 /INPUT 1 "flash_io3_di";
P_000001ca3af960f0 .param/l "BARREL_SHIFTER" 0 5 38, C4<0>;
P_000001ca3af96128 .param/l "ENABLE_COMPRESSED" 0 5 42, C4<1>;
P_000001ca3af96160 .param/l "ENABLE_COUNTERS" 0 5 43, C4<1>;
P_000001ca3af96198 .param/l "ENABLE_DIV" 0 5 40, C4<0>;
P_000001ca3af961d0 .param/l "ENABLE_FAST_MUL" 0 5 41, C4<1>;
P_000001ca3af96208 .param/l "ENABLE_IRQ_QREGS" 0 5 44, C4<0>;
P_000001ca3af96240 .param/l "ENABLE_MUL" 0 5 39, C4<0>;
P_000001ca3af96278 .param/l "MEM_WORDS" 0 5 46, +C4<00000000000000000000000100000000>;
P_000001ca3af962b0 .param/l "PROGADDR_IRQ" 0 5 49, C4<00000000000000000000000000000000>;
P_000001ca3af962e8 .param/l "PROGADDR_RESET" 0 5 48, C4<00000000000100000000000000000000>;
P_000001ca3af96320 .param/l "STACKADDR" 0 5 47, C4<00000000000000000000010000000000>;
L_000001ca3b16ace0 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b1ffa30, C4<1>, C4<1>;
L_000001ca3b16a810 .functor BUFZ 4, v000001ca3b1dc860_0, C4<0000>, C4<0000>, C4<0000>;
L_000001ca3b16a9d0 .functor BUFZ 32, v000001ca3b1db0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b169540 .functor BUFZ 32, v000001ca3b1dd580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b169690 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b1ff8f0, C4<1>, C4<1>;
L_000001ca3b16a110 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b1ff670, C4<1>, C4<1>;
L_000001ca3b16aa40 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b1fffd0, C4<1>, C4<1>;
L_000001ca3b16a650 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b1ff0d0, C4<1>, C4<1>;
L_000001ca3b169d90 .functor AND 1, L_000001ca3b16ace0, v000001ca3b2004d0_0, C4<1>, C4<1>;
L_000001ca3b169850 .functor OR 1, L_000001ca3b169d90, L_000001ca3b16c800, C4<0>, C4<0>;
L_000001ca3b16a3b0 .functor OR 1, L_000001ca3b169850, v000001ca3b203630_0, C4<0>, C4<0>;
L_000001ca3b16a2d0 .functor OR 1, L_000001ca3b16a3b0, L_000001ca3b169690, C4<0>, C4<0>;
L_000001ca3b16a490 .functor OR 1, L_000001ca3b16a2d0, L_000001ca3b16a110, C4<0>, C4<0>;
L_000001ca3b169fc0 .functor AND 1, L_000001ca3b16aa40, L_000001ca3b1ff5d0, C4<1>, C4<1>;
L_000001ca3b16a1f0 .functor OR 1, L_000001ca3b16a490, L_000001ca3b169fc0, C4<0>, C4<0>;
L_000001ca3b169af0 .functor OR 1, L_000001ca3b16a1f0, L_000001ca3b16a650, C4<0>, C4<0>;
L_000001ca3b169a80 .functor AND 1, L_000001ca3b16ace0, v000001ca3b2004d0_0, C4<1>, C4<1>;
L_000001ca3b16b6f0 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b264420, C4<1>, C4<1>;
L_000001ca3b16b760 .functor AND 1, L_000001ca3b16b6f0, L_000001ca3b264ec0, C4<1>, C4<1>;
L_000001ca3b16bca0 .functor AND 1, L_000001ca3b16aa40, L_000001ca3b263160, C4<1>, C4<1>;
L_000001ca3b16e010 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b25ee80, C4<1>, C4<1>;
L_000001ca3b16e320 .functor AND 1, L_000001ca3b16e010, L_000001ca3b25ef20, C4<1>, C4<1>;
v000001ca3b202410_0 .net *"_ivl_101", 0 0, L_000001ca3b2638e0;  1 drivers
L_000001ca3b206e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b2025f0_0 .net/2u *"_ivl_102", 0 0, L_000001ca3b206e58;  1 drivers
v000001ca3b2024b0_0 .net *"_ivl_107", 0 0, L_000001ca3b263160;  1 drivers
L_000001ca3b2077e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b200ed0_0 .net/2u *"_ivl_110", 3 0, L_000001ca3b2077e8;  1 drivers
v000001ca3b201790_0 .net *"_ivl_115", 0 0, L_000001ca3b25ee80;  1 drivers
v000001ca3b202870_0 .net *"_ivl_117", 0 0, L_000001ca3b16e010;  1 drivers
L_000001ca3b207830 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b2020f0_0 .net/2u *"_ivl_118", 31 0, L_000001ca3b207830;  1 drivers
v000001ca3b200890_0 .net *"_ivl_120", 0 0, L_000001ca3b25ef20;  1 drivers
v000001ca3b200930_0 .net *"_ivl_123", 0 0, L_000001ca3b16e320;  1 drivers
L_000001ca3b207878 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b202550_0 .net/2u *"_ivl_124", 3 0, L_000001ca3b207878;  1 drivers
L_000001ca3b206240 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b202190_0 .net/2u *"_ivl_18", 31 0, L_000001ca3b206240;  1 drivers
v000001ca3b200bb0_0 .net *"_ivl_20", 0 0, L_000001ca3b1ff8f0;  1 drivers
L_000001ca3b206288 .functor BUFT 1, C4<00000010000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ca3b202730_0 .net/2u *"_ivl_24", 31 0, L_000001ca3b206288;  1 drivers
v000001ca3b2027d0_0 .net *"_ivl_26", 0 0, L_000001ca3b1ff670;  1 drivers
L_000001ca3b2062d0 .functor BUFT 1, C4<00000010000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001ca3b201c90_0 .net/2u *"_ivl_30", 31 0, L_000001ca3b2062d0;  1 drivers
v000001ca3b201330_0 .net *"_ivl_32", 0 0, L_000001ca3b1fffd0;  1 drivers
L_000001ca3b206318 .functor BUFT 1, C4<00000010000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v000001ca3b201150_0 .net/2u *"_ivl_36", 31 0, L_000001ca3b206318;  1 drivers
v000001ca3b201bf0_0 .net *"_ivl_38", 0 0, L_000001ca3b1ff0d0;  1 drivers
v000001ca3b202910_0 .net *"_ivl_43", 0 0, L_000001ca3b169d90;  1 drivers
v000001ca3b2029b0_0 .net *"_ivl_45", 0 0, L_000001ca3b169850;  1 drivers
v000001ca3b202a50_0 .net *"_ivl_47", 0 0, L_000001ca3b16a3b0;  1 drivers
v000001ca3b2009d0_0 .net *"_ivl_49", 0 0, L_000001ca3b16a2d0;  1 drivers
v000001ca3b201d30_0 .net *"_ivl_5", 7 0, L_000001ca3b1fe9f0;  1 drivers
v000001ca3b200e30_0 .net *"_ivl_51", 0 0, L_000001ca3b16a490;  1 drivers
v000001ca3b202d70_0 .net *"_ivl_53", 0 0, L_000001ca3b1ff5d0;  1 drivers
v000001ca3b202b90_0 .net *"_ivl_55", 0 0, L_000001ca3b169fc0;  1 drivers
v000001ca3b200a70_0 .net *"_ivl_57", 0 0, L_000001ca3b16a1f0;  1 drivers
L_000001ca3b2061f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ca3b200c50_0 .net/2u *"_ivl_6", 7 0, L_000001ca3b2061f8;  1 drivers
v000001ca3b202c30_0 .net *"_ivl_61", 0 0, L_000001ca3b169a80;  1 drivers
L_000001ca3b206360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b200cf0_0 .net/2u *"_ivl_62", 31 0, L_000001ca3b206360;  1 drivers
v000001ca3b200f70_0 .net *"_ivl_64", 31 0, L_000001ca3b1ff170;  1 drivers
v000001ca3b201e70_0 .net *"_ivl_66", 31 0, L_000001ca3b200390;  1 drivers
v000001ca3b201fb0_0 .net *"_ivl_68", 31 0, L_000001ca3b2006b0;  1 drivers
v000001ca3b2015b0_0 .net *"_ivl_70", 31 0, L_000001ca3b1fe270;  1 drivers
v000001ca3b201010_0 .net *"_ivl_72", 31 0, L_000001ca3b1ffdf0;  1 drivers
v000001ca3b202ff0_0 .net *"_ivl_74", 31 0, L_000001ca3b200430;  1 drivers
L_000001ca3b206c60 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b201a10_0 .net/2u *"_ivl_78", 31 0, L_000001ca3b206c60;  1 drivers
v000001ca3b2013d0_0 .net *"_ivl_8", 0 0, L_000001ca3b1ffa30;  1 drivers
v000001ca3b202e10_0 .net *"_ivl_80", 0 0, L_000001ca3b264420;  1 drivers
v000001ca3b202050_0 .net *"_ivl_83", 0 0, L_000001ca3b16b6f0;  1 drivers
L_000001ca3b206ca8 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b202cd0_0 .net/2u *"_ivl_84", 31 0, L_000001ca3b206ca8;  1 drivers
v000001ca3b202eb0_0 .net *"_ivl_86", 0 0, L_000001ca3b264ec0;  1 drivers
L_000001ca3b206cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b201830_0 .net/2u *"_ivl_92", 3 0, L_000001ca3b206cf0;  1 drivers
L_000001ca3b206e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b202f50_0 .net/2u *"_ivl_96", 3 0, L_000001ca3b206e10;  1 drivers
v000001ca3b201470_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b201510_0 .net "dataproc_rdata", 31 0, L_000001ca3b16e710;  1 drivers
v000001ca3b2018d0_0 .net "dataproc_sel", 0 0, L_000001ca3b16a650;  1 drivers
v000001ca3b201970_0 .net "flash_clk", 0 0, L_000001ca3b2610e0;  alias, 1 drivers
v000001ca3b204b70_0 .net "flash_csb", 0 0, L_000001ca3b260b40;  alias, 1 drivers
v000001ca3b2039f0_0 .net "flash_io0_di", 0 0, L_000001ca3b1fedb0;  alias, 1 drivers
v000001ca3b203a90_0 .net "flash_io0_do", 0 0, L_000001ca3b264ba0;  alias, 1 drivers
v000001ca3b2045d0_0 .net "flash_io0_oe", 0 0, L_000001ca3b261860;  alias, 1 drivers
v000001ca3b204710_0 .net "flash_io1_di", 0 0, L_000001ca3b1ff710;  alias, 1 drivers
v000001ca3b2038b0_0 .net "flash_io1_do", 0 0, L_000001ca3b264b00;  alias, 1 drivers
v000001ca3b203310_0 .net "flash_io1_oe", 0 0, L_000001ca3b261a40;  alias, 1 drivers
v000001ca3b203090_0 .net "flash_io2_di", 0 0, L_000001ca3b200110;  alias, 1 drivers
v000001ca3b203e50_0 .net "flash_io2_do", 0 0, L_000001ca3b264ce0;  alias, 1 drivers
v000001ca3b204a30_0 .net "flash_io2_oe", 0 0, L_000001ca3b261e00;  alias, 1 drivers
v000001ca3b205390_0 .net "flash_io3_di", 0 0, L_000001ca3b1fe950;  alias, 1 drivers
v000001ca3b205570_0 .net "flash_io3_do", 0 0, L_000001ca3b2653c0;  alias, 1 drivers
v000001ca3b204d50_0 .net "flash_io3_oe", 0 0, L_000001ca3b2621c0;  alias, 1 drivers
v000001ca3b203590_0 .net "iomem_addr", 31 0, L_000001ca3b16a9d0;  alias, 1 drivers
v000001ca3b2036d0_0 .net "iomem_rdata", 31 0, v000001ca3b1ffb70_0;  1 drivers
v000001ca3b203770_0 .net "iomem_ready", 0 0, v000001ca3b2004d0_0;  1 drivers
v000001ca3b2054d0_0 .net "iomem_valid", 0 0, L_000001ca3b16ace0;  alias, 1 drivers
v000001ca3b203450_0 .net "iomem_wdata", 31 0, L_000001ca3b169540;  alias, 1 drivers
v000001ca3b204670_0 .net "iomem_wstrb", 3 0, L_000001ca3b16a810;  alias, 1 drivers
v000001ca3b203810_0 .var "irq", 31 0;
L_000001ca3b2078c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b2051b0_0 .net "irq_5", 0 0, L_000001ca3b2078c0;  1 drivers
L_000001ca3b207908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b204990_0 .net "irq_6", 0 0, L_000001ca3b207908;  1 drivers
L_000001ca3b207950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b203ef0_0 .net "irq_7", 0 0, L_000001ca3b207950;  1 drivers
L_000001ca3b206168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b203f90_0 .net "irq_stall", 0 0, L_000001ca3b206168;  1 drivers
L_000001ca3b2061b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b204ad0_0 .net "irq_uart", 0 0, L_000001ca3b2061b0;  1 drivers
v000001ca3b204c10_0 .net "mem_addr", 31 0, v000001ca3b1db0f0_0;  1 drivers
v000001ca3b2034f0_0 .net "mem_instr", 0 0, v000001ca3b1da8d0_0;  1 drivers
v000001ca3b204030_0 .net "mem_rdata", 31 0, L_000001ca3b1ffe90;  1 drivers
v000001ca3b204f30_0 .net "mem_ready", 0 0, L_000001ca3b169af0;  1 drivers
v000001ca3b204cb0_0 .net "mem_valid", 0 0, v000001ca3b1dc720_0;  1 drivers
v000001ca3b204df0_0 .net "mem_wdata", 31 0, v000001ca3b1dd580_0;  1 drivers
v000001ca3b2047b0_0 .net "mem_wstrb", 3 0, v000001ca3b1dc860_0;  1 drivers
v000001ca3b203db0_0 .net "ram_rdata", 31 0, v000001ca3b1df100_0;  1 drivers
v000001ca3b203630_0 .var "ram_ready", 0 0;
v000001ca3b204e90_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b203130_0 .net "sensor_clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b204850_0 .net "ser_rx", 0 0, o000001ca3b18ea88;  alias, 0 drivers
v000001ca3b2048f0_0 .net "ser_tx", 0 0, L_000001ca3b264560;  alias, 1 drivers
v000001ca3b2057f0_0 .net "simpleuart_reg_dat_do", 31 0, L_000001ca3b263520;  1 drivers
v000001ca3b205250_0 .net "simpleuart_reg_dat_sel", 0 0, L_000001ca3b16aa40;  1 drivers
v000001ca3b205430_0 .net "simpleuart_reg_dat_wait", 0 0, L_000001ca3b16ba00;  1 drivers
v000001ca3b204350_0 .net "simpleuart_reg_div_do", 31 0, v000001ca3b1f86a0_0;  1 drivers
v000001ca3b204fd0_0 .net "simpleuart_reg_div_sel", 0 0, L_000001ca3b16a110;  1 drivers
v000001ca3b2040d0_0 .net "spimem_rdata", 31 0, v000001ca3b1fdce0_0;  1 drivers
v000001ca3b205750_0 .net "spimem_ready", 0 0, L_000001ca3b16c800;  1 drivers
v000001ca3b203950_0 .net "spimemio_cfgreg_do", 31 0, L_000001ca3b2626c0;  1 drivers
v000001ca3b205070_0 .net "spimemio_cfgreg_sel", 0 0, L_000001ca3b169690;  1 drivers
E_000001ca3b11e860/0 .event anyedge, v000001ca3b203f90_0, v000001ca3b204ad0_0, v000001ca3b2051b0_0, v000001ca3b204990_0;
E_000001ca3b11e860/1 .event anyedge, v000001ca3b203ef0_0;
E_000001ca3b11e860 .event/or E_000001ca3b11e860/0, E_000001ca3b11e860/1;
L_000001ca3b1fe9f0 .part v000001ca3b1db0f0_0, 24, 8;
L_000001ca3b1ffa30 .cmp/gt 8, L_000001ca3b1fe9f0, L_000001ca3b2061f8;
L_000001ca3b1ff8f0 .cmp/eq 32, v000001ca3b1db0f0_0, L_000001ca3b206240;
L_000001ca3b1ff670 .cmp/eq 32, v000001ca3b1db0f0_0, L_000001ca3b206288;
L_000001ca3b1fffd0 .cmp/eq 32, v000001ca3b1db0f0_0, L_000001ca3b2062d0;
L_000001ca3b1ff0d0 .cmp/eq 32, v000001ca3b1db0f0_0, L_000001ca3b206318;
L_000001ca3b1ff5d0 .reduce/nor L_000001ca3b16ba00;
L_000001ca3b1ff170 .functor MUXZ 32, L_000001ca3b206360, L_000001ca3b16e710, L_000001ca3b16a650, C4<>;
L_000001ca3b200390 .functor MUXZ 32, L_000001ca3b1ff170, L_000001ca3b263520, L_000001ca3b16aa40, C4<>;
L_000001ca3b2006b0 .functor MUXZ 32, L_000001ca3b200390, v000001ca3b1f86a0_0, L_000001ca3b16a110, C4<>;
L_000001ca3b1fe270 .functor MUXZ 32, L_000001ca3b2006b0, L_000001ca3b2626c0, L_000001ca3b169690, C4<>;
L_000001ca3b1ffdf0 .functor MUXZ 32, L_000001ca3b1fe270, v000001ca3b1df100_0, v000001ca3b203630_0, C4<>;
L_000001ca3b200430 .functor MUXZ 32, L_000001ca3b1ffdf0, v000001ca3b1fdce0_0, L_000001ca3b16c800, C4<>;
L_000001ca3b1ffe90 .functor MUXZ 32, L_000001ca3b200430, v000001ca3b1ffb70_0, L_000001ca3b169a80, C4<>;
L_000001ca3b264420 .cmp/ge 32, v000001ca3b1db0f0_0, L_000001ca3b206c60;
L_000001ca3b264ec0 .cmp/gt 32, L_000001ca3b206ca8, v000001ca3b1db0f0_0;
L_000001ca3b263480 .part v000001ca3b1db0f0_0, 0, 24;
L_000001ca3b2644c0 .functor MUXZ 4, L_000001ca3b206cf0, v000001ca3b1dc860_0, L_000001ca3b169690, C4<>;
L_000001ca3b263ac0 .functor MUXZ 4, L_000001ca3b206e10, v000001ca3b1dc860_0, L_000001ca3b16a110, C4<>;
L_000001ca3b2638e0 .part v000001ca3b1dc860_0, 0, 1;
L_000001ca3b263a20 .functor MUXZ 1, L_000001ca3b206e58, L_000001ca3b2638e0, L_000001ca3b16aa40, C4<>;
L_000001ca3b263160 .reduce/nor v000001ca3b1dc860_0;
L_000001ca3b260320 .functor MUXZ 4, L_000001ca3b2077e8, v000001ca3b1dc860_0, L_000001ca3b16a650, C4<>;
L_000001ca3b25ee80 .reduce/nor L_000001ca3b169af0;
L_000001ca3b25ef20 .cmp/gt 32, L_000001ca3b207830, v000001ca3b1db0f0_0;
L_000001ca3b25e340 .functor MUXZ 4, L_000001ca3b207878, v000001ca3b1dc860_0, L_000001ca3b16e320, C4<>;
L_000001ca3b260640 .part v000001ca3b1db0f0_0, 2, 22;
S_000001ca3ad8d7a0 .scope module, "cpu" "picorv32" 5 127, 6 62 0, S_000001ca3af95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "trap";
    .port_info 3 /OUTPUT 1 "mem_valid";
    .port_info 4 /OUTPUT 1 "mem_instr";
    .port_info 5 /INPUT 1 "mem_ready";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /OUTPUT 32 "mem_wdata";
    .port_info 8 /OUTPUT 4 "mem_wstrb";
    .port_info 9 /INPUT 32 "mem_rdata";
    .port_info 10 /OUTPUT 1 "mem_la_read";
    .port_info 11 /OUTPUT 1 "mem_la_write";
    .port_info 12 /OUTPUT 32 "mem_la_addr";
    .port_info 13 /OUTPUT 32 "mem_la_wdata";
    .port_info 14 /OUTPUT 4 "mem_la_wstrb";
    .port_info 15 /OUTPUT 1 "pcpi_valid";
    .port_info 16 /OUTPUT 32 "pcpi_insn";
    .port_info 17 /OUTPUT 32 "pcpi_rs1";
    .port_info 18 /OUTPUT 32 "pcpi_rs2";
    .port_info 19 /INPUT 1 "pcpi_wr";
    .port_info 20 /INPUT 32 "pcpi_rd";
    .port_info 21 /INPUT 1 "pcpi_wait";
    .port_info 22 /INPUT 1 "pcpi_ready";
    .port_info 23 /INPUT 32 "irq";
    .port_info 24 /OUTPUT 32 "eoi";
    .port_info 25 /OUTPUT 1 "trace_valid";
    .port_info 26 /OUTPUT 36 "trace_data";
P_000001ca3b1807e0 .param/l "BARREL_SHIFTER" 0 6 69, C4<0>;
P_000001ca3b180818 .param/l "CATCH_ILLINSN" 0 6 74, C4<1>;
P_000001ca3b180850 .param/l "CATCH_MISALIGN" 0 6 73, C4<1>;
P_000001ca3b180888 .param/l "COMPRESSED_ISA" 0 6 72, C4<1>;
P_000001ca3b1808c0 .param/l "ENABLE_COUNTERS" 0 6 63, C4<1>;
P_000001ca3b1808f8 .param/l "ENABLE_COUNTERS64" 0 6 64, C4<1>;
P_000001ca3b180930 .param/l "ENABLE_DIV" 0 6 78, C4<0>;
P_000001ca3b180968 .param/l "ENABLE_FAST_MUL" 0 6 77, C4<1>;
P_000001ca3b1809a0 .param/l "ENABLE_IRQ" 0 6 79, C4<1>;
P_000001ca3b1809d8 .param/l "ENABLE_IRQ_QREGS" 0 6 80, C4<0>;
P_000001ca3b180a10 .param/l "ENABLE_IRQ_TIMER" 0 6 81, C4<1>;
P_000001ca3b180a48 .param/l "ENABLE_MUL" 0 6 76, C4<0>;
P_000001ca3b180a80 .param/l "ENABLE_PCPI" 0 6 75, C4<0>;
P_000001ca3b180ab8 .param/l "ENABLE_REGS_16_31" 0 6 65, C4<1>;
P_000001ca3b180af0 .param/l "ENABLE_REGS_DUALPORT" 0 6 66, C4<1>;
P_000001ca3b180b28 .param/l "ENABLE_TRACE" 0 6 82, C4<0>;
P_000001ca3b180b60 .param/l "LATCHED_IRQ" 0 6 85, C4<11111111111111111111111111111111>;
P_000001ca3b180b98 .param/l "LATCHED_MEM_RDATA" 0 6 67, C4<0>;
P_000001ca3b180bd0 .param/l "MASKED_IRQ" 0 6 84, C4<00000000000000000000000000000000>;
P_000001ca3b180c08 .param/l "PROGADDR_IRQ" 0 6 87, C4<00000000000000000000000000000000>;
P_000001ca3b180c40 .param/l "PROGADDR_RESET" 0 6 86, C4<00000000000100000000000000000000>;
P_000001ca3b180c78 .param/l "REGS_INIT_ZERO" 0 6 83, C4<0>;
P_000001ca3b180cb0 .param/l "STACKADDR" 0 6 88, C4<00000000000000000000010000000000>;
P_000001ca3b180ce8 .param/l "TRACE_ADDR" 1 6 172, C4<001000000000000000000000000000000000>;
P_000001ca3b180d20 .param/l "TRACE_BRANCH" 1 6 171, C4<000100000000000000000000000000000000>;
P_000001ca3b180d58 .param/l "TRACE_IRQ" 1 6 173, C4<100000000000000000000000000000000000>;
P_000001ca3b180d90 .param/l "TWO_CYCLE_ALU" 0 6 71, C4<0>;
P_000001ca3b180dc8 .param/l "TWO_CYCLE_COMPARE" 0 6 70, C4<0>;
P_000001ca3b180e00 .param/l "TWO_STAGE_SHIFT" 0 6 68, C4<1>;
P_000001ca3b180e38 .param/l "WITH_PCPI" 1 6 169, C4<1>;
P_000001ca3b180e70 .param/l "cpu_state_exec" 1 6 1176, C4<00001000>;
P_000001ca3b180ea8 .param/l "cpu_state_fetch" 1 6 1173, C4<01000000>;
P_000001ca3b180ee0 .param/l "cpu_state_ld_rs1" 1 6 1174, C4<00100000>;
P_000001ca3b180f18 .param/l "cpu_state_ld_rs2" 1 6 1175, C4<00010000>;
P_000001ca3b180f50 .param/l "cpu_state_ldmem" 1 6 1179, C4<00000001>;
P_000001ca3b180f88 .param/l "cpu_state_shift" 1 6 1177, C4<00000100>;
P_000001ca3b180fc0 .param/l "cpu_state_stmem" 1 6 1178, C4<00000010>;
P_000001ca3b180ff8 .param/l "cpu_state_trap" 1 6 1172, C4<10000000>;
P_000001ca3b181030 .param/l "irq_buserror" 1 6 163, +C4<00000000000000000000000000000010>;
P_000001ca3b181068 .param/l "irq_ebreak" 1 6 162, +C4<00000000000000000000000000000001>;
P_000001ca3b1810a0 .param/l "irq_timer" 1 6 161, +C4<00000000000000000000000000000000>;
P_000001ca3b1810d8 .param/l "irqregs_offset" 1 6 165, +C4<00000000000000000000000000100000>;
P_000001ca3b181110 .param/l "regfile_size" 1 6 166, +C4<00000000000000000000000000100000>;
P_000001ca3b181148 .param/l "regindex_bits" 1 6 167, +C4<00000000000000000000000000000101>;
L_000001ca3b169b60 .functor BUFZ 1, v000001ca3b1dc720_0, C4<0>, C4<0>, C4<0>;
L_000001ca3b169770 .functor BUFZ 1, v000001ca3b1da8d0_0, C4<0>, C4<0>, C4<0>;
L_000001ca3b169930 .functor BUFZ 1, L_000001ca3b169af0, C4<0>, C4<0>, C4<0>;
L_000001ca3b16ab20 .functor BUFZ 32, v000001ca3b1db0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b1697e0 .functor BUFZ 32, v000001ca3b1dd580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b16ab90 .functor BUFZ 4, v000001ca3b1dc860_0, C4<0000>, C4<0000>, C4<0000>;
L_000001ca3b16ad50 .functor BUFZ 32, L_000001ca3b1ffe90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b16adc0 .functor BUFZ 32, v000001ca3b1dba00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b16a420 .functor BUFZ 32, v000001ca3b1dcae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b16ae30 .functor OR 1, v000001ca3b1daab0_0, v000001ca3b1dad30_0, C4<0>, C4<0>;
L_000001ca3b2065e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16aea0 .functor AND 1, L_000001ca3b2065e8, L_000001ca3b16ae30, C4<1>, C4<1>;
L_000001ca3b16aff0 .functor AND 1, L_000001ca3b16aea0, L_000001ca3b261180, C4<1>, C4<1>;
L_000001ca3b169c40 .functor AND 1, L_000001ca3b16aff0, L_000001ca3b2612c0, C4<1>, C4<1>;
L_000001ca3b206630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16a030 .functor AND 1, L_000001ca3b206630, L_000001ca3b16a7a0, C4<1>, C4<1>;
L_000001ca3b16af10 .functor AND 1, L_000001ca3b16a030, L_000001ca3b261900, C4<1>, C4<1>;
L_000001ca3b206678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b060 .functor AND 1, L_000001ca3b206678, L_000001ca3b169c40, C4<1>, C4<1>;
L_000001ca3b1695b0 .functor AND 1, L_000001ca3b16b060, v000001ca3b1ddda0_0, C4<1>, C4<1>;
L_000001ca3b1698c0 .functor AND 1, L_000001ca3b1695b0, L_000001ca3b262120, C4<1>, C4<1>;
L_000001ca3b169620 .functor AND 1, v000001ca3b1dc720_0, L_000001ca3b169af0, C4<1>, C4<1>;
L_000001ca3b169a10 .functor AND 1, L_000001ca3b1698c0, v000001ca3b1dad30_0, C4<1>, C4<1>;
L_000001ca3b16a7a0 .functor OR 1, L_000001ca3b169620, L_000001ca3b169a10, C4<0>, C4<0>;
L_000001ca3b16a340 .functor AND 1, L_000001ca3b16a7a0, L_000001ca3b260a00, C4<1>, C4<1>;
L_000001ca3b16a500 .functor OR 1, v000001ca3b1dad30_0, v000001ca3b1db230_0, C4<0>, C4<0>;
L_000001ca3b16a570 .functor OR 1, L_000001ca3b16a500, v000001ca3b1db370_0, C4<0>, C4<0>;
L_000001ca3b16a5e0 .functor AND 1, L_000001ca3b16a340, L_000001ca3b16a570, C4<1>, C4<1>;
L_000001ca3b16a6c0 .functor AND 1, L_000001ca3b261b80, v000001ca3b1dad30_0, C4<1>, C4<1>;
L_000001ca3b16bd80 .functor OR 1, L_000001ca3b16a5e0, L_000001ca3b16a6c0, C4<0>, C4<0>;
L_000001ca3b16c870 .functor AND 1, L_000001ca3b1fff30, L_000001ca3b16bd80, C4<1>, C4<1>;
L_000001ca3b16bae0 .functor AND 1, L_000001ca3b262d00, L_000001ca3b16a7a0, C4<1>, C4<1>;
L_000001ca3b16b220 .functor OR 1, L_000001ca3b261ae0, L_000001ca3b16bae0, C4<0>, C4<0>;
L_000001ca3b16c5d0 .functor AND 1, L_000001ca3b16c870, L_000001ca3b16b220, C4<1>, C4<1>;
L_000001ca3b16b7d0 .functor AND 1, L_000001ca3b1fff30, L_000001ca3b261680, C4<1>, C4<1>;
L_000001ca3b16c090 .functor AND 1, L_000001ca3b16b7d0, v000001ca3b1db370_0, C4<1>, C4<1>;
L_000001ca3b16b370 .functor AND 1, L_000001ca3b261360, L_000001ca3b262260, C4<1>, C4<1>;
L_000001ca3b16c4f0 .functor OR 1, v000001ca3b1dad30_0, v000001ca3b1daab0_0, C4<0>, C4<0>;
L_000001ca3b16b300 .functor OR 1, L_000001ca3b16c4f0, v000001ca3b1db230_0, C4<0>, C4<0>;
L_000001ca3b16bd10 .functor AND 1, L_000001ca3b16b370, L_000001ca3b16b300, C4<1>, C4<1>;
L_000001ca3b2066c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16c9c0 .functor AND 1, L_000001ca3b2066c0, L_000001ca3b16a7a0, C4<1>, C4<1>;
L_000001ca3b16bb50 .functor AND 1, L_000001ca3b16c9c0, L_000001ca3b262a80, C4<1>, C4<1>;
L_000001ca3b16c1e0 .functor AND 1, L_000001ca3b16bb50, L_000001ca3b262760, C4<1>, C4<1>;
L_000001ca3b16b840 .functor AND 1, L_000001ca3b16c1e0, L_000001ca3b2624e0, C4<1>, C4<1>;
L_000001ca3b16ba70 .functor OR 1, L_000001ca3b16bd10, L_000001ca3b16b840, C4<0>, C4<0>;
L_000001ca3b16c720 .functor AND 1, L_000001ca3b1fff30, L_000001ca3b16ba70, C4<1>, C4<1>;
L_000001ca3b16b0d0 .functor OR 1, v000001ca3b1daab0_0, v000001ca3b1dad30_0, C4<0>, C4<0>;
L_000001ca3b2067e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16bdf0 .functor OR 1, L_000001ca3b16a7a0, L_000001ca3b2067e0, C4<0>, C4<0>;
L_000001ca3b206828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b1b0 .functor AND 1, L_000001ca3b206828, L_000001ca3b1698c0, C4<1>, C4<1>;
L_000001ca3b2068b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16c2c0 .functor AND 1, L_000001ca3b2068b8, v000001ca3b1da1f0_0, C4<1>, C4<1>;
L_000001ca3b206900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b680 .functor AND 1, L_000001ca3b206900, L_000001ca3b169c40, C4<1>, C4<1>;
L_000001ca3b206990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b4c0 .functor AND 1, L_000001ca3b206990, L_000001ca3b261540, C4<1>, C4<1>;
L_000001ca3b16b140 .functor AND 1, v000001ca3b1db190_0, v000001ca3b1dabf0_0, C4<1>, C4<1>;
L_000001ca3b2069d8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b920 .functor AND 32, v000001ca3b1dc400_0, L_000001ca3b2069d8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca3b16c8e0 .functor AND 1, L_000001ca3b262b20, v000001ca3b1d7a90_0, C4<1>, C4<1>;
L_000001ca3b206a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ca3b16cb80 .functor OR 1, L_000001ca3b206a68, v000001ca3b1d9390_0, C4<0>, C4<0>;
L_000001ca3b16caa0 .functor OR 1, L_000001ca3b16cb80, v000001ca3b1d8710_0, C4<0>, C4<0>;
L_000001ca3b16c790 .functor NOT 32, v000001ca3b1d8990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b16c6b0 .functor AND 32, v000001ca3b1d80d0_0, L_000001ca3b16c790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ca3b16c560 .functor OR 1, L_000001ca3b16caa0, L_000001ca3b261cc0, C4<0>, C4<0>;
L_000001ca3b16c480 .functor AND 1, L_000001ca3b16c8e0, L_000001ca3b16c560, C4<1>, C4<1>;
v000001ca3b0f2030_0 .net *"_ivl_101", 0 0, L_000001ca3b262260;  1 drivers
v000001ca3b0f2d50_0 .net *"_ivl_103", 0 0, L_000001ca3b16b370;  1 drivers
v000001ca3b0499e0_0 .net *"_ivl_105", 0 0, L_000001ca3b16c4f0;  1 drivers
v000001ca3b1d2dd0_0 .net *"_ivl_107", 0 0, L_000001ca3b16b300;  1 drivers
v000001ca3b1d2650_0 .net *"_ivl_109", 0 0, L_000001ca3b16bd10;  1 drivers
v000001ca3b1d2830_0 .net/2u *"_ivl_110", 0 0, L_000001ca3b2066c0;  1 drivers
v000001ca3b1d1b10_0 .net *"_ivl_113", 0 0, L_000001ca3b16c9c0;  1 drivers
v000001ca3b1d2290_0 .net *"_ivl_115", 0 0, L_000001ca3b261220;  1 drivers
v000001ca3b1d1d90_0 .net *"_ivl_116", 0 0, L_000001ca3b262a80;  1 drivers
v000001ca3b1d25b0_0 .net *"_ivl_119", 0 0, L_000001ca3b16bb50;  1 drivers
v000001ca3b1d2790_0 .net *"_ivl_121", 0 0, L_000001ca3b262760;  1 drivers
v000001ca3b1d2470_0 .net *"_ivl_123", 0 0, L_000001ca3b16c1e0;  1 drivers
v000001ca3b1d26f0_0 .net *"_ivl_125", 1 0, L_000001ca3b262580;  1 drivers
v000001ca3b1d2c90_0 .net *"_ivl_127", 0 0, L_000001ca3b2624e0;  1 drivers
v000001ca3b1d1570_0 .net *"_ivl_129", 0 0, L_000001ca3b16b840;  1 drivers
v000001ca3b1d2510_0 .net *"_ivl_131", 0 0, L_000001ca3b16ba70;  1 drivers
v000001ca3b1d28d0_0 .net *"_ivl_135", 0 0, L_000001ca3b16b0d0;  1 drivers
v000001ca3b1d1250_0 .net *"_ivl_137", 29 0, L_000001ca3b261c20;  1 drivers
v000001ca3b1d2e70_0 .net *"_ivl_138", 29 0, L_000001ca3b262800;  1 drivers
L_000001ca3b206708 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d2970_0 .net *"_ivl_141", 28 0, L_000001ca3b206708;  1 drivers
v000001ca3b1d1070_0 .net *"_ivl_142", 29 0, L_000001ca3b2623a0;  1 drivers
L_000001ca3b206750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d2a10_0 .net/2u *"_ivl_144", 1 0, L_000001ca3b206750;  1 drivers
v000001ca3b1d1390_0 .net *"_ivl_146", 31 0, L_000001ca3b260f00;  1 drivers
v000001ca3b1d2ab0_0 .net *"_ivl_149", 29 0, L_000001ca3b262940;  1 drivers
L_000001ca3b206798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d2b50_0 .net/2u *"_ivl_150", 1 0, L_000001ca3b206798;  1 drivers
v000001ca3b1d1430_0 .net *"_ivl_152", 31 0, L_000001ca3b262bc0;  1 drivers
v000001ca3b1d21f0_0 .net/2u *"_ivl_156", 0 0, L_000001ca3b2067e0;  1 drivers
v000001ca3b1d1610_0 .net *"_ivl_159", 0 0, L_000001ca3b16bdf0;  1 drivers
v000001ca3b1d1c50_0 .net/2u *"_ivl_162", 0 0, L_000001ca3b206828;  1 drivers
v000001ca3b1d2bf0_0 .net *"_ivl_165", 0 0, L_000001ca3b16b1b0;  1 drivers
L_000001ca3b206870 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d1cf0_0 .net *"_ivl_166", 15 0, L_000001ca3b206870;  1 drivers
v000001ca3b1d1e30_0 .net *"_ivl_168", 31 0, L_000001ca3b260aa0;  1 drivers
v000001ca3b1d2d30_0 .net/2u *"_ivl_170", 0 0, L_000001ca3b2068b8;  1 drivers
v000001ca3b1d14d0_0 .net *"_ivl_173", 0 0, L_000001ca3b16c2c0;  1 drivers
v000001ca3b1d1ed0_0 .net *"_ivl_175", 15 0, L_000001ca3b261720;  1 drivers
v000001ca3b1d2f10_0 .net *"_ivl_176", 31 0, L_000001ca3b2614a0;  1 drivers
v000001ca3b1d23d0_0 .net/2u *"_ivl_178", 0 0, L_000001ca3b206900;  1 drivers
v000001ca3b1d2330_0 .net/2u *"_ivl_18", 0 0, L_000001ca3b2065e8;  1 drivers
v000001ca3b1d1bb0_0 .net *"_ivl_181", 0 0, L_000001ca3b16b680;  1 drivers
L_000001ca3b206948 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d1110_0 .net *"_ivl_182", 15 0, L_000001ca3b206948;  1 drivers
v000001ca3b1d16b0_0 .net *"_ivl_185", 15 0, L_000001ca3b262da0;  1 drivers
v000001ca3b1d1750_0 .net *"_ivl_186", 31 0, L_000001ca3b260c80;  1 drivers
v000001ca3b1d17f0_0 .net *"_ivl_188", 31 0, L_000001ca3b262620;  1 drivers
v000001ca3b1d12f0_0 .net *"_ivl_190", 31 0, L_000001ca3b262440;  1 drivers
v000001ca3b1d11b0_0 .net/2u *"_ivl_194", 0 0, L_000001ca3b206990;  1 drivers
v000001ca3b1d1890_0 .net *"_ivl_196", 47 0, L_000001ca3b260fa0;  1 drivers
v000001ca3b1d1930_0 .net *"_ivl_199", 0 0, L_000001ca3b261540;  1 drivers
v000001ca3b1d1f70_0 .net *"_ivl_202", 3 0, L_000001ca3b2628a0;  1 drivers
v000001ca3b1d20b0_0 .net *"_ivl_207", 0 0, L_000001ca3b16b140;  1 drivers
v000001ca3b1d19d0_0 .net/2u *"_ivl_208", 31 0, L_000001ca3b2069d8;  1 drivers
v000001ca3b1d1a70_0 .net *"_ivl_21", 0 0, L_000001ca3b16ae30;  1 drivers
v000001ca3b1d2010_0 .net *"_ivl_210", 31 0, L_000001ca3b16b920;  1 drivers
L_000001ca3b206a20 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1d2150_0 .net/2u *"_ivl_214", 7 0, L_000001ca3b206a20;  1 drivers
v000001ca3b1d5930_0 .net *"_ivl_216", 0 0, L_000001ca3b262b20;  1 drivers
v000001ca3b1d6330_0 .net *"_ivl_219", 0 0, L_000001ca3b16c8e0;  1 drivers
v000001ca3b1d63d0_0 .net/2u *"_ivl_220", 0 0, L_000001ca3b206a68;  1 drivers
v000001ca3b1d6470_0 .net *"_ivl_223", 0 0, L_000001ca3b16cb80;  1 drivers
v000001ca3b1d6290_0 .net *"_ivl_225", 0 0, L_000001ca3b16caa0;  1 drivers
v000001ca3b1d6a10_0 .net *"_ivl_226", 31 0, L_000001ca3b16c790;  1 drivers
v000001ca3b1d60b0_0 .net *"_ivl_228", 31 0, L_000001ca3b16c6b0;  1 drivers
v000001ca3b1d5bb0_0 .net *"_ivl_23", 0 0, L_000001ca3b16aea0;  1 drivers
v000001ca3b1d61f0_0 .net *"_ivl_231", 0 0, L_000001ca3b261cc0;  1 drivers
v000001ca3b1d6510_0 .net *"_ivl_233", 0 0, L_000001ca3b16c560;  1 drivers
v000001ca3b1d6bf0_0 .net *"_ivl_25", 0 0, L_000001ca3b261180;  1 drivers
v000001ca3b1d66f0_0 .net *"_ivl_27", 0 0, L_000001ca3b16aff0;  1 drivers
v000001ca3b1d6830_0 .net *"_ivl_29", 0 0, L_000001ca3b2612c0;  1 drivers
v000001ca3b1d5e30_0 .net/2u *"_ivl_32", 0 0, L_000001ca3b206630;  1 drivers
v000001ca3b1d5c50_0 .net *"_ivl_35", 0 0, L_000001ca3b16a030;  1 drivers
v000001ca3b1d6790_0 .net *"_ivl_37", 0 0, L_000001ca3b262ee0;  1 drivers
v000001ca3b1d68d0_0 .net *"_ivl_38", 0 0, L_000001ca3b261900;  1 drivers
v000001ca3b1d59d0_0 .net/2u *"_ivl_42", 0 0, L_000001ca3b206678;  1 drivers
v000001ca3b1d6e70_0 .net *"_ivl_45", 0 0, L_000001ca3b16b060;  1 drivers
v000001ca3b1d65b0_0 .net *"_ivl_47", 0 0, L_000001ca3b1695b0;  1 drivers
v000001ca3b1d5a70_0 .net *"_ivl_49", 0 0, L_000001ca3b262120;  1 drivers
v000001ca3b1d5890_0 .net *"_ivl_53", 0 0, L_000001ca3b169620;  1 drivers
v000001ca3b1d6010_0 .net *"_ivl_55", 0 0, L_000001ca3b169a10;  1 drivers
v000001ca3b1d6970_0 .net *"_ivl_58", 3 0, L_000001ca3b2629e0;  1 drivers
v000001ca3b1d6650_0 .net *"_ivl_63", 0 0, L_000001ca3b260a00;  1 drivers
v000001ca3b1d6ab0_0 .net *"_ivl_65", 0 0, L_000001ca3b16a340;  1 drivers
v000001ca3b1d5ed0_0 .net *"_ivl_67", 0 0, L_000001ca3b16a500;  1 drivers
v000001ca3b1d5b10_0 .net *"_ivl_69", 0 0, L_000001ca3b16a570;  1 drivers
v000001ca3b1d5f70_0 .net *"_ivl_71", 0 0, L_000001ca3b16a5e0;  1 drivers
v000001ca3b1d6b50_0 .net *"_ivl_73", 0 0, L_000001ca3b261b80;  1 drivers
v000001ca3b1d6c90_0 .net *"_ivl_75", 0 0, L_000001ca3b16a6c0;  1 drivers
v000001ca3b1d6150_0 .net *"_ivl_77", 0 0, L_000001ca3b16bd80;  1 drivers
v000001ca3b1d6d30_0 .net *"_ivl_79", 0 0, L_000001ca3b16c870;  1 drivers
v000001ca3b1d6dd0_0 .net *"_ivl_81", 0 0, L_000001ca3b261ae0;  1 drivers
v000001ca3b1d5cf0_0 .net *"_ivl_83", 1 0, L_000001ca3b262e40;  1 drivers
v000001ca3b1d6f10_0 .net *"_ivl_85", 0 0, L_000001ca3b262d00;  1 drivers
v000001ca3b1d5d90_0 .net *"_ivl_87", 0 0, L_000001ca3b16bae0;  1 drivers
v000001ca3b1d4990_0 .net *"_ivl_89", 0 0, L_000001ca3b16b220;  1 drivers
v000001ca3b1d3130_0 .net *"_ivl_93", 0 0, L_000001ca3b261680;  1 drivers
v000001ca3b1d33b0_0 .net *"_ivl_95", 0 0, L_000001ca3b16b7d0;  1 drivers
v000001ca3b1d5070_0 .net *"_ivl_99", 0 0, L_000001ca3b261360;  1 drivers
v000001ca3b1d4f30_0 .var "alu_add_sub", 31 0;
v000001ca3b1d4850_0 .var "alu_eq", 0 0;
v000001ca3b1d3c70_0 .var "alu_lts", 0 0;
v000001ca3b1d3d10_0 .var "alu_ltu", 0 0;
v000001ca3b1d3db0_0 .var "alu_out", 31 0;
v000001ca3b1d3630_0 .var "alu_out_0", 0 0;
v000001ca3b1d34f0_0 .var "alu_out_0_q", 0 0;
v000001ca3b1d3590_0 .var "alu_out_q", 31 0;
v000001ca3b1d3b30_0 .var "alu_shl", 31 0;
v000001ca3b1d3950_0 .var "alu_shr", 31 0;
v000001ca3b1d5430_0 .var "alu_wait", 0 0;
v000001ca3b1d36d0_0 .var "alu_wait_2", 0 0;
v000001ca3b1d3e50_0 .var "cached_ascii_instr", 63 0;
v000001ca3b1d3ef0_0 .var "cached_insn_imm", 31 0;
v000001ca3b1d5750_0 .var "cached_insn_opcode", 31 0;
v000001ca3b1d4d50_0 .var "cached_insn_rd", 4 0;
v000001ca3b1d3a90_0 .var "cached_insn_rs1", 4 0;
v000001ca3b1d3770_0 .var "cached_insn_rs2", 4 0;
v000001ca3b1d38b0_0 .var "clear_prefetched_high_word", 0 0;
v000001ca3b1d4fd0_0 .var "clear_prefetched_high_word_q", 0 0;
v000001ca3b1d31d0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1d3f90_0 .var "compressed_instr", 0 0;
v000001ca3b1d4030_0 .var "count_cycle", 63 0;
v000001ca3b1d4df0_0 .var "count_instr", 63 0;
v000001ca3b1d40d0_0 .var "cpu_state", 7 0;
v000001ca3b1d4ad0 .array "cpuregs", 31 0, 31 0;
v000001ca3b1d3450_0 .var "cpuregs_rs1", 31 0;
v000001ca3b1d3810_0 .var "cpuregs_rs2", 31 0;
v000001ca3b1d4350_0 .var "cpuregs_wrdata", 31 0;
v000001ca3b1d4cb0_0 .var "cpuregs_write", 0 0;
v000001ca3b1d4b70_0 .var "current_pc", 31 0;
v000001ca3b1d5110_0 .var "dbg_ascii_instr", 63 0;
v000001ca3b1d51b0_0 .var "dbg_ascii_state", 127 0;
v000001ca3b1d3090_0 .var "dbg_insn_addr", 31 0;
v000001ca3b1d5250_0 .var "dbg_insn_imm", 31 0;
v000001ca3b1d5610_0 .var "dbg_insn_opcode", 31 0;
v000001ca3b1d42b0_0 .var "dbg_insn_rd", 4 0;
v000001ca3b1d39f0_0 .var "dbg_insn_rs1", 4 0;
v000001ca3b1d52f0_0 .var "dbg_insn_rs2", 4 0;
v000001ca3b1d3270_0 .net "dbg_mem_addr", 31 0, L_000001ca3b16ab20;  1 drivers
v000001ca3b1d57f0_0 .net "dbg_mem_instr", 0 0, L_000001ca3b169770;  1 drivers
v000001ca3b1d4e90_0 .net "dbg_mem_rdata", 31 0, L_000001ca3b16ad50;  1 drivers
v000001ca3b1d5390_0 .net "dbg_mem_ready", 0 0, L_000001ca3b169930;  1 drivers
v000001ca3b1d56b0_0 .net "dbg_mem_valid", 0 0, L_000001ca3b169b60;  1 drivers
v000001ca3b1d4c10_0 .net "dbg_mem_wdata", 31 0, L_000001ca3b1697e0;  1 drivers
v000001ca3b1d3310_0 .net "dbg_mem_wstrb", 3 0, L_000001ca3b16ab90;  1 drivers
v000001ca3b1d54d0_0 .var "dbg_next", 0 0;
v000001ca3b1d4170_0 .var "dbg_rs1val", 31 0;
v000001ca3b1d3bd0_0 .var "dbg_rs1val_valid", 0 0;
v000001ca3b1d4210_0 .var "dbg_rs2val", 31 0;
v000001ca3b1d43f0_0 .var "dbg_rs2val_valid", 0 0;
v000001ca3b1d4490_0 .var "dbg_valid_insn", 0 0;
v000001ca3b1d4530_0 .var "decoded_imm", 31 0;
v000001ca3b1d45d0_0 .var "decoded_imm_j", 31 0;
v000001ca3b1d4670_0 .var "decoded_rd", 4 0;
v000001ca3b1d4710_0 .var "decoded_rs", 4 0;
v000001ca3b1d47b0_0 .var "decoded_rs1", 4 0;
v000001ca3b1d48f0_0 .var "decoded_rs2", 4 0;
v000001ca3b1d4a30_0 .var "decoder_pseudo_trigger", 0 0;
v000001ca3b1d5570_0 .var "decoder_pseudo_trigger_q", 0 0;
v000001ca3b1d7a90_0 .var "decoder_trigger", 0 0;
v000001ca3b1d9430_0 .var "decoder_trigger_q", 0 0;
v000001ca3b1d9cf0_0 .var "do_waitirq", 0 0;
v000001ca3b1d9610_0 .var "eoi", 31 0;
v000001ca3b1d9ed0_0 .var "instr_add", 0 0;
v000001ca3b1d8490_0 .var "instr_addi", 0 0;
v000001ca3b1d7ef0_0 .var "instr_and", 0 0;
v000001ca3b1d78b0_0 .var "instr_andi", 0 0;
v000001ca3b1d8ad0_0 .var "instr_auipc", 0 0;
v000001ca3b1d9890_0 .var "instr_beq", 0 0;
v000001ca3b1d9110_0 .var "instr_bge", 0 0;
v000001ca3b1d97f0_0 .var "instr_bgeu", 0 0;
v000001ca3b1d7c70_0 .var "instr_blt", 0 0;
v000001ca3b1d8b70_0 .var "instr_bltu", 0 0;
v000001ca3b1da010_0 .var "instr_bne", 0 0;
v000001ca3b1d7d10_0 .var "instr_ecall_ebreak", 0 0;
v000001ca3b1d85d0_0 .var "instr_fence", 0 0;
v000001ca3b1d7bd0_0 .var "instr_getq", 0 0;
v000001ca3b1d9570_0 .var "instr_jal", 0 0;
v000001ca3b1d9a70_0 .var "instr_jalr", 0 0;
v000001ca3b1d94d0_0 .var "instr_lb", 0 0;
v000001ca3b1d92f0_0 .var "instr_lbu", 0 0;
v000001ca3b1d8350_0 .var "instr_lh", 0 0;
v000001ca3b1d8170_0 .var "instr_lhu", 0 0;
v000001ca3b1d99d0_0 .var "instr_lui", 0 0;
v000001ca3b1d8c10_0 .var "instr_lw", 0 0;
v000001ca3b1d91b0_0 .var "instr_maskirq", 0 0;
v000001ca3b1d9930_0 .var "instr_or", 0 0;
v000001ca3b1d96b0_0 .var "instr_ori", 0 0;
v000001ca3b1d7950_0 .var "instr_rdcycle", 0 0;
v000001ca3b1d8cb0_0 .var "instr_rdcycleh", 0 0;
v000001ca3b1d8d50_0 .var "instr_rdinstr", 0 0;
v000001ca3b1d9b10_0 .var "instr_rdinstrh", 0 0;
v000001ca3b1d9bb0_0 .var "instr_retirq", 0 0;
v000001ca3b1d9c50_0 .var "instr_sb", 0 0;
v000001ca3b1d9750_0 .var "instr_setq", 0 0;
v000001ca3b1d9f70_0 .var "instr_sh", 0 0;
v000001ca3b1d9d90_0 .var "instr_sll", 0 0;
v000001ca3b1d79f0_0 .var "instr_slli", 0 0;
v000001ca3b1d8f30_0 .var "instr_slt", 0 0;
v000001ca3b1d8530_0 .var "instr_slti", 0 0;
v000001ca3b1d8df0_0 .var "instr_sltiu", 0 0;
v000001ca3b1d7b30_0 .var "instr_sltu", 0 0;
v000001ca3b1d9e30_0 .var "instr_sra", 0 0;
v000001ca3b1d8670_0 .var "instr_srai", 0 0;
v000001ca3b1d8e90_0 .var "instr_srl", 0 0;
v000001ca3b1d8210_0 .var "instr_srli", 0 0;
v000001ca3b1d7db0_0 .var "instr_sub", 0 0;
v000001ca3b1d8fd0_0 .var "instr_sw", 0 0;
v000001ca3b1d7e50_0 .var "instr_timer", 0 0;
v000001ca3b1d82b0_0 .net "instr_trap", 0 0, L_000001ca3b16b4c0;  1 drivers
v000001ca3b1d7f90_0 .var "instr_waitirq", 0 0;
v000001ca3b1d9070_0 .var "instr_xor", 0 0;
v000001ca3b1d9250_0 .var "instr_xori", 0 0;
v000001ca3b1d8030_0 .net "irq", 31 0, v000001ca3b203810_0;  1 drivers
v000001ca3b1d8710_0 .var "irq_active", 0 0;
v000001ca3b1d9390_0 .var "irq_delay", 0 0;
v000001ca3b1d8990_0 .var "irq_mask", 31 0;
v000001ca3b1d80d0_0 .var "irq_pending", 31 0;
v000001ca3b1d83f0_0 .var "irq_state", 1 0;
v000001ca3b1d87b0_0 .var "is_alu_reg_imm", 0 0;
v000001ca3b1d8850_0 .var "is_alu_reg_reg", 0 0;
v000001ca3b1d88f0_0 .var "is_beq_bne_blt_bge_bltu_bgeu", 0 0;
v000001ca3b1d8a30_0 .var "is_compare", 0 0;
v000001ca3b1dafb0_0 .var "is_jalr_addi_slti_sltiu_xori_ori_andi", 0 0;
v000001ca3b1daf10_0 .var "is_lb_lh_lw_lbu_lhu", 0 0;
v000001ca3b1da650_0 .var "is_lbu_lhu_lw", 0 0;
v000001ca3b1db4b0_0 .var "is_lui_auipc_jal", 0 0;
v000001ca3b1db690_0 .var "is_lui_auipc_jal_jalr_addi_add_sub", 0 0;
v000001ca3b1dab50_0 .net "is_rdcycle_rdcycleh_rdinstr_rdinstrh", 0 0, L_000001ca3b263020;  1 drivers
v000001ca3b1da290_0 .var "is_sb_sh_sw", 0 0;
v000001ca3b1da0b0_0 .var "is_sll_srl_sra", 0 0;
v000001ca3b1da6f0_0 .var "is_slli_srli_srai", 0 0;
v000001ca3b1dadd0_0 .var "is_slti_blt_slt", 0 0;
v000001ca3b1da330_0 .var "is_sltiu_bltu_sltu", 0 0;
v000001ca3b1da470_0 .var "last_mem_valid", 0 0;
v000001ca3b1dabf0_0 .var "latched_branch", 0 0;
v000001ca3b1db050_0 .var "latched_compr", 0 0;
v000001ca3b1db5f0_0 .var "latched_is_lb", 0 0;
v000001ca3b1db730_0 .var "latched_is_lh", 0 0;
v000001ca3b1dae70_0 .var "latched_is_lu", 0 0;
v000001ca3b1da790_0 .var "latched_rd", 4 0;
v000001ca3b1da970_0 .var "latched_stalu", 0 0;
v000001ca3b1db190_0 .var "latched_store", 0 0;
v000001ca3b1db550_0 .var "latched_trace", 0 0;
v000001ca3b1db2d0_0 .net "launch_next_insn", 0 0, L_000001ca3b16c480;  1 drivers
v000001ca3b1daa10_0 .var "mem_16bit_buffer", 15 0;
v000001ca3b1db0f0_0 .var "mem_addr", 31 0;
v000001ca3b1da3d0_0 .net "mem_busy", 0 0, L_000001ca3b262300;  1 drivers
v000001ca3b1daab0_0 .var "mem_do_prefetch", 0 0;
v000001ca3b1db230_0 .var "mem_do_rdata", 0 0;
v000001ca3b1dad30_0 .var "mem_do_rinst", 0 0;
v000001ca3b1db370_0 .var "mem_do_wdata", 0 0;
v000001ca3b1da830_0 .net "mem_done", 0 0, L_000001ca3b16c5d0;  1 drivers
v000001ca3b1da8d0_0 .var "mem_instr", 0 0;
v000001ca3b1dac90_0 .net "mem_la_addr", 31 0, L_000001ca3b261400;  1 drivers
v000001ca3b1da510_0 .net "mem_la_firstword", 0 0, L_000001ca3b169c40;  1 drivers
v000001ca3b1da5b0_0 .var "mem_la_firstword_reg", 0 0;
v000001ca3b1db410_0 .net "mem_la_firstword_xfer", 0 0, L_000001ca3b16af10;  1 drivers
v000001ca3b1da150_0 .net "mem_la_read", 0 0, L_000001ca3b16c720;  1 drivers
v000001ca3b1da1f0_0 .var "mem_la_secondword", 0 0;
v000001ca3b1dd9e0_0 .net "mem_la_use_prefetched_high_word", 0 0, L_000001ca3b1698c0;  1 drivers
v000001ca3b1ddbc0_0 .var "mem_la_wdata", 31 0;
v000001ca3b1ddee0_0 .net "mem_la_write", 0 0, L_000001ca3b16c090;  1 drivers
v000001ca3b1dcf40_0 .var "mem_la_wstrb", 3 0;
v000001ca3b1ddf80_0 .net "mem_rdata", 31 0, L_000001ca3b1ffe90;  alias, 1 drivers
v000001ca3b1dce00_0 .net "mem_rdata_latched", 31 0, L_000001ca3b260d20;  1 drivers
v000001ca3b1dd8a0_0 .net "mem_rdata_latched_noshuffle", 31 0, L_000001ca3b262f80;  1 drivers
v000001ca3b1dd300_0 .var "mem_rdata_q", 31 0;
v000001ca3b1dbc80_0 .var "mem_rdata_word", 31 0;
v000001ca3b1dcea0_0 .net "mem_ready", 0 0, L_000001ca3b169af0;  alias, 1 drivers
v000001ca3b1dc180_0 .var "mem_state", 1 0;
v000001ca3b1dc720_0 .var "mem_valid", 0 0;
v000001ca3b1dd580_0 .var "mem_wdata", 31 0;
v000001ca3b1dc7c0_0 .var "mem_wordsize", 1 0;
v000001ca3b1dc860_0 .var "mem_wstrb", 3 0;
v000001ca3b1dd1c0_0 .net "mem_xfer", 0 0, L_000001ca3b16a7a0;  1 drivers
v000001ca3b1db960_0 .var "new_ascii_instr", 63 0;
v000001ca3b1dc900_0 .var "next_insn_opcode", 31 0;
v000001ca3b1dd760_0 .var "next_irq_pending", 31 0;
v000001ca3b1dd080_0 .net "next_pc", 31 0, L_000001ca3b262c60;  1 drivers
L_000001ca3b206510 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dcfe0_0 .net "pcpi_div_rd", 31 0, L_000001ca3b206510;  1 drivers
L_000001ca3b2065a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dc5e0_0 .net "pcpi_div_ready", 0 0, L_000001ca3b2065a0;  1 drivers
L_000001ca3b206558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dda80_0 .net "pcpi_div_wait", 0 0, L_000001ca3b206558;  1 drivers
L_000001ca3b2064c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dd620_0 .net "pcpi_div_wr", 0 0, L_000001ca3b2064c8;  1 drivers
v000001ca3b1dd6c0_0 .var "pcpi_insn", 31 0;
v000001ca3b1de020_0 .var "pcpi_int_rd", 31 0;
v000001ca3b1dc540_0 .var "pcpi_int_ready", 0 0;
v000001ca3b1ddb20_0 .var "pcpi_int_wait", 0 0;
v000001ca3b1ddc60_0 .var "pcpi_int_wr", 0 0;
v000001ca3b1dcb80_0 .net "pcpi_mul_rd", 31 0, L_000001ca3b1ff530;  1 drivers
v000001ca3b1dd120_0 .net "pcpi_mul_ready", 0 0, L_000001ca3b1fe810;  1 drivers
L_000001ca3b206438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dc9a0_0 .net "pcpi_mul_wait", 0 0, L_000001ca3b206438;  1 drivers
v000001ca3b1dbe60_0 .net "pcpi_mul_wr", 0 0, L_000001ca3b1ff2b0;  1 drivers
o000001ca3b18bb18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca3b1dd260_0 .net "pcpi_rd", 31 0, o000001ca3b18bb18;  0 drivers
o000001ca3b18bb48 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca3b1dd940_0 .net "pcpi_ready", 0 0, o000001ca3b18bb48;  0 drivers
v000001ca3b1dc2c0_0 .net "pcpi_rs1", 31 0, L_000001ca3b16adc0;  1 drivers
v000001ca3b1dbdc0_0 .net "pcpi_rs2", 31 0, L_000001ca3b16a420;  1 drivers
v000001ca3b1dc0e0_0 .var "pcpi_timeout", 0 0;
v000001ca3b1dd800_0 .var "pcpi_timeout_counter", 3 0;
v000001ca3b1dc220_0 .var "pcpi_valid", 0 0;
o000001ca3b18bbd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca3b1ddd00_0 .net "pcpi_wait", 0 0, o000001ca3b18bbd8;  0 drivers
o000001ca3b18bc08 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca3b1dc360_0 .net "pcpi_wr", 0 0, o000001ca3b18bc08;  0 drivers
v000001ca3b1ddda0_0 .var "prefetched_high_word", 0 0;
v000001ca3b1dde40_0 .var "q_ascii_instr", 63 0;
v000001ca3b1dca40_0 .var "q_insn_imm", 31 0;
v000001ca3b1db8c0_0 .var "q_insn_opcode", 31 0;
v000001ca3b1dd440_0 .var "q_insn_rd", 4 0;
v000001ca3b1dd4e0_0 .var "q_insn_rs1", 4 0;
v000001ca3b1dc680_0 .var "q_insn_rs2", 4 0;
v000001ca3b1dc4a0_0 .var "reg_next_pc", 31 0;
v000001ca3b1dba00_0 .var "reg_op1", 31 0;
v000001ca3b1dcae0_0 .var "reg_op2", 31 0;
v000001ca3b1dc400_0 .var "reg_out", 31 0;
v000001ca3b1dbaa0_0 .var "reg_pc", 31 0;
v000001ca3b1dcc20_0 .var "reg_sh", 4 0;
v000001ca3b1dbb40_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1dbd20_0 .var "set_mem_do_rdata", 0 0;
v000001ca3b1dccc0_0 .var "set_mem_do_rinst", 0 0;
v000001ca3b1dbbe0_0 .var "set_mem_do_wdata", 0 0;
v000001ca3b1dbf00_0 .var "timer", 31 0;
v000001ca3b1dbfa0_0 .var "trace_data", 35 0;
v000001ca3b1dd3a0_0 .var "trace_valid", 0 0;
v000001ca3b1dcd60_0 .var "trap", 0 0;
v000001ca3b1d4ad0_0 .array/port v000001ca3b1d4ad0, 0;
v000001ca3b1d4ad0_1 .array/port v000001ca3b1d4ad0, 1;
v000001ca3b1d4ad0_2 .array/port v000001ca3b1d4ad0, 2;
E_000001ca3b11df20/0 .event anyedge, v000001ca3b1d47b0_0, v000001ca3b1d4ad0_0, v000001ca3b1d4ad0_1, v000001ca3b1d4ad0_2;
v000001ca3b1d4ad0_3 .array/port v000001ca3b1d4ad0, 3;
v000001ca3b1d4ad0_4 .array/port v000001ca3b1d4ad0, 4;
v000001ca3b1d4ad0_5 .array/port v000001ca3b1d4ad0, 5;
v000001ca3b1d4ad0_6 .array/port v000001ca3b1d4ad0, 6;
E_000001ca3b11df20/1 .event anyedge, v000001ca3b1d4ad0_3, v000001ca3b1d4ad0_4, v000001ca3b1d4ad0_5, v000001ca3b1d4ad0_6;
v000001ca3b1d4ad0_7 .array/port v000001ca3b1d4ad0, 7;
v000001ca3b1d4ad0_8 .array/port v000001ca3b1d4ad0, 8;
v000001ca3b1d4ad0_9 .array/port v000001ca3b1d4ad0, 9;
v000001ca3b1d4ad0_10 .array/port v000001ca3b1d4ad0, 10;
E_000001ca3b11df20/2 .event anyedge, v000001ca3b1d4ad0_7, v000001ca3b1d4ad0_8, v000001ca3b1d4ad0_9, v000001ca3b1d4ad0_10;
v000001ca3b1d4ad0_11 .array/port v000001ca3b1d4ad0, 11;
v000001ca3b1d4ad0_12 .array/port v000001ca3b1d4ad0, 12;
v000001ca3b1d4ad0_13 .array/port v000001ca3b1d4ad0, 13;
v000001ca3b1d4ad0_14 .array/port v000001ca3b1d4ad0, 14;
E_000001ca3b11df20/3 .event anyedge, v000001ca3b1d4ad0_11, v000001ca3b1d4ad0_12, v000001ca3b1d4ad0_13, v000001ca3b1d4ad0_14;
v000001ca3b1d4ad0_15 .array/port v000001ca3b1d4ad0, 15;
v000001ca3b1d4ad0_16 .array/port v000001ca3b1d4ad0, 16;
v000001ca3b1d4ad0_17 .array/port v000001ca3b1d4ad0, 17;
v000001ca3b1d4ad0_18 .array/port v000001ca3b1d4ad0, 18;
E_000001ca3b11df20/4 .event anyedge, v000001ca3b1d4ad0_15, v000001ca3b1d4ad0_16, v000001ca3b1d4ad0_17, v000001ca3b1d4ad0_18;
v000001ca3b1d4ad0_19 .array/port v000001ca3b1d4ad0, 19;
v000001ca3b1d4ad0_20 .array/port v000001ca3b1d4ad0, 20;
v000001ca3b1d4ad0_21 .array/port v000001ca3b1d4ad0, 21;
v000001ca3b1d4ad0_22 .array/port v000001ca3b1d4ad0, 22;
E_000001ca3b11df20/5 .event anyedge, v000001ca3b1d4ad0_19, v000001ca3b1d4ad0_20, v000001ca3b1d4ad0_21, v000001ca3b1d4ad0_22;
v000001ca3b1d4ad0_23 .array/port v000001ca3b1d4ad0, 23;
v000001ca3b1d4ad0_24 .array/port v000001ca3b1d4ad0, 24;
v000001ca3b1d4ad0_25 .array/port v000001ca3b1d4ad0, 25;
v000001ca3b1d4ad0_26 .array/port v000001ca3b1d4ad0, 26;
E_000001ca3b11df20/6 .event anyedge, v000001ca3b1d4ad0_23, v000001ca3b1d4ad0_24, v000001ca3b1d4ad0_25, v000001ca3b1d4ad0_26;
v000001ca3b1d4ad0_27 .array/port v000001ca3b1d4ad0, 27;
v000001ca3b1d4ad0_28 .array/port v000001ca3b1d4ad0, 28;
v000001ca3b1d4ad0_29 .array/port v000001ca3b1d4ad0, 29;
v000001ca3b1d4ad0_30 .array/port v000001ca3b1d4ad0, 30;
E_000001ca3b11df20/7 .event anyedge, v000001ca3b1d4ad0_27, v000001ca3b1d4ad0_28, v000001ca3b1d4ad0_29, v000001ca3b1d4ad0_30;
v000001ca3b1d4ad0_31 .array/port v000001ca3b1d4ad0, 31;
E_000001ca3b11df20/8 .event anyedge, v000001ca3b1d4ad0_31, v000001ca3b1d48f0_0;
E_000001ca3b11df20 .event/or E_000001ca3b11df20/0, E_000001ca3b11df20/1, E_000001ca3b11df20/2, E_000001ca3b11df20/3, E_000001ca3b11df20/4, E_000001ca3b11df20/5, E_000001ca3b11df20/6, E_000001ca3b11df20/7, E_000001ca3b11df20/8;
E_000001ca3b11e620/0 .event anyedge, v000001ca3b1d40d0_0, v000001ca3b1dbaa0_0, v000001ca3b1db050_0, v000001ca3b1dabf0_0;
E_000001ca3b11e620/1 .event anyedge, v000001ca3b1da970_0, v000001ca3b1d3590_0, v000001ca3b1dc400_0, v000001ca3b1db190_0;
E_000001ca3b11e620/2 .event anyedge, v000001ca3b1dc4a0_0, v000001ca3b1d83f0_0, v000001ca3b1d80d0_0, v000001ca3b1d8990_0;
E_000001ca3b11e620 .event/or E_000001ca3b11e620/0, E_000001ca3b11e620/1, E_000001ca3b11e620/2;
E_000001ca3b11da60/0 .event anyedge, v000001ca3b1d4fd0_0, v000001ca3b1ddda0_0, v000001ca3b1dabf0_0, v000001ca3b1d83f0_0;
E_000001ca3b11da60/1 .event anyedge, v000001ca3b138d70_0;
E_000001ca3b11da60 .event/or E_000001ca3b11da60/0, E_000001ca3b11da60/1;
E_000001ca3b11dc60/0 .event anyedge, v000001ca3b1d4850_0, v000001ca3b1d9890_0, v000001ca3b1da010_0, v000001ca3b1d3c70_0;
E_000001ca3b11dc60/1 .event anyedge, v000001ca3b1d9110_0, v000001ca3b1d3d10_0, v000001ca3b1d97f0_0, v000001ca3b1dadd0_0;
E_000001ca3b11dc60/2 .event anyedge, v000001ca3b1da330_0, v000001ca3b1d4f30_0, v000001ca3b1db690_0, v000001ca3b1d3630_0;
E_000001ca3b11dc60/3 .event anyedge, v000001ca3b1d8a30_0, v000001ca3b1dba00_0, v000001ca3b1dcae0_0, v000001ca3b1d9250_0;
E_000001ca3b11dc60/4 .event anyedge, v000001ca3b1d9070_0, v000001ca3b1d96b0_0, v000001ca3b1d9930_0, v000001ca3b1d78b0_0;
E_000001ca3b11dc60/5 .event anyedge, v000001ca3b1d7ef0_0, v000001ca3b1d3b30_0, v000001ca3b1d3950_0;
E_000001ca3b11dc60 .event/or E_000001ca3b11dc60/0, E_000001ca3b11dc60/1, E_000001ca3b11dc60/2, E_000001ca3b11dc60/3, E_000001ca3b11dc60/4, E_000001ca3b11dc60/5;
E_000001ca3b11e0a0 .event anyedge, v000001ca3b1d40d0_0;
E_000001ca3b11e160/0 .event anyedge, v000001ca3b1dde40_0, v000001ca3b1dca40_0, v000001ca3b1db8c0_0, v000001ca3b1dd4e0_0;
E_000001ca3b11e160/1 .event anyedge, v000001ca3b1dc680_0, v000001ca3b1dd440_0, v000001ca3b1d54d0_0, v000001ca3b1d5570_0;
E_000001ca3b11e160/2 .event anyedge, v000001ca3b1d3e50_0, v000001ca3b1d3ef0_0, v000001ca3b1d5750_0, v000001ca3b1d3a90_0;
E_000001ca3b11e160/3 .event anyedge, v000001ca3b1d3770_0, v000001ca3b1d4d50_0, v000001ca3b1db960_0, v000001ca3b1dc900_0;
E_000001ca3b11e160/4 .event anyedge, v000001ca3b1d4530_0, v000001ca3b1d47b0_0, v000001ca3b1d48f0_0, v000001ca3b1d4670_0;
E_000001ca3b11e160 .event/or E_000001ca3b11e160/0, E_000001ca3b11e160/1, E_000001ca3b11e160/2, E_000001ca3b11e160/3, E_000001ca3b11e160/4;
E_000001ca3b1211a0/0 .event anyedge, v000001ca3b1d99d0_0, v000001ca3b1d8ad0_0, v000001ca3b1d9570_0, v000001ca3b1d9a70_0;
E_000001ca3b1211a0/1 .event anyedge, v000001ca3b1d9890_0, v000001ca3b1da010_0, v000001ca3b1d7c70_0, v000001ca3b1d9110_0;
E_000001ca3b1211a0/2 .event anyedge, v000001ca3b1d8b70_0, v000001ca3b1d97f0_0, v000001ca3b1d94d0_0, v000001ca3b1d8350_0;
E_000001ca3b1211a0/3 .event anyedge, v000001ca3b1d8c10_0, v000001ca3b1d92f0_0, v000001ca3b1d8170_0, v000001ca3b1d9c50_0;
E_000001ca3b1211a0/4 .event anyedge, v000001ca3b1d9f70_0, v000001ca3b1d8fd0_0, v000001ca3b1d8490_0, v000001ca3b1d8530_0;
E_000001ca3b1211a0/5 .event anyedge, v000001ca3b1d8df0_0, v000001ca3b1d9250_0, v000001ca3b1d96b0_0, v000001ca3b1d78b0_0;
E_000001ca3b1211a0/6 .event anyedge, v000001ca3b1d79f0_0, v000001ca3b1d8210_0, v000001ca3b1d8670_0, v000001ca3b1d9ed0_0;
E_000001ca3b1211a0/7 .event anyedge, v000001ca3b1d7db0_0, v000001ca3b1d9d90_0, v000001ca3b1d8f30_0, v000001ca3b1d7b30_0;
E_000001ca3b1211a0/8 .event anyedge, v000001ca3b1d9070_0, v000001ca3b1d8e90_0, v000001ca3b1d9e30_0, v000001ca3b1d9930_0;
E_000001ca3b1211a0/9 .event anyedge, v000001ca3b1d7ef0_0, v000001ca3b1d7950_0, v000001ca3b1d8cb0_0, v000001ca3b1d8d50_0;
E_000001ca3b1211a0/10 .event anyedge, v000001ca3b1d9b10_0, v000001ca3b1d85d0_0, v000001ca3b1d7bd0_0, v000001ca3b1d9750_0;
E_000001ca3b1211a0/11 .event anyedge, v000001ca3b1d9bb0_0, v000001ca3b1d91b0_0, v000001ca3b1d7f90_0, v000001ca3b1d7e50_0;
E_000001ca3b1211a0 .event/or E_000001ca3b1211a0/0, E_000001ca3b1211a0/1, E_000001ca3b1211a0/2, E_000001ca3b1211a0/3, E_000001ca3b1211a0/4, E_000001ca3b1211a0/5, E_000001ca3b1211a0/6, E_000001ca3b1211a0/7, E_000001ca3b1211a0/8, E_000001ca3b1211a0/9, E_000001ca3b1211a0/10, E_000001ca3b1211a0/11;
E_000001ca3b1218a0 .event anyedge, v000001ca3b1dc7c0_0, v000001ca3b1dcae0_0, v000001ca3b1ddf80_0, v000001ca3b1dba00_0;
E_000001ca3b1210e0/0 .event anyedge, v000001ca3b138f50_0, v000001ca3b08e390_0, v000001ca3b137d30_0, v000001ca3b08d3f0_0;
E_000001ca3b1210e0/1 .event anyedge, v000001ca3b1dd620_0, v000001ca3b1dcfe0_0;
E_000001ca3b1210e0 .event/or E_000001ca3b1210e0/0, E_000001ca3b1210e0/1;
L_000001ca3b261180 .part L_000001ca3b262c60, 1, 1;
L_000001ca3b2612c0 .reduce/nor v000001ca3b1da1f0_0;
L_000001ca3b262ee0 .reduce/nor v000001ca3b1da470_0;
L_000001ca3b261900 .functor MUXZ 1, v000001ca3b1da5b0_0, L_000001ca3b169c40, L_000001ca3b262ee0, C4<>;
L_000001ca3b262120 .reduce/nor v000001ca3b1d38b0_0;
L_000001ca3b2629e0 .concat [ 1 1 1 1], v000001ca3b1db370_0, v000001ca3b1db230_0, v000001ca3b1dad30_0, v000001ca3b1daab0_0;
L_000001ca3b262300 .reduce/or L_000001ca3b2629e0;
L_000001ca3b260a00 .reduce/or v000001ca3b1dc180_0;
L_000001ca3b261b80 .reduce/and v000001ca3b1dc180_0;
L_000001ca3b261ae0 .reduce/nor L_000001ca3b169c40;
L_000001ca3b262e40 .part L_000001ca3b260d20, 0, 2;
L_000001ca3b262d00 .reduce/nand L_000001ca3b262e40;
L_000001ca3b261680 .reduce/nor v000001ca3b1dc180_0;
L_000001ca3b261360 .reduce/nor L_000001ca3b1698c0;
L_000001ca3b262260 .reduce/nor v000001ca3b1dc180_0;
L_000001ca3b261220 .reduce/nor v000001ca3b1da470_0;
L_000001ca3b262a80 .functor MUXZ 1, v000001ca3b1da5b0_0, L_000001ca3b169c40, L_000001ca3b261220, C4<>;
L_000001ca3b262760 .reduce/nor v000001ca3b1da1f0_0;
L_000001ca3b262580 .part L_000001ca3b260d20, 0, 2;
L_000001ca3b2624e0 .reduce/and L_000001ca3b262580;
L_000001ca3b261c20 .part L_000001ca3b262c60, 2, 30;
L_000001ca3b262800 .concat [ 1 29 0 0], L_000001ca3b16af10, L_000001ca3b206708;
L_000001ca3b2623a0 .arith/sum 30, L_000001ca3b261c20, L_000001ca3b262800;
L_000001ca3b260f00 .concat [ 2 30 0 0], L_000001ca3b206750, L_000001ca3b2623a0;
L_000001ca3b262940 .part v000001ca3b1dba00_0, 2, 30;
L_000001ca3b262bc0 .concat [ 2 30 0 0], L_000001ca3b206798, L_000001ca3b262940;
L_000001ca3b261400 .functor MUXZ 32, L_000001ca3b262bc0, L_000001ca3b260f00, L_000001ca3b16b0d0, C4<>;
L_000001ca3b262f80 .functor MUXZ 32, v000001ca3b1dd300_0, L_000001ca3b1ffe90, L_000001ca3b16bdf0, C4<>;
L_000001ca3b260aa0 .concat [ 16 16 0 0], v000001ca3b1daa10_0, L_000001ca3b206870;
L_000001ca3b261720 .part L_000001ca3b262f80, 0, 16;
L_000001ca3b2614a0 .concat [ 16 16 0 0], v000001ca3b1daa10_0, L_000001ca3b261720;
L_000001ca3b262da0 .part L_000001ca3b262f80, 16, 16;
L_000001ca3b260c80 .concat [ 16 16 0 0], L_000001ca3b262da0, L_000001ca3b206948;
L_000001ca3b262620 .functor MUXZ 32, L_000001ca3b262f80, L_000001ca3b260c80, L_000001ca3b16b680, C4<>;
L_000001ca3b262440 .functor MUXZ 32, L_000001ca3b262620, L_000001ca3b2614a0, L_000001ca3b16c2c0, C4<>;
L_000001ca3b260d20 .functor MUXZ 32, L_000001ca3b262440, L_000001ca3b260aa0, L_000001ca3b16b1b0, C4<>;
LS_000001ca3b260fa0_0_0 .concat [ 1 1 1 1], v000001ca3b1d7e50_0, v000001ca3b1d7f90_0, v000001ca3b1d91b0_0, v000001ca3b1d9bb0_0;
LS_000001ca3b260fa0_0_4 .concat [ 1 1 1 1], v000001ca3b1d9750_0, v000001ca3b1d7bd0_0, v000001ca3b1d85d0_0, v000001ca3b1d9b10_0;
LS_000001ca3b260fa0_0_8 .concat [ 1 1 1 1], v000001ca3b1d8d50_0, v000001ca3b1d8cb0_0, v000001ca3b1d7950_0, v000001ca3b1d7ef0_0;
LS_000001ca3b260fa0_0_12 .concat [ 1 1 1 1], v000001ca3b1d9930_0, v000001ca3b1d9e30_0, v000001ca3b1d8e90_0, v000001ca3b1d9070_0;
LS_000001ca3b260fa0_0_16 .concat [ 1 1 1 1], v000001ca3b1d7b30_0, v000001ca3b1d8f30_0, v000001ca3b1d9d90_0, v000001ca3b1d7db0_0;
LS_000001ca3b260fa0_0_20 .concat [ 1 1 1 1], v000001ca3b1d9ed0_0, v000001ca3b1d8670_0, v000001ca3b1d8210_0, v000001ca3b1d79f0_0;
LS_000001ca3b260fa0_0_24 .concat [ 1 1 1 1], v000001ca3b1d78b0_0, v000001ca3b1d96b0_0, v000001ca3b1d9250_0, v000001ca3b1d8df0_0;
LS_000001ca3b260fa0_0_28 .concat [ 1 1 1 1], v000001ca3b1d8530_0, v000001ca3b1d8490_0, v000001ca3b1d8fd0_0, v000001ca3b1d9f70_0;
LS_000001ca3b260fa0_0_32 .concat [ 1 1 1 1], v000001ca3b1d9c50_0, v000001ca3b1d8170_0, v000001ca3b1d92f0_0, v000001ca3b1d8c10_0;
LS_000001ca3b260fa0_0_36 .concat [ 1 1 1 1], v000001ca3b1d8350_0, v000001ca3b1d94d0_0, v000001ca3b1d97f0_0, v000001ca3b1d8b70_0;
LS_000001ca3b260fa0_0_40 .concat [ 1 1 1 1], v000001ca3b1d9110_0, v000001ca3b1d7c70_0, v000001ca3b1da010_0, v000001ca3b1d9890_0;
LS_000001ca3b260fa0_0_44 .concat [ 1 1 1 1], v000001ca3b1d9a70_0, v000001ca3b1d9570_0, v000001ca3b1d8ad0_0, v000001ca3b1d99d0_0;
LS_000001ca3b260fa0_1_0 .concat [ 4 4 4 4], LS_000001ca3b260fa0_0_0, LS_000001ca3b260fa0_0_4, LS_000001ca3b260fa0_0_8, LS_000001ca3b260fa0_0_12;
LS_000001ca3b260fa0_1_4 .concat [ 4 4 4 4], LS_000001ca3b260fa0_0_16, LS_000001ca3b260fa0_0_20, LS_000001ca3b260fa0_0_24, LS_000001ca3b260fa0_0_28;
LS_000001ca3b260fa0_1_8 .concat [ 4 4 4 4], LS_000001ca3b260fa0_0_32, LS_000001ca3b260fa0_0_36, LS_000001ca3b260fa0_0_40, LS_000001ca3b260fa0_0_44;
L_000001ca3b260fa0 .concat [ 16 16 16 0], LS_000001ca3b260fa0_1_0, LS_000001ca3b260fa0_1_4, LS_000001ca3b260fa0_1_8;
L_000001ca3b261540 .reduce/nor L_000001ca3b260fa0;
L_000001ca3b2628a0 .concat [ 1 1 1 1], v000001ca3b1d9b10_0, v000001ca3b1d8d50_0, v000001ca3b1d8cb0_0, v000001ca3b1d7950_0;
L_000001ca3b263020 .reduce/or L_000001ca3b2628a0;
L_000001ca3b262c60 .functor MUXZ 32, v000001ca3b1dc4a0_0, L_000001ca3b16b920, L_000001ca3b16b140, C4<>;
L_000001ca3b262b20 .cmp/eq 8, v000001ca3b1d40d0_0, L_000001ca3b206a20;
L_000001ca3b261cc0 .reduce/nor L_000001ca3b16c6b0;
S_000001ca3af435c0 .scope task, "empty_statement" "empty_statement" 6 214, 6 214 0, S_000001ca3ad8d7a0;
 .timescale -9 -12;
TD_uart_tb.uut.soc.cpu.empty_statement ;
    %end;
S_000001ca3af43750 .scope generate, "genblk1" "genblk1" 6 272, 6 272 0, S_000001ca3ad8d7a0;
 .timescale -9 -12;
S_000001ca3aee32c0 .scope module, "pcpi_mul" "picorv32_pcpi_fast_mul" 6 273, 6 2318 0, S_000001ca3af43750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "pcpi_valid";
    .port_info 3 /INPUT 32 "pcpi_insn";
    .port_info 4 /INPUT 32 "pcpi_rs1";
    .port_info 5 /INPUT 32 "pcpi_rs2";
    .port_info 6 /OUTPUT 1 "pcpi_wr";
    .port_info 7 /OUTPUT 32 "pcpi_rd";
    .port_info 8 /OUTPUT 1 "pcpi_wait";
    .port_info 9 /OUTPUT 1 "pcpi_ready";
P_000001ca3af99120 .param/l "EXTRA_INSN_FFS" 0 6 2320, +C4<00000000000000000000000000000000>;
P_000001ca3af99158 .param/l "EXTRA_MUL_FFS" 0 6 2319, +C4<00000000000000000000000000000000>;
P_000001ca3af99190 .param/l "MUL_CLKGATE" 0 6 2321, +C4<00000000000000000000000000000000>;
L_000001ca3b16a260 .functor AND 1, v000001ca3b1dc220_0, L_000001ca3b1ff3f0, C4<1>, C4<1>;
L_000001ca3b16aab0 .functor AND 1, L_000001ca3b16a260, L_000001ca3b1fea90, C4<1>, C4<1>;
v000001ca3b1840b0_0 .net *"_ivl_0", 3 0, L_000001ca3b200570;  1 drivers
v000001ca3b184790_0 .net *"_ivl_12", 0 0, L_000001ca3b1fe4f0;  1 drivers
v000001ca3b185af0_0 .net *"_ivl_17", 6 0, L_000001ca3b1fec70;  1 drivers
L_000001ca3b2063a8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001ca3b184150_0 .net/2u *"_ivl_18", 6 0, L_000001ca3b2063a8;  1 drivers
v000001ca3b1841f0_0 .net *"_ivl_20", 0 0, L_000001ca3b1ff3f0;  1 drivers
v000001ca3b184510_0 .net *"_ivl_23", 0 0, L_000001ca3b16a260;  1 drivers
v000001ca3b184830_0 .net *"_ivl_25", 6 0, L_000001ca3b1ff490;  1 drivers
L_000001ca3b2063f0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001ca3b1848d0_0 .net/2u *"_ivl_26", 6 0, L_000001ca3b2063f0;  1 drivers
v000001ca3b184970_0 .net *"_ivl_28", 0 0, L_000001ca3b1fea90;  1 drivers
v000001ca3b184ab0_0 .net *"_ivl_38", 63 0, L_000001ca3b1fee50;  1 drivers
v000001ca3b184b50_0 .net *"_ivl_4", 2 0, L_000001ca3b2007f0;  1 drivers
v000001ca3b1521a0_0 .net *"_ivl_40", 31 0, L_000001ca3b1feb30;  1 drivers
L_000001ca3b206480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b151700_0 .net *"_ivl_42", 31 0, L_000001ca3b206480;  1 drivers
v000001ca3b152600_0 .net *"_ivl_44", 63 0, L_000001ca3b1ff7b0;  1 drivers
v000001ca3b151840_0 .net *"_ivl_8", 1 0, L_000001ca3b1fe630;  1 drivers
v000001ca3b151d40_0 .var "active", 3 0;
v000001ca3b1522e0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b152380_0 .net "instr_any_mul", 0 0, L_000001ca3b200750;  1 drivers
v000001ca3b1526a0_0 .net "instr_any_mulh", 0 0, L_000001ca3b1fe310;  1 drivers
v000001ca3b1527e0_0 .var "instr_mul", 0 0;
v000001ca3b152b00_0 .var "instr_mulh", 0 0;
v000001ca3b152920_0 .var "instr_mulhsu", 0 0;
v000001ca3b08d8f0_0 .var "instr_mulhu", 0 0;
v000001ca3b08c8b0_0 .net "instr_rs1_signed", 0 0, L_000001ca3b1fe3b0;  1 drivers
v000001ca3b08d990_0 .net "instr_rs2_signed", 0 0, L_000001ca3b1fe590;  1 drivers
v000001ca3b08db70_0 .net "pcpi_insn", 31 0, v000001ca3b1dd6c0_0;  1 drivers
v000001ca3b08d2b0_0 .net "pcpi_insn_valid", 0 0, L_000001ca3b16aab0;  1 drivers
v000001ca3b08e250_0 .var "pcpi_insn_valid_q", 0 0;
v000001ca3b08d3f0_0 .net "pcpi_rd", 31 0, L_000001ca3b1ff530;  alias, 1 drivers
v000001ca3b08e390_0 .net "pcpi_ready", 0 0, L_000001ca3b1fe810;  alias, 1 drivers
v000001ca3b08cef0_0 .net "pcpi_rs1", 31 0, L_000001ca3b16adc0;  alias, 1 drivers
v000001ca3b138870_0 .net "pcpi_rs2", 31 0, L_000001ca3b16a420;  alias, 1 drivers
v000001ca3b138af0_0 .net "pcpi_valid", 0 0, v000001ca3b1dc220_0;  1 drivers
v000001ca3b138f50_0 .net "pcpi_wait", 0 0, L_000001ca3b206438;  alias, 1 drivers
v000001ca3b137d30_0 .net "pcpi_wr", 0 0, L_000001ca3b1ff2b0;  alias, 1 drivers
v000001ca3b1371f0_0 .var "rd", 63 0;
v000001ca3b137b50_0 .var "rd_q", 63 0;
v000001ca3b138d70_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b0f1810_0 .var "rs1", 32 0;
v000001ca3b0f2c10_0 .var "rs1_q", 32 0;
v000001ca3b0f1590_0 .var "rs2", 32 0;
v000001ca3b0f1d10_0 .var "rs2_q", 32 0;
v000001ca3b0f2cb0_0 .var "shift_out", 0 0;
E_000001ca3b121860 .event posedge, v000001ca3b1522e0_0;
E_000001ca3b121720 .event anyedge, v000001ca3b138d70_0, v000001ca3b08d2b0_0, v000001ca3b08db70_0;
L_000001ca3b200570 .concat [ 1 1 1 1], v000001ca3b08d8f0_0, v000001ca3b152920_0, v000001ca3b152b00_0, v000001ca3b1527e0_0;
L_000001ca3b200750 .reduce/or L_000001ca3b200570;
L_000001ca3b2007f0 .concat [ 1 1 1 0], v000001ca3b08d8f0_0, v000001ca3b152920_0, v000001ca3b152b00_0;
L_000001ca3b1fe310 .reduce/or L_000001ca3b2007f0;
L_000001ca3b1fe630 .concat [ 1 1 0 0], v000001ca3b152920_0, v000001ca3b152b00_0;
L_000001ca3b1fe3b0 .reduce/or L_000001ca3b1fe630;
L_000001ca3b1fe4f0 .concat [ 1 0 0 0], v000001ca3b152b00_0;
L_000001ca3b1fe590 .reduce/or L_000001ca3b1fe4f0;
L_000001ca3b1fec70 .part v000001ca3b1dd6c0_0, 0, 7;
L_000001ca3b1ff3f0 .cmp/eq 7, L_000001ca3b1fec70, L_000001ca3b2063a8;
L_000001ca3b1ff490 .part v000001ca3b1dd6c0_0, 25, 7;
L_000001ca3b1fea90 .cmp/eq 7, L_000001ca3b1ff490, L_000001ca3b2063f0;
L_000001ca3b1ff2b0 .part v000001ca3b151d40_0, 1, 1;
L_000001ca3b1fe810 .part v000001ca3b151d40_0, 1, 1;
L_000001ca3b1feb30 .part v000001ca3b1371f0_0, 32, 32;
L_000001ca3b1fee50 .concat [ 32 32 0 0], L_000001ca3b1feb30, L_000001ca3b206480;
L_000001ca3b1ff7b0 .functor MUXZ 64, v000001ca3b1371f0_0, L_000001ca3b1fee50, v000001ca3b0f2cb0_0, C4<>;
L_000001ca3b1ff530 .part L_000001ca3b1ff7b0, 0, 32;
S_000001ca3b1d06a0 .scope generate, "genblk2" "genblk2" 6 305, 6 305 0, S_000001ca3ad8d7a0;
 .timescale -9 -12;
S_000001ca3b1d0510 .scope generate, "genblk3" "genblk3" 6 1229, 6 1229 0, S_000001ca3ad8d7a0;
 .timescale -9 -12;
E_000001ca3b121220/0 .event anyedge, v000001ca3b1d7db0_0, v000001ca3b1dba00_0, v000001ca3b1dcae0_0, v000001ca3b1d9e30_0;
E_000001ca3b121220/1 .event anyedge, v000001ca3b1d8670_0;
E_000001ca3b121220 .event/or E_000001ca3b121220/0, E_000001ca3b121220/1;
S_000001ca3b1d0b50 .scope module, "memory" "soc_mem" 5 207, 5 216 0, S_000001ca3af95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "wen";
    .port_info 2 /INPUT 22 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /OUTPUT 32 "rdata";
P_000001ca3b121920 .param/l "WORDS" 0 5 217, +C4<00000000000000000000000100000000>;
v000001ca3b1dc040_0 .net "addr", 21 0, L_000001ca3b260640;  1 drivers
v000001ca3b1df4c0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1deb60 .array "mem", 255 0, 31 0;
v000001ca3b1df100_0 .var "rdata", 31 0;
v000001ca3b1dec00_0 .net "wdata", 31 0, v000001ca3b1dd580_0;  alias, 1 drivers
v000001ca3b1de5c0_0 .net "wen", 3 0, L_000001ca3b25e340;  1 drivers
S_000001ca3b1d0830 .scope module, "my_engine" "image_engine_soc_top" 5 189, 5 236 0, S_000001ca3af95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "sensor_clk";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /INPUT 1 "mem_sel";
    .port_info 7 /OUTPUT 32 "mem_rdata";
L_000001ca3b16c020 .functor AND 1, v000001ca3b1f4eb0_0, L_000001ca3b263de0, C4<1>, C4<1>;
L_000001ca3b16e710 .functor BUFZ 32, L_000001ca3b260280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca3b206f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f5810_0 .net/2u *"_ivl_10", 0 0, L_000001ca3b206f30;  1 drivers
v000001ca3b1f5b30_0 .net *"_ivl_14", 31 0, L_000001ca3b263f20;  1 drivers
L_000001ca3b206f78 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f4ff0_0 .net *"_ivl_17", 29 0, L_000001ca3b206f78;  1 drivers
L_000001ca3b206fc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f5090_0 .net/2u *"_ivl_18", 31 0, L_000001ca3b206fc0;  1 drivers
v000001ca3b1f58b0_0 .net *"_ivl_2", 31 0, L_000001ca3b263700;  1 drivers
v000001ca3b1f5130_0 .net *"_ivl_20", 0 0, L_000001ca3b264060;  1 drivers
L_000001ca3b207008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f5270_0 .net/2u *"_ivl_22", 7 0, L_000001ca3b207008;  1 drivers
v000001ca3b1f59f0_0 .net *"_ivl_29", 0 0, L_000001ca3b263de0;  1 drivers
v000001ca3b1f7700_0 .net *"_ivl_34", 31 0, L_000001ca3b25fc40;  1 drivers
L_000001ca3b2076c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f7d40_0 .net *"_ivl_37", 29 0, L_000001ca3b2076c8;  1 drivers
L_000001ca3b207710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f6c60_0 .net/2u *"_ivl_38", 31 0, L_000001ca3b207710;  1 drivers
v000001ca3b1f8100_0 .net *"_ivl_40", 0 0, L_000001ca3b25fb00;  1 drivers
L_000001ca3b207758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f7340_0 .net/2u *"_ivl_42", 31 0, L_000001ca3b207758;  1 drivers
L_000001ca3b2077a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f6da0_0 .net/2u *"_ivl_44", 21 0, L_000001ca3b2077a0;  1 drivers
v000001ca3b1f66c0_0 .net *"_ivl_46", 31 0, L_000001ca3b25ede0;  1 drivers
L_000001ca3b206ea0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f87e0_0 .net *"_ivl_5", 29 0, L_000001ca3b206ea0;  1 drivers
L_000001ca3b206ee8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f7200_0 .net/2u *"_ivl_6", 31 0, L_000001ca3b206ee8;  1 drivers
v000001ca3b1f72a0_0 .net *"_ivl_8", 0 0, L_000001ca3b263c00;  1 drivers
v000001ca3b1f8600_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1f73e0_0 .net "fifo_empty", 0 0, v000001ca3b1df6a0_0;  1 drivers
v000001ca3b1f7480_0 .net "fifo_full", 0 0, v000001ca3b1df1a0_0;  1 drivers
v000001ca3b1f7f20_0 .net "fifo_pixel", 7 0, L_000001ca3b16bfb0;  1 drivers
v000001ca3b1f6ee0_0 .net "fifo_read", 0 0, L_000001ca3b263ca0;  1 drivers
v000001ca3b1f77a0_0 .var "flush_cnt", 1 0;
v000001ca3b1f70c0_0 .net "gate_pixel", 7 0, L_000001ca3b264880;  1 drivers
v000001ca3b1f7b60_0 .net "gate_valid", 0 0, L_000001ca3b264600;  1 drivers
v000001ca3b1f7e80_0 .net "mem_addr", 31 0, v000001ca3b1db0f0_0;  alias, 1 drivers
v000001ca3b1f7520_0 .net "mem_rdata", 31 0, L_000001ca3b16e710;  alias, 1 drivers
v000001ca3b1f69e0_0 .net "mem_sel", 0 0, L_000001ca3b16a650;  alias, 1 drivers
v000001ca3b1f6a80_0 .net "mem_wdata", 31 0, v000001ca3b1dd580_0;  alias, 1 drivers
v000001ca3b1f7ac0_0 .net "mem_wstrb", 3 0, L_000001ca3b260320;  1 drivers
v000001ca3b1f68a0_0 .var "mode_q", 1 0;
v000001ca3b1f82e0_0 .net "proc_pixel", 7 0, v000001ca3b1f49b0_0;  1 drivers
v000001ca3b1f6e40_0 .net "proc_ready_out", 0 0, v000001ca3b1f5ef0_0;  1 drivers
v000001ca3b1f7a20_0 .net "proc_status", 0 0, L_000001ca3b16c170;  1 drivers
v000001ca3b1f8380_0 .net "proc_valid", 0 0, v000001ca3b1f4b90_0;  1 drivers
v000001ca3b1f8560_0 .net "prod_pixel", 7 0, v000001ca3b1f4c30_0;  1 drivers
v000001ca3b1f7660_0 .net "prod_valid", 0 0, v000001ca3b1f4eb0_0;  1 drivers
v000001ca3b1f63a0_0 .var "reg_kernel", 71 0;
v000001ca3b1f7c00_0 .var "reg_mode", 1 0;
v000001ca3b1f7ca0_0 .net "rstn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1f84c0_0 .net "safe_pixel_data", 31 0, L_000001ca3b260280;  1 drivers
v000001ca3b1f8420_0 .net "sensor_clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
L_000001ca3b263ca0 .reduce/nor v000001ca3b1df6a0_0;
L_000001ca3b263700 .concat [ 2 30 0 0], v000001ca3b1f77a0_0, L_000001ca3b206ea0;
L_000001ca3b263c00 .cmp/gt 32, L_000001ca3b263700, L_000001ca3b206ee8;
L_000001ca3b264600 .functor MUXZ 1, L_000001ca3b263ca0, L_000001ca3b206f30, L_000001ca3b263c00, C4<>;
L_000001ca3b263f20 .concat [ 2 30 0 0], v000001ca3b1f77a0_0, L_000001ca3b206f78;
L_000001ca3b264060 .cmp/gt 32, L_000001ca3b263f20, L_000001ca3b206fc0;
L_000001ca3b264880 .functor MUXZ 8, L_000001ca3b16bfb0, L_000001ca3b207008, L_000001ca3b264060, C4<>;
L_000001ca3b2646a0 .reduce/nor v000001ca3b1df1a0_0;
L_000001ca3b263de0 .reduce/nor v000001ca3b1df1a0_0;
L_000001ca3b25fc40 .concat [ 2 30 0 0], v000001ca3b1f77a0_0, L_000001ca3b2076c8;
L_000001ca3b25fb00 .cmp/gt 32, L_000001ca3b25fc40, L_000001ca3b207710;
L_000001ca3b25ede0 .concat [ 8 1 1 22], v000001ca3b1f49b0_0, v000001ca3b1f4b90_0, L_000001ca3b16c170, L_000001ca3b2077a0;
L_000001ca3b260280 .functor MUXZ 32, L_000001ca3b25ede0, L_000001ca3b207758, L_000001ca3b25fb00, C4<>;
S_000001ca3b1d01f0 .scope module, "fifo_inst" "async_fifo" 5 292, 7 83 0, S_000001ca3b1d0830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "rclk";
    .port_info 5 /INPUT 1 "rrst_n";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rdata";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_000001ca3b005740 .param/l "DEPTH" 0 7 83, +C4<00000000000000000000000000010000>;
P_000001ca3b005778 .param/l "WIDTH" 0 7 83, +C4<00000000000000000000000000001000>;
L_000001ca3b16bfb0 .functor BUFZ 8, L_000001ca3b264d80, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ca3b1de520_0 .net *"_ivl_0", 7 0, L_000001ca3b264d80;  1 drivers
v000001ca3b1de0c0_0 .net *"_ivl_2", 5 0, L_000001ca3b2647e0;  1 drivers
L_000001ca3b207050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca3b1defc0_0 .net *"_ivl_5", 1 0, L_000001ca3b207050;  1 drivers
v000001ca3b1df6a0_0 .var "empty", 0 0;
v000001ca3b1df1a0_0 .var "full", 0 0;
v000001ca3b1de340 .array "mem", 15 0, 7 0;
v000001ca3b1de480_0 .net "rclk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1df060_0 .net "rd_en", 0 0, L_000001ca3b263ca0;  alias, 1 drivers
v000001ca3b1def20_0 .net "rdata", 7 0, L_000001ca3b16bfb0;  alias, 1 drivers
v000001ca3b1de840_0 .var "rptr", 3 0;
v000001ca3b1dede0_0 .var "rptr_delayed", 3 0;
v000001ca3b1df240_0 .var "rptr_gray", 3 0;
v000001ca3b1dee80_0 .var "rq1_wptr", 3 0;
v000001ca3b1de160_0 .var "rq2_wptr", 3 0;
v000001ca3b1df560_0 .net "rrst_n", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1df600_0 .net "wclk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1deca0_0 .net "wdata", 7 0, v000001ca3b1f4c30_0;  alias, 1 drivers
v000001ca3b1de700_0 .var "wptr", 3 0;
v000001ca3b1de660_0 .var "wptr_gray", 3 0;
v000001ca3b1de7a0_0 .var "wq1_rptr", 3 0;
v000001ca3b1de980_0 .var "wq2_rptr", 3 0;
v000001ca3b1df2e0_0 .net "wr_en", 0 0, L_000001ca3b16c020;  1 drivers
v000001ca3b1de8e0_0 .net "wrst_n", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
E_000001ca3b121160 .event anyedge, v000001ca3b1df240_0, v000001ca3b1de160_0;
E_000001ca3b120ea0 .event anyedge, v000001ca3b1de660_0, v000001ca3b1de980_0;
E_000001ca3b1214e0/0 .event negedge, v000001ca3b138d70_0;
E_000001ca3b1214e0/1 .event posedge, v000001ca3b1522e0_0;
E_000001ca3b1214e0 .event/or E_000001ca3b1214e0/0, E_000001ca3b1214e0/1;
L_000001ca3b264d80 .array/port v000001ca3b1de340, L_000001ca3b2647e0;
L_000001ca3b2647e0 .concat [ 4 2 0 0], v000001ca3b1dede0_0, L_000001ca3b207050;
S_000001ca3b1d0380 .scope module, "processor_inst" "data_proc" 5 299, 7 3 0, S_000001ca3b1d0830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /INPUT 72 "kernel";
    .port_info 7 /OUTPUT 8 "pixel_out";
    .port_info 8 /OUTPUT 1 "ready_out";
    .port_info 9 /OUTPUT 1 "valid_out";
    .port_info 10 /OUTPUT 1 "status";
P_000001ca3b1219a0 .param/l "WARMUP_LIMIT" 1 7 21, +C4<00000000000000000000100000000011>;
L_000001ca3b16c100 .functor AND 1, L_000001ca3b2650a0, L_000001ca3b263980, C4<1>, C4<1>;
L_000001ca3b16c170 .functor OR 1, L_000001ca3b16c100, L_000001ca3b264100, C4<0>, C4<0>;
L_000001ca3b207098 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ca3b1de200_0 .net/2u *"_ivl_0", 1 0, L_000001ca3b207098;  1 drivers
v000001ca3b1df380_0 .net *"_ivl_10", 0 0, L_000001ca3b263980;  1 drivers
v000001ca3b1df420_0 .net *"_ivl_100", 19 0, L_000001ca3b2658c0;  1 drivers
L_000001ca3b2074d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1de2a0_0 .net *"_ivl_103", 11 0, L_000001ca3b2074d0;  1 drivers
v000001ca3b1de3e0_0 .net *"_ivl_105", 7 0, L_000001ca3b265b40;  1 drivers
v000001ca3b1df740_0 .net *"_ivl_106", 19 0, L_000001ca3b265c80;  1 drivers
L_000001ca3b207518 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1dea20_0 .net *"_ivl_109", 11 0, L_000001ca3b207518;  1 drivers
v000001ca3b1deac0_0 .net *"_ivl_111", 19 0, L_000001ca3b265be0;  1 drivers
v000001ca3b1ded40_0 .net *"_ivl_112", 19 0, L_000001ca3b265d20;  1 drivers
v000001ca3b1f45f0_0 .net *"_ivl_114", 19 0, L_000001ca3b25ff60;  1 drivers
L_000001ca3b207560 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f2d90_0 .net *"_ivl_117", 11 0, L_000001ca3b207560;  1 drivers
v000001ca3b1f2070_0 .net *"_ivl_119", 7 0, L_000001ca3b25f880;  1 drivers
v000001ca3b1f4230_0 .net *"_ivl_120", 19 0, L_000001ca3b25e0c0;  1 drivers
L_000001ca3b2075a8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3470_0 .net *"_ivl_123", 11 0, L_000001ca3b2075a8;  1 drivers
v000001ca3b1f2b10_0 .net *"_ivl_125", 19 0, L_000001ca3b25f4c0;  1 drivers
v000001ca3b1f44b0_0 .net *"_ivl_126", 19 0, L_000001ca3b2600a0;  1 drivers
v000001ca3b1f3290_0 .net *"_ivl_128", 19 0, L_000001ca3b25f2e0;  1 drivers
v000001ca3b1f4050_0 .net *"_ivl_13", 0 0, L_000001ca3b16c100;  1 drivers
L_000001ca3b2075f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3d30_0 .net *"_ivl_131", 11 0, L_000001ca3b2075f0;  1 drivers
v000001ca3b1f21b0_0 .net *"_ivl_133", 7 0, L_000001ca3b25fd80;  1 drivers
v000001ca3b1f3330_0 .net *"_ivl_134", 19 0, L_000001ca3b25e160;  1 drivers
L_000001ca3b207638 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f4550_0 .net *"_ivl_137", 11 0, L_000001ca3b207638;  1 drivers
v000001ca3b1f4370_0 .net *"_ivl_139", 19 0, L_000001ca3b260140;  1 drivers
v000001ca3b1f2110_0 .net *"_ivl_15", 0 0, L_000001ca3b264100;  1 drivers
v000001ca3b1f2610_0 .net *"_ivl_18", 19 0, L_000001ca3b265640;  1 drivers
v000001ca3b1f47d0_0 .net *"_ivl_2", 0 0, L_000001ca3b2650a0;  1 drivers
L_000001ca3b207170 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f36f0_0 .net *"_ivl_21", 11 0, L_000001ca3b207170;  1 drivers
v000001ca3b1f3ab0_0 .net *"_ivl_23", 7 0, L_000001ca3b265140;  1 drivers
v000001ca3b1f2250_0 .net *"_ivl_24", 19 0, L_000001ca3b2635c0;  1 drivers
L_000001ca3b2071b8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f4410_0 .net *"_ivl_27", 11 0, L_000001ca3b2071b8;  1 drivers
v000001ca3b1f33d0_0 .net *"_ivl_29", 19 0, L_000001ca3b2651e0;  1 drivers
v000001ca3b1f3dd0_0 .net *"_ivl_30", 19 0, L_000001ca3b2637a0;  1 drivers
L_000001ca3b207200 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3510_0 .net *"_ivl_33", 11 0, L_000001ca3b207200;  1 drivers
v000001ca3b1f35b0_0 .net *"_ivl_35", 7 0, L_000001ca3b265280;  1 drivers
v000001ca3b1f4690_0 .net *"_ivl_36", 19 0, L_000001ca3b263660;  1 drivers
L_000001ca3b207248 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3c90_0 .net *"_ivl_39", 11 0, L_000001ca3b207248;  1 drivers
v000001ca3b1f3f10_0 .net *"_ivl_4", 31 0, L_000001ca3b265000;  1 drivers
v000001ca3b1f2ed0_0 .net *"_ivl_41", 19 0, L_000001ca3b2656e0;  1 drivers
v000001ca3b1f26b0_0 .net *"_ivl_42", 19 0, L_000001ca3b263840;  1 drivers
v000001ca3b1f3b50_0 .net *"_ivl_44", 19 0, L_000001ca3b265320;  1 drivers
L_000001ca3b207290 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f42d0_0 .net *"_ivl_47", 11 0, L_000001ca3b207290;  1 drivers
v000001ca3b1f3a10_0 .net *"_ivl_49", 7 0, L_000001ca3b263d40;  1 drivers
v000001ca3b1f2e30_0 .net *"_ivl_50", 19 0, L_000001ca3b263b60;  1 drivers
L_000001ca3b2072d8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f2a70_0 .net *"_ivl_53", 11 0, L_000001ca3b2072d8;  1 drivers
v000001ca3b1f3bf0_0 .net *"_ivl_55", 19 0, L_000001ca3b263fc0;  1 drivers
v000001ca3b1f2890_0 .net *"_ivl_56", 19 0, L_000001ca3b263e80;  1 drivers
v000001ca3b1f4730_0 .net *"_ivl_58", 19 0, L_000001ca3b265780;  1 drivers
L_000001ca3b207320 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f2f70_0 .net *"_ivl_61", 11 0, L_000001ca3b207320;  1 drivers
v000001ca3b1f2430_0 .net *"_ivl_63", 7 0, L_000001ca3b264920;  1 drivers
v000001ca3b1f22f0_0 .net *"_ivl_64", 19 0, L_000001ca3b2641a0;  1 drivers
L_000001ca3b207368 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3650_0 .net *"_ivl_67", 11 0, L_000001ca3b207368;  1 drivers
v000001ca3b1f2c50_0 .net *"_ivl_69", 19 0, L_000001ca3b2649c0;  1 drivers
L_000001ca3b2070e0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f31f0_0 .net *"_ivl_7", 10 0, L_000001ca3b2070e0;  1 drivers
v000001ca3b1f2390_0 .net *"_ivl_70", 19 0, L_000001ca3b2630c0;  1 drivers
v000001ca3b1f24d0_0 .net *"_ivl_72", 19 0, L_000001ca3b265460;  1 drivers
L_000001ca3b2073b0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f2bb0_0 .net *"_ivl_75", 11 0, L_000001ca3b2073b0;  1 drivers
v000001ca3b1f3150_0 .net *"_ivl_77", 7 0, L_000001ca3b264240;  1 drivers
v000001ca3b1f3e70_0 .net *"_ivl_78", 19 0, L_000001ca3b264a60;  1 drivers
L_000001ca3b207128 .functor BUFT 1, C4<00000000000000000000100000000011>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3010_0 .net/2u *"_ivl_8", 31 0, L_000001ca3b207128;  1 drivers
L_000001ca3b2073f8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f30b0_0 .net *"_ivl_81", 11 0, L_000001ca3b2073f8;  1 drivers
v000001ca3b1f3970_0 .net *"_ivl_83", 19 0, L_000001ca3b265e60;  1 drivers
v000001ca3b1f2570_0 .net *"_ivl_84", 19 0, L_000001ca3b265dc0;  1 drivers
v000001ca3b1f40f0_0 .net *"_ivl_86", 19 0, L_000001ca3b265aa0;  1 drivers
L_000001ca3b207440 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3790_0 .net *"_ivl_89", 11 0, L_000001ca3b207440;  1 drivers
v000001ca3b1f3830_0 .net *"_ivl_91", 7 0, L_000001ca3b265f00;  1 drivers
v000001ca3b1f38d0_0 .net *"_ivl_92", 19 0, L_000001ca3b265a00;  1 drivers
L_000001ca3b207488 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f3fb0_0 .net *"_ivl_95", 11 0, L_000001ca3b207488;  1 drivers
v000001ca3b1f2750_0 .net *"_ivl_97", 19 0, L_000001ca3b265960;  1 drivers
v000001ca3b1f4190_0 .net *"_ivl_98", 19 0, L_000001ca3b265fa0;  1 drivers
v000001ca3b1f27f0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1f2930_0 .net "conv_sum", 19 0, L_000001ca3b2603c0;  1 drivers
v000001ca3b1f2cf0_0 .net "kernel", 71 0, v000001ca3b1f63a0_0;  1 drivers
v000001ca3b1f29d0 .array "lb1", 1023 0, 7 0;
v000001ca3b1f54f0 .array "lb2", 1023 0, 7 0;
v000001ca3b1f4af0_0 .net "mode", 1 0, v000001ca3b1f7c00_0;  1 drivers
v000001ca3b1f4910_0 .var "mode_q", 1 0;
v000001ca3b1f5450_0 .var "p11", 7 0;
v000001ca3b1f4f50_0 .var "p12", 7 0;
v000001ca3b1f53b0_0 .var "p13", 7 0;
v000001ca3b1f5310_0 .var "p21", 7 0;
v000001ca3b1f5590_0 .var "p22", 7 0;
v000001ca3b1f5e50_0 .var "p23", 7 0;
v000001ca3b1f5630_0 .var "p31", 7 0;
v000001ca3b1f5a90_0 .var "p32", 7 0;
v000001ca3b1f56d0_0 .var "p33", 7 0;
v000001ca3b1f4d70_0 .var "pixel_count", 20 0;
v000001ca3b1f5bd0_0 .net "pixel_in", 7 0, L_000001ca3b264880;  alias, 1 drivers
v000001ca3b1f49b0_0 .var "pixel_out", 7 0;
v000001ca3b1f5c70_0 .var "ptr", 9 0;
L_000001ca3b207680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f4cd0_0 .net "ready_in", 0 0, L_000001ca3b207680;  1 drivers
v000001ca3b1f5ef0_0 .var "ready_out", 0 0;
v000001ca3b1f5770_0 .net "rstn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1f51d0_0 .net "status", 0 0, L_000001ca3b16c170;  alias, 1 drivers
v000001ca3b1f4870_0 .net "valid_in", 0 0, L_000001ca3b264600;  alias, 1 drivers
v000001ca3b1f4b90_0 .var "valid_out", 0 0;
L_000001ca3b2650a0 .cmp/eq 2, v000001ca3b1f7c00_0, L_000001ca3b207098;
L_000001ca3b265000 .concat [ 21 11 0 0], v000001ca3b1f4d70_0, L_000001ca3b2070e0;
L_000001ca3b263980 .cmp/gt 32, L_000001ca3b207128, L_000001ca3b265000;
L_000001ca3b264100 .reduce/nor L_000001ca3b207680;
L_000001ca3b265640 .concat [ 8 12 0 0], v000001ca3b1f5450_0, L_000001ca3b207170;
L_000001ca3b265140 .part v000001ca3b1f63a0_0, 0, 8;
L_000001ca3b2635c0 .concat [ 8 12 0 0], L_000001ca3b265140, L_000001ca3b2071b8;
L_000001ca3b2651e0 .arith/mult 20, L_000001ca3b265640, L_000001ca3b2635c0;
L_000001ca3b2637a0 .concat [ 8 12 0 0], v000001ca3b1f4f50_0, L_000001ca3b207200;
L_000001ca3b265280 .part v000001ca3b1f63a0_0, 8, 8;
L_000001ca3b263660 .concat [ 8 12 0 0], L_000001ca3b265280, L_000001ca3b207248;
L_000001ca3b2656e0 .arith/mult 20, L_000001ca3b2637a0, L_000001ca3b263660;
L_000001ca3b263840 .arith/sum 20, L_000001ca3b2651e0, L_000001ca3b2656e0;
L_000001ca3b265320 .concat [ 8 12 0 0], v000001ca3b1f53b0_0, L_000001ca3b207290;
L_000001ca3b263d40 .part v000001ca3b1f63a0_0, 16, 8;
L_000001ca3b263b60 .concat [ 8 12 0 0], L_000001ca3b263d40, L_000001ca3b2072d8;
L_000001ca3b263fc0 .arith/mult 20, L_000001ca3b265320, L_000001ca3b263b60;
L_000001ca3b263e80 .arith/sum 20, L_000001ca3b263840, L_000001ca3b263fc0;
L_000001ca3b265780 .concat [ 8 12 0 0], v000001ca3b1f5310_0, L_000001ca3b207320;
L_000001ca3b264920 .part v000001ca3b1f63a0_0, 24, 8;
L_000001ca3b2641a0 .concat [ 8 12 0 0], L_000001ca3b264920, L_000001ca3b207368;
L_000001ca3b2649c0 .arith/mult 20, L_000001ca3b265780, L_000001ca3b2641a0;
L_000001ca3b2630c0 .arith/sum 20, L_000001ca3b263e80, L_000001ca3b2649c0;
L_000001ca3b265460 .concat [ 8 12 0 0], v000001ca3b1f5590_0, L_000001ca3b2073b0;
L_000001ca3b264240 .part v000001ca3b1f63a0_0, 32, 8;
L_000001ca3b264a60 .concat [ 8 12 0 0], L_000001ca3b264240, L_000001ca3b2073f8;
L_000001ca3b265e60 .arith/mult 20, L_000001ca3b265460, L_000001ca3b264a60;
L_000001ca3b265dc0 .arith/sum 20, L_000001ca3b2630c0, L_000001ca3b265e60;
L_000001ca3b265aa0 .concat [ 8 12 0 0], v000001ca3b1f5e50_0, L_000001ca3b207440;
L_000001ca3b265f00 .part v000001ca3b1f63a0_0, 40, 8;
L_000001ca3b265a00 .concat [ 8 12 0 0], L_000001ca3b265f00, L_000001ca3b207488;
L_000001ca3b265960 .arith/mult 20, L_000001ca3b265aa0, L_000001ca3b265a00;
L_000001ca3b265fa0 .arith/sum 20, L_000001ca3b265dc0, L_000001ca3b265960;
L_000001ca3b2658c0 .concat [ 8 12 0 0], v000001ca3b1f5630_0, L_000001ca3b2074d0;
L_000001ca3b265b40 .part v000001ca3b1f63a0_0, 48, 8;
L_000001ca3b265c80 .concat [ 8 12 0 0], L_000001ca3b265b40, L_000001ca3b207518;
L_000001ca3b265be0 .arith/mult 20, L_000001ca3b2658c0, L_000001ca3b265c80;
L_000001ca3b265d20 .arith/sum 20, L_000001ca3b265fa0, L_000001ca3b265be0;
L_000001ca3b25ff60 .concat [ 8 12 0 0], v000001ca3b1f5a90_0, L_000001ca3b207560;
L_000001ca3b25f880 .part v000001ca3b1f63a0_0, 56, 8;
L_000001ca3b25e0c0 .concat [ 8 12 0 0], L_000001ca3b25f880, L_000001ca3b2075a8;
L_000001ca3b25f4c0 .arith/mult 20, L_000001ca3b25ff60, L_000001ca3b25e0c0;
L_000001ca3b2600a0 .arith/sum 20, L_000001ca3b265d20, L_000001ca3b25f4c0;
L_000001ca3b25f2e0 .concat [ 8 12 0 0], v000001ca3b1f56d0_0, L_000001ca3b2075f0;
L_000001ca3b25fd80 .part v000001ca3b1f63a0_0, 64, 8;
L_000001ca3b25e160 .concat [ 8 12 0 0], L_000001ca3b25fd80, L_000001ca3b207638;
L_000001ca3b260140 .arith/mult 20, L_000001ca3b25f2e0, L_000001ca3b25e160;
L_000001ca3b2603c0 .arith/sum 20, L_000001ca3b2600a0, L_000001ca3b260140;
S_000001ca3b1d0e70 .scope module, "producer_inst" "data_producer" 5 283, 7 120 0, S_000001ca3b1d0830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sensor_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /OUTPUT 8 "pixel";
    .port_info 4 /OUTPUT 1 "valid";
P_000001ca3b121260 .param/l "IMAGE_SIZE" 0 7 120, +C4<00000000000000000000010000000000>;
v000001ca3b1f5d10 .array "image_mem", 1023 0, 7 0;
v000001ca3b1f4c30_0 .var "pixel", 7 0;
v000001ca3b1f4a50_0 .var "pixel_index", 10 0;
v000001ca3b1f5db0_0 .net "ready", 0 0, L_000001ca3b2646a0;  1 drivers
v000001ca3b1f4e10_0 .net "rst_n", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1f5950_0 .net "sensor_clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1f4eb0_0 .var "valid", 0 0;
S_000001ca3b1d0060 .scope module, "simpleuart" "simpleuart" 5 171, 8 20 0, S_000001ca3af95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "ser_tx";
    .port_info 3 /INPUT 1 "ser_rx";
    .port_info 4 /INPUT 4 "reg_div_we";
    .port_info 5 /INPUT 32 "reg_div_di";
    .port_info 6 /OUTPUT 32 "reg_div_do";
    .port_info 7 /INPUT 1 "reg_dat_we";
    .port_info 8 /INPUT 1 "reg_dat_re";
    .port_info 9 /INPUT 32 "reg_dat_di";
    .port_info 10 /OUTPUT 32 "reg_dat_do";
    .port_info 11 /OUTPUT 1 "reg_dat_wait";
P_000001ca3b1219e0 .param/l "DEFAULT_DIV" 0 8 20, +C4<00000000000000000000000000000001>;
L_000001ca3b16bf40 .functor OR 1, L_000001ca3b265820, v000001ca3b1f6620_0, C4<0>, C4<0>;
L_000001ca3b16ba00 .functor AND 1, L_000001ca3b263a20, L_000001ca3b16bf40, C4<1>, C4<1>;
v000001ca3b1f6f80_0 .net *"_ivl_10", 31 0, L_000001ca3b2632a0;  1 drivers
L_000001ca3b206d80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f6580_0 .net *"_ivl_13", 23 0, L_000001ca3b206d80;  1 drivers
L_000001ca3b206dc8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f8240_0 .net/2u *"_ivl_14", 31 0, L_000001ca3b206dc8;  1 drivers
L_000001ca3b206d38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f6940_0 .net/2u *"_ivl_2", 3 0, L_000001ca3b206d38;  1 drivers
v000001ca3b1f6d00_0 .net *"_ivl_4", 0 0, L_000001ca3b265820;  1 drivers
v000001ca3b1f7de0_0 .net *"_ivl_7", 0 0, L_000001ca3b16bf40;  1 drivers
v000001ca3b1f86a0_0 .var "cfg_divider", 31 0;
v000001ca3b1f7160_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1f75c0_0 .var "recv_buf_data", 7 0;
v000001ca3b1f6260_0 .var "recv_buf_valid", 0 0;
v000001ca3b1f8740_0 .var "recv_divcnt", 31 0;
v000001ca3b1f7fc0_0 .var "recv_pattern", 7 0;
v000001ca3b1f6080_0 .var "recv_state", 3 0;
v000001ca3b1f6120_0 .net "reg_dat_di", 31 0, v000001ca3b1dd580_0;  alias, 1 drivers
v000001ca3b1f61c0_0 .net "reg_dat_do", 31 0, L_000001ca3b263520;  alias, 1 drivers
v000001ca3b1f7840_0 .net "reg_dat_re", 0 0, L_000001ca3b16bca0;  1 drivers
v000001ca3b1f8060_0 .net "reg_dat_wait", 0 0, L_000001ca3b16ba00;  alias, 1 drivers
v000001ca3b1f78e0_0 .net "reg_dat_we", 0 0, L_000001ca3b263a20;  1 drivers
v000001ca3b1f6300_0 .net "reg_div_di", 31 0, v000001ca3b1dd580_0;  alias, 1 drivers
v000001ca3b1f6440_0 .net "reg_div_do", 31 0, v000001ca3b1f86a0_0;  alias, 1 drivers
v000001ca3b1f64e0_0 .net "reg_div_we", 3 0, L_000001ca3b263ac0;  1 drivers
v000001ca3b1f7020_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1f7980_0 .var "send_bitcnt", 3 0;
v000001ca3b1f81a0_0 .var "send_divcnt", 31 0;
v000001ca3b1f6620_0 .var "send_dummy", 0 0;
v000001ca3b1f6760_0 .var "send_pattern", 9 0;
v000001ca3b1f6b20_0 .net "ser_rx", 0 0, o000001ca3b18ea88;  alias, 0 drivers
v000001ca3b1f6bc0_0 .net "ser_tx", 0 0, L_000001ca3b264560;  alias, 1 drivers
L_000001ca3b265820 .cmp/ne 4, v000001ca3b1f7980_0, L_000001ca3b206d38;
L_000001ca3b2632a0 .concat [ 8 24 0 0], v000001ca3b1f75c0_0, L_000001ca3b206d80;
L_000001ca3b263520 .functor MUXZ 32, L_000001ca3b206dc8, L_000001ca3b2632a0, v000001ca3b1f6260_0, C4<>;
L_000001ca3b264560 .part v000001ca3b1f6760_0, 0, 1;
S_000001ca3b1d0ce0 .scope module, "spimemio" "spimemio" 5 140, 9 20 0, S_000001ca3af95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /INPUT 24 "addr";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /OUTPUT 1 "flash_csb";
    .port_info 7 /OUTPUT 1 "flash_clk";
    .port_info 8 /OUTPUT 1 "flash_io0_oe";
    .port_info 9 /OUTPUT 1 "flash_io1_oe";
    .port_info 10 /OUTPUT 1 "flash_io2_oe";
    .port_info 11 /OUTPUT 1 "flash_io3_oe";
    .port_info 12 /OUTPUT 1 "flash_io0_do";
    .port_info 13 /OUTPUT 1 "flash_io1_do";
    .port_info 14 /OUTPUT 1 "flash_io2_do";
    .port_info 15 /OUTPUT 1 "flash_io3_do";
    .port_info 16 /INPUT 1 "flash_io0_di";
    .port_info 17 /INPUT 1 "flash_io1_di";
    .port_info 18 /INPUT 1 "flash_io2_di";
    .port_info 19 /INPUT 1 "flash_io3_di";
    .port_info 20 /INPUT 4 "cfgreg_we";
    .port_info 21 /INPUT 32 "cfgreg_di";
    .port_info 22 /OUTPUT 32 "cfgreg_do";
L_000001ca3b16c640 .functor AND 1, L_000001ca3b16b760, L_000001ca3b2608c0, C4<1>, C4<1>;
L_000001ca3b16c800 .functor AND 1, L_000001ca3b16c640, v000001ca3b1fd9c0_0, C4<1>, C4<1>;
L_000001ca3b16c330 .functor AND 1, L_000001ca3b16b760, L_000001ca3b260960, C4<1>, C4<1>;
L_000001ca3b16c3a0 .functor AND 1, L_000001ca3b16c330, L_000001ca3b261ea0, C4<1>, C4<1>;
L_000001ca3b16b3e0 .functor AND 1, L_000001ca3b16c3a0, v000001ca3b1fd9c0_0, C4<1>, C4<1>;
L_000001ca3b16b5a0 .functor BUFZ 1, v000001ca3b1fb300_0, C4<0>, C4<0>, C4<0>;
L_000001ca3b16bc30 .functor BUFZ 1, v000001ca3b1fc2a0_0, C4<0>, C4<0>, C4<0>;
L_000001ca3b16ca30 .functor BUFZ 1, L_000001ca3b260b40, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b290 .functor BUFZ 1, L_000001ca3b2610e0, C4<0>, C4<0>, C4<0>;
L_000001ca3b16b530 .functor AND 1, v000001ca3b1fd560_0, L_000001ca3b264740, C4<1>, C4<1>;
L_000001ca3b16be60 .functor AND 1, v000001ca3b1fd560_0, v000001ca3b1fb120_0, C4<1>, C4<1>;
v000001ca3b1f9780_0 .net *"_ivl_0", 0 0, L_000001ca3b2608c0;  1 drivers
v000001ca3b1f8e20_0 .net *"_ivl_10", 31 0, L_000001ca3b2615e0;  1 drivers
v000001ca3b1f9320_0 .net *"_ivl_100", 0 0, L_000001ca3b263340;  1 drivers
v000001ca3b1f9820_0 .net *"_ivl_103", 0 0, L_000001ca3b2633e0;  1 drivers
v000001ca3b1fa680_0 .net *"_ivl_106", 0 0, L_000001ca3b264e20;  1 drivers
v000001ca3b1faea0_0 .net *"_ivl_109", 0 0, L_000001ca3b265500;  1 drivers
v000001ca3b1faf40_0 .net *"_ivl_112", 0 0, L_000001ca3b264c40;  1 drivers
v000001ca3b1f9960_0 .net *"_ivl_115", 0 0, L_000001ca3b2642e0;  1 drivers
v000001ca3b1f9e60_0 .net *"_ivl_118", 0 0, L_000001ca3b2655a0;  1 drivers
v000001ca3b1faa40_0 .net *"_ivl_122", 0 0, L_000001ca3b264740;  1 drivers
L_000001ca3b206ab0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1fa040_0 .net *"_ivl_13", 7 0, L_000001ca3b206ab0;  1 drivers
v000001ca3b1fa0e0_0 .net *"_ivl_14", 31 0, L_000001ca3b260dc0;  1 drivers
L_000001ca3b206af8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1f8a60_0 .net *"_ivl_17", 7 0, L_000001ca3b206af8;  1 drivers
L_000001ca3b206b40 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ca3b1fb440_0 .net/2u *"_ivl_18", 31 0, L_000001ca3b206b40;  1 drivers
v000001ca3b1fd060_0 .net *"_ivl_20", 31 0, L_000001ca3b260e60;  1 drivers
v000001ca3b1fc520_0 .net *"_ivl_22", 0 0, L_000001ca3b261ea0;  1 drivers
v000001ca3b1fc840_0 .net *"_ivl_25", 0 0, L_000001ca3b16c3a0;  1 drivers
v000001ca3b1fc7a0_0 .net *"_ivl_3", 0 0, L_000001ca3b16c640;  1 drivers
v000001ca3b1fcf20_0 .net *"_ivl_31", 0 0, L_000001ca3b16b5a0;  1 drivers
L_000001ca3b206b88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1fd1a0_0 .net/2s *"_ivl_34", 7 0, L_000001ca3b206b88;  1 drivers
v000001ca3b1fcca0_0 .net *"_ivl_39", 0 0, L_000001ca3b16bc30;  1 drivers
v000001ca3b1fc700_0 .net *"_ivl_43", 0 0, v000001ca3b1fd6a0_0;  1 drivers
v000001ca3b1fd7e0_0 .net *"_ivl_47", 0 0, v000001ca3b1fb6c0_0;  1 drivers
v000001ca3b1fd240_0 .net *"_ivl_51", 3 0, v000001ca3b1fc3e0_0;  1 drivers
L_000001ca3b206bd0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca3b1fc480_0 .net/2s *"_ivl_54", 3 0, L_000001ca3b206bd0;  1 drivers
v000001ca3b1fbda0_0 .net *"_ivl_58", 3 0, L_000001ca3b261fe0;  1 drivers
L_000001ca3b206c18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca3b1fbee0_0 .net/2s *"_ivl_62", 1 0, L_000001ca3b206c18;  1 drivers
v000001ca3b1fd740_0 .net *"_ivl_67", 0 0, L_000001ca3b16ca30;  1 drivers
v000001ca3b1fcd40_0 .net *"_ivl_7", 0 0, L_000001ca3b260960;  1 drivers
v000001ca3b1fbe40_0 .net *"_ivl_71", 0 0, L_000001ca3b16b290;  1 drivers
v000001ca3b1fcde0_0 .net *"_ivl_75", 3 0, L_000001ca3b261040;  1 drivers
v000001ca3b1fc340_0 .net *"_ivl_82", 0 0, L_000001ca3b2617c0;  1 drivers
v000001ca3b1fcfc0_0 .net *"_ivl_86", 0 0, L_000001ca3b2619a0;  1 drivers
v000001ca3b1fb940_0 .net *"_ivl_9", 0 0, L_000001ca3b16c330;  1 drivers
v000001ca3b1fd2e0_0 .net *"_ivl_90", 0 0, L_000001ca3b261d60;  1 drivers
v000001ca3b1fb8a0_0 .net *"_ivl_94", 0 0, L_000001ca3b261f40;  1 drivers
v000001ca3b1fd380_0 .net *"_ivl_97", 0 0, L_000001ca3b262080;  1 drivers
v000001ca3b1fc0c0_0 .net "addr", 23 0, L_000001ca3b263480;  1 drivers
v000001ca3b1fd420_0 .var "buffer", 23 0;
v000001ca3b1fcc00_0 .net "cfgreg_di", 31 0, v000001ca3b1dd580_0;  alias, 1 drivers
v000001ca3b1fd4c0_0 .net "cfgreg_do", 31 0, L_000001ca3b2626c0;  alias, 1 drivers
v000001ca3b1fbb20_0 .net "cfgreg_we", 3 0, L_000001ca3b2644c0;  1 drivers
v000001ca3b1fce80_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1fbc60_0 .var "config_clk", 0 0;
v000001ca3b1fb6c0_0 .var "config_cont", 0 0;
v000001ca3b1fb080_0 .var "config_csb", 0 0;
v000001ca3b1fc2a0_0 .var "config_ddr", 0 0;
v000001ca3b1fd100_0 .var "config_do", 3 0;
v000001ca3b1fc3e0_0 .var "config_dummy", 3 0;
v000001ca3b1fb300_0 .var "config_en", 0 0;
v000001ca3b1fd600_0 .var "config_oe", 3 0;
v000001ca3b1fd6a0_0 .var "config_qspi", 0 0;
v000001ca3b1fc8e0_0 .var "din_cont", 0 0;
v000001ca3b1fc980_0 .var "din_data", 7 0;
v000001ca3b1fd560_0 .var "din_ddr", 0 0;
v000001ca3b1fb120_0 .var "din_qspi", 0 0;
v000001ca3b1fb1c0_0 .var "din_rd", 0 0;
v000001ca3b1fcac0_0 .net "din_ready", 0 0, L_000001ca3b16cbf0;  1 drivers
v000001ca3b1fbbc0_0 .var "din_tag", 3 0;
v000001ca3b1fb260_0 .var "din_valid", 0 0;
v000001ca3b1fbf80_0 .net "dout_data", 7 0, L_000001ca3b16bbc0;  1 drivers
v000001ca3b1fca20_0 .net "dout_tag", 3 0, L_000001ca3b16b610;  1 drivers
v000001ca3b1fcb60_0 .net "dout_valid", 0 0, L_000001ca3b16b8b0;  1 drivers
v000001ca3b1fb3a0_0 .net "flash_clk", 0 0, L_000001ca3b2610e0;  alias, 1 drivers
v000001ca3b1fb4e0_0 .net "flash_csb", 0 0, L_000001ca3b260b40;  alias, 1 drivers
v000001ca3b1fb580_0 .net "flash_io0_di", 0 0, L_000001ca3b1fedb0;  alias, 1 drivers
v000001ca3b1fb620_0 .net "flash_io0_do", 0 0, L_000001ca3b264ba0;  alias, 1 drivers
v000001ca3b1fb760_0 .net "flash_io0_oe", 0 0, L_000001ca3b261860;  alias, 1 drivers
v000001ca3b1fb800_0 .net "flash_io1_di", 0 0, L_000001ca3b1ff710;  alias, 1 drivers
v000001ca3b1fb9e0_0 .net "flash_io1_do", 0 0, L_000001ca3b264b00;  alias, 1 drivers
v000001ca3b1fba80_0 .net "flash_io1_oe", 0 0, L_000001ca3b261a40;  alias, 1 drivers
v000001ca3b1fbd00_0 .net "flash_io2_di", 0 0, L_000001ca3b200110;  alias, 1 drivers
v000001ca3b1fc020_0 .net "flash_io2_do", 0 0, L_000001ca3b264ce0;  alias, 1 drivers
v000001ca3b1fc160_0 .net "flash_io2_oe", 0 0, L_000001ca3b261e00;  alias, 1 drivers
v000001ca3b1fc200_0 .net "flash_io3_di", 0 0, L_000001ca3b1fe950;  alias, 1 drivers
v000001ca3b1fc5c0_0 .net "flash_io3_do", 0 0, L_000001ca3b2653c0;  alias, 1 drivers
v000001ca3b1fc660_0 .net "flash_io3_oe", 0 0, L_000001ca3b2621c0;  alias, 1 drivers
v000001ca3b1fdba0_0 .net "jump", 0 0, L_000001ca3b16b3e0;  1 drivers
v000001ca3b1fdec0_0 .var "rd_addr", 23 0;
v000001ca3b1fdc40_0 .var "rd_inc", 0 0;
v000001ca3b1fd9c0_0 .var "rd_valid", 0 0;
v000001ca3b1fdf60_0 .var "rd_wait", 0 0;
v000001ca3b1fdce0_0 .var "rdata", 31 0;
v000001ca3b1fdd80_0 .net "ready", 0 0, L_000001ca3b16c800;  alias, 1 drivers
v000001ca3b1fde20_0 .net "resetn", 0 0, L_000001ca3b1fff30;  alias, 1 drivers
v000001ca3b1fd880_0 .var "softreset", 0 0;
v000001ca3b1fd920_0 .var "state", 3 0;
v000001ca3b1fda60_0 .net "valid", 0 0, L_000001ca3b16b760;  1 drivers
v000001ca3b1fdb00_0 .net "xfer_clk", 0 0, v000001ca3b1f9280_0;  1 drivers
v000001ca3b201ab0_0 .net "xfer_csb", 0 0, v000001ca3b1f9dc0_0;  1 drivers
v000001ca3b202230_0 .net "xfer_ddr", 0 0, L_000001ca3b16be60;  1 drivers
v000001ca3b202af0_0 .net "xfer_dspi", 0 0, L_000001ca3b16b530;  1 drivers
v000001ca3b201650_0 .var "xfer_io0_90", 0 0;
v000001ca3b202690_0 .net "xfer_io0_do", 0 0, v000001ca3b1f90a0_0;  1 drivers
v000001ca3b2022d0_0 .net "xfer_io0_oe", 0 0, v000001ca3b1f8c40_0;  1 drivers
v000001ca3b202370_0 .var "xfer_io1_90", 0 0;
v000001ca3b2011f0_0 .net "xfer_io1_do", 0 0, v000001ca3b1f9640_0;  1 drivers
v000001ca3b201290_0 .net "xfer_io1_oe", 0 0, v000001ca3b1fa2c0_0;  1 drivers
v000001ca3b201dd0_0 .var "xfer_io2_90", 0 0;
v000001ca3b201f10_0 .net "xfer_io2_do", 0 0, v000001ca3b1fad60_0;  1 drivers
v000001ca3b2010b0_0 .net "xfer_io2_oe", 0 0, v000001ca3b1fa540_0;  1 drivers
v000001ca3b200b10_0 .var "xfer_io3_90", 0 0;
v000001ca3b2016f0_0 .net "xfer_io3_do", 0 0, v000001ca3b1f9460_0;  1 drivers
v000001ca3b201b50_0 .net "xfer_io3_oe", 0 0, v000001ca3b1fa400_0;  1 drivers
v000001ca3b200d90_0 .var "xfer_resetn", 0 0;
E_000001ca3b121760 .event negedge, v000001ca3b1522e0_0;
L_000001ca3b2608c0 .cmp/eq 24, L_000001ca3b263480, v000001ca3b1fdec0_0;
L_000001ca3b260960 .reduce/nor L_000001ca3b16c800;
L_000001ca3b2615e0 .concat [ 24 8 0 0], L_000001ca3b263480, L_000001ca3b206ab0;
L_000001ca3b260dc0 .concat [ 24 8 0 0], v000001ca3b1fdec0_0, L_000001ca3b206af8;
L_000001ca3b260e60 .arith/sum 32, L_000001ca3b260dc0, L_000001ca3b206b40;
L_000001ca3b261ea0 .cmp/ne 32, L_000001ca3b2615e0, L_000001ca3b260e60;
L_000001ca3b261fe0 .concat [ 1 1 1 1], L_000001ca3b261860, L_000001ca3b261a40, L_000001ca3b261e00, L_000001ca3b2621c0;
LS_000001ca3b2626c0_0_0 .concat8 [ 4 1 1 2], L_000001ca3b261040, L_000001ca3b16b290, L_000001ca3b16ca30, L_000001ca3b206c18;
LS_000001ca3b2626c0_0_4 .concat8 [ 4 4 4 1], L_000001ca3b261fe0, L_000001ca3b206bd0, v000001ca3b1fc3e0_0, v000001ca3b1fb6c0_0;
LS_000001ca3b2626c0_0_8 .concat8 [ 1 1 8 1], v000001ca3b1fd6a0_0, L_000001ca3b16bc30, L_000001ca3b206b88, L_000001ca3b16b5a0;
L_000001ca3b2626c0 .concat8 [ 8 13 11 0], LS_000001ca3b2626c0_0_0, LS_000001ca3b2626c0_0_4, LS_000001ca3b2626c0_0_8;
L_000001ca3b261040 .concat [ 1 1 1 1], L_000001ca3b1fedb0, L_000001ca3b1ff710, L_000001ca3b200110, L_000001ca3b1fe950;
L_000001ca3b260b40 .functor MUXZ 1, v000001ca3b1fb080_0, v000001ca3b1f9dc0_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b2610e0 .functor MUXZ 1, v000001ca3b1fbc60_0, v000001ca3b1f9280_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b2617c0 .part v000001ca3b1fd600_0, 0, 1;
L_000001ca3b261860 .functor MUXZ 1, L_000001ca3b2617c0, v000001ca3b1f8c40_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b2619a0 .part v000001ca3b1fd600_0, 1, 1;
L_000001ca3b261a40 .functor MUXZ 1, L_000001ca3b2619a0, v000001ca3b1fa2c0_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b261d60 .part v000001ca3b1fd600_0, 2, 1;
L_000001ca3b261e00 .functor MUXZ 1, L_000001ca3b261d60, v000001ca3b1fa540_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b261f40 .part v000001ca3b1fd600_0, 3, 1;
L_000001ca3b2621c0 .functor MUXZ 1, L_000001ca3b261f40, v000001ca3b1fa400_0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b262080 .functor MUXZ 1, v000001ca3b1f90a0_0, v000001ca3b201650_0, v000001ca3b1fc2a0_0, C4<>;
L_000001ca3b263340 .part v000001ca3b1fd100_0, 0, 1;
L_000001ca3b264ba0 .functor MUXZ 1, L_000001ca3b263340, L_000001ca3b262080, v000001ca3b1fb300_0, C4<>;
L_000001ca3b2633e0 .functor MUXZ 1, v000001ca3b1f9640_0, v000001ca3b202370_0, v000001ca3b1fc2a0_0, C4<>;
L_000001ca3b264e20 .part v000001ca3b1fd100_0, 1, 1;
L_000001ca3b264b00 .functor MUXZ 1, L_000001ca3b264e20, L_000001ca3b2633e0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b265500 .functor MUXZ 1, v000001ca3b1fad60_0, v000001ca3b201dd0_0, v000001ca3b1fc2a0_0, C4<>;
L_000001ca3b264c40 .part v000001ca3b1fd100_0, 2, 1;
L_000001ca3b264ce0 .functor MUXZ 1, L_000001ca3b264c40, L_000001ca3b265500, v000001ca3b1fb300_0, C4<>;
L_000001ca3b2642e0 .functor MUXZ 1, v000001ca3b1f9460_0, v000001ca3b200b10_0, v000001ca3b1fc2a0_0, C4<>;
L_000001ca3b2655a0 .part v000001ca3b1fd100_0, 3, 1;
L_000001ca3b2653c0 .functor MUXZ 1, L_000001ca3b2655a0, L_000001ca3b2642e0, v000001ca3b1fb300_0, C4<>;
L_000001ca3b264740 .reduce/nor v000001ca3b1fb120_0;
S_000001ca3b1d09c0 .scope module, "xfer" "spimemio_xfer" 9 174, 9 378 0, S_000001ca3b1d0ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "din_valid";
    .port_info 3 /OUTPUT 1 "din_ready";
    .port_info 4 /INPUT 8 "din_data";
    .port_info 5 /INPUT 4 "din_tag";
    .port_info 6 /INPUT 1 "din_cont";
    .port_info 7 /INPUT 1 "din_dspi";
    .port_info 8 /INPUT 1 "din_qspi";
    .port_info 9 /INPUT 1 "din_ddr";
    .port_info 10 /INPUT 1 "din_rd";
    .port_info 11 /OUTPUT 1 "dout_valid";
    .port_info 12 /OUTPUT 8 "dout_data";
    .port_info 13 /OUTPUT 4 "dout_tag";
    .port_info 14 /OUTPUT 1 "flash_csb";
    .port_info 15 /OUTPUT 1 "flash_clk";
    .port_info 16 /OUTPUT 1 "flash_io0_oe";
    .port_info 17 /OUTPUT 1 "flash_io1_oe";
    .port_info 18 /OUTPUT 1 "flash_io2_oe";
    .port_info 19 /OUTPUT 1 "flash_io3_oe";
    .port_info 20 /OUTPUT 1 "flash_io0_do";
    .port_info 21 /OUTPUT 1 "flash_io1_do";
    .port_info 22 /OUTPUT 1 "flash_io2_do";
    .port_info 23 /OUTPUT 1 "flash_io3_do";
    .port_info 24 /INPUT 1 "flash_io0_di";
    .port_info 25 /INPUT 1 "flash_io1_di";
    .port_info 26 /INPUT 1 "flash_io2_di";
    .port_info 27 /INPUT 1 "flash_io3_di";
L_000001ca3b16cb10 .functor AND 1, v000001ca3b1fb260_0, v000001ca3b200d90_0, C4<1>, C4<1>;
L_000001ca3b16cbf0 .functor AND 1, L_000001ca3b16cb10, v000001ca3b1f93c0_0, C4<1>, C4<1>;
L_000001ca3b16bed0 .functor AND 1, v000001ca3b1f91e0_0, L_000001ca3b263200, C4<1>, C4<1>;
L_000001ca3b16c410 .functor AND 1, v000001ca3b1f93c0_0, L_000001ca3b264f60, C4<1>, C4<1>;
L_000001ca3b16b8b0 .functor AND 1, L_000001ca3b264380, v000001ca3b200d90_0, C4<1>, C4<1>;
L_000001ca3b16bbc0 .functor BUFZ 8, v000001ca3b1f8f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ca3b16b610 .functor BUFZ 4, v000001ca3b1f9500_0, C4<0000>, C4<0000>, C4<0000>;
v000001ca3b1f6800_0 .net *"_ivl_1", 0 0, L_000001ca3b16cb10;  1 drivers
v000001ca3b1f8ba0_0 .net *"_ivl_11", 0 0, L_000001ca3b16c410;  1 drivers
v000001ca3b1f8b00_0 .net *"_ivl_12", 0 0, L_000001ca3b264380;  1 drivers
v000001ca3b1fa900_0 .net *"_ivl_5", 0 0, L_000001ca3b263200;  1 drivers
v000001ca3b1f9b40_0 .net *"_ivl_7", 0 0, L_000001ca3b16bed0;  1 drivers
v000001ca3b1f95a0_0 .net *"_ivl_9", 0 0, L_000001ca3b264f60;  1 drivers
v000001ca3b1f9aa0_0 .net "clk", 0 0, v000001ca3b1ff210_0;  alias, 1 drivers
v000001ca3b1f8ec0_0 .var "count", 3 0;
v000001ca3b1fafe0_0 .net "din_cont", 0 0, v000001ca3b1fc8e0_0;  1 drivers
v000001ca3b1f9a00_0 .net "din_data", 7 0, v000001ca3b1fc980_0;  1 drivers
v000001ca3b1f9140_0 .net "din_ddr", 0 0, L_000001ca3b16be60;  alias, 1 drivers
v000001ca3b1fae00_0 .net "din_dspi", 0 0, L_000001ca3b16b530;  alias, 1 drivers
v000001ca3b1f9be0_0 .net "din_qspi", 0 0, v000001ca3b1fb120_0;  1 drivers
v000001ca3b1f9c80_0 .net "din_rd", 0 0, v000001ca3b1fb1c0_0;  1 drivers
v000001ca3b1fa720_0 .net "din_ready", 0 0, L_000001ca3b16cbf0;  alias, 1 drivers
v000001ca3b1f89c0_0 .net "din_tag", 3 0, v000001ca3b1fbbc0_0;  1 drivers
v000001ca3b1f9fa0_0 .net "din_valid", 0 0, v000001ca3b1fb260_0;  1 drivers
v000001ca3b1f98c0_0 .net "dout_data", 7 0, L_000001ca3b16bbc0;  alias, 1 drivers
v000001ca3b1fa360_0 .net "dout_tag", 3 0, L_000001ca3b16b610;  alias, 1 drivers
v000001ca3b1fa220_0 .net "dout_valid", 0 0, L_000001ca3b16b8b0;  alias, 1 drivers
v000001ca3b1f9d20_0 .var "dummy_count", 3 0;
v000001ca3b1f91e0_0 .var "fetch", 0 0;
v000001ca3b1f9280_0 .var "flash_clk", 0 0;
v000001ca3b1f9dc0_0 .var "flash_csb", 0 0;
v000001ca3b1f9f00_0 .net "flash_io0_di", 0 0, L_000001ca3b1fedb0;  alias, 1 drivers
v000001ca3b1f90a0_0 .var "flash_io0_do", 0 0;
v000001ca3b1f8c40_0 .var "flash_io0_oe", 0 0;
v000001ca3b1f8880_0 .net "flash_io1_di", 0 0, L_000001ca3b1ff710;  alias, 1 drivers
v000001ca3b1f9640_0 .var "flash_io1_do", 0 0;
v000001ca3b1fa2c0_0 .var "flash_io1_oe", 0 0;
v000001ca3b1fab80_0 .net "flash_io2_di", 0 0, L_000001ca3b200110;  alias, 1 drivers
v000001ca3b1fad60_0 .var "flash_io2_do", 0 0;
v000001ca3b1fa540_0 .var "flash_io2_oe", 0 0;
v000001ca3b1f8d80_0 .net "flash_io3_di", 0 0, L_000001ca3b1fe950;  alias, 1 drivers
v000001ca3b1f9460_0 .var "flash_io3_do", 0 0;
v000001ca3b1fa400_0 .var "flash_io3_oe", 0 0;
v000001ca3b1f8f60_0 .var "ibuffer", 7 0;
v000001ca3b1fac20_0 .var "last_fetch", 0 0;
v000001ca3b1facc0_0 .var "next_count", 3 0;
v000001ca3b1f93c0_0 .var "next_fetch", 0 0;
v000001ca3b1f9000_0 .var "next_ibuffer", 7 0;
v000001ca3b1fa9a0_0 .var "next_obuffer", 7 0;
v000001ca3b1faae0_0 .var "obuffer", 7 0;
v000001ca3b1f96e0_0 .net "resetn", 0 0, v000001ca3b200d90_0;  1 drivers
v000001ca3b1fa180_0 .var "xfer_cont", 0 0;
v000001ca3b1fa4a0_0 .var "xfer_ddr", 0 0;
v000001ca3b1f8920_0 .var "xfer_ddr_q", 0 0;
v000001ca3b1f8ce0_0 .var "xfer_dspi", 0 0;
v000001ca3b1fa860_0 .var "xfer_qspi", 0 0;
v000001ca3b1fa7c0_0 .var "xfer_rd", 0 0;
v000001ca3b1fa5e0_0 .var "xfer_tag", 3 0;
v000001ca3b1f9500_0 .var "xfer_tag_q", 3 0;
E_000001ca3b1217a0/0 .event anyedge, v000001ca3b1faae0_0, v000001ca3b1f8f60_0, v000001ca3b1f8ec0_0, v000001ca3b1f9d20_0;
E_000001ca3b1217a0/1 .event anyedge, v000001ca3b1fa4a0_0, v000001ca3b1fa860_0, v000001ca3b1f8ce0_0, v000001ca3b1f9280_0;
E_000001ca3b1217a0/2 .event anyedge, v000001ca3b1f8880_0, v000001ca3b1facc0_0, v000001ca3b1fa7c0_0, v000001ca3b1f8d80_0;
E_000001ca3b1217a0/3 .event anyedge, v000001ca3b1fab80_0, v000001ca3b1f9f00_0;
E_000001ca3b1217a0 .event/or E_000001ca3b1217a0/0, E_000001ca3b1217a0/1, E_000001ca3b1217a0/2, E_000001ca3b1217a0/3;
L_000001ca3b263200 .reduce/nor v000001ca3b1fac20_0;
L_000001ca3b264f60 .reduce/nor v000001ca3b1f91e0_0;
L_000001ca3b264380 .functor MUXZ 1, L_000001ca3b16c410, L_000001ca3b16bed0, v000001ca3b1f8920_0, C4<>;
    .scope S_000001ca3aee32c0;
T_4 ;
    %wait E_000001ca3b121720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1527e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b152b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b152920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b08d8f0_0, 0, 1;
    %load/vec4 v000001ca3b138d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ca3b08d2b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ca3b08db70_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1527e0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b152b00_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b152920_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b08d8f0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ca3aee32c0;
T_5 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b08d2b0_0;
    %assign/vec4 v000001ca3b08e250_0, 0;
    %load/vec4 v000001ca3b0f1810_0;
    %assign/vec4 v000001ca3b0f2c10_0, 0;
    %load/vec4 v000001ca3b0f1590_0;
    %assign/vec4 v000001ca3b0f1d10_0, 0;
    %load/vec4 v000001ca3b0f1810_0;
    %pad/s 64;
    %load/vec4 v000001ca3b0f1590_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v000001ca3b1371f0_0, 0;
    %load/vec4 v000001ca3b1371f0_0;
    %assign/vec4 v000001ca3b137b50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ca3aee32c0;
T_6 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b152380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001ca3b151d40_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %nor/r;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001ca3b08c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v000001ca3b08cef0_0;
    %pad/s 33;
    %assign/vec4 v000001ca3b0f1810_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000001ca3b08cef0_0;
    %pad/u 33;
    %assign/vec4 v000001ca3b0f1810_0, 0;
T_6.4 ;
    %load/vec4 v000001ca3b08d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v000001ca3b138870_0;
    %pad/s 33;
    %assign/vec4 v000001ca3b0f1590_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001ca3b138870_0;
    %pad/u 33;
    %assign/vec4 v000001ca3b0f1590_0, 0;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b151d40_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b151d40_0, 4, 5;
T_6.1 ;
    %load/vec4 v000001ca3b151d40_0;
    %pad/u 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b151d40_0, 4, 5;
    %load/vec4 v000001ca3b1526a0_0;
    %assign/vec4 v000001ca3b0f2cb0_0, 0;
    %load/vec4 v000001ca3b138d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b151d40_0, 0;
T_6.7 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ca3b1d0510;
T_7 ;
    %wait E_000001ca3b121220;
    %load/vec4 v000001ca3b1d7db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %sub;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %add;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000001ca3b1d4f30_0, 0, 32;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1d4850_0, 0, 1;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000001ca3b1d3c70_0, 0, 1;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001ca3b1d3d10_0, 0, 1;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ca3b1d3b30_0, 0, 32;
    %load/vec4 v000001ca3b1d9e30_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v000001ca3b1d8670_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %load/vec4 v000001ca3b1dba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dcae0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v000001ca3b1d3950_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ca3ad8d7a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001ca3ad8d7a0;
T_9 ;
    %wait E_000001ca3b1210e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1ddc60_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ca3b1de020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000001ca3b1dc9a0_0;
    %and;
T_9.0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %or/r;
    %store/vec4 v000001ca3b1ddb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.1, 8;
    %load/vec4 v000001ca3b1dd120_0;
    %and;
T_9.1;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %or/r;
    %store/vec4 v000001ca3b1dc540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v000001ca3b1dd120_0;
    %and;
T_9.6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1ddc60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b1de020_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000001ca3b1dbe60_0;
    %store/vec4 v000001ca3b1ddc60_0, 0, 1;
    %load/vec4 v000001ca3b1dcb80_0;
    %store/vec4 v000001ca3b1de020_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001ca3b1dd620_0;
    %store/vec4 v000001ca3b1ddc60_0, 0, 1;
    %load/vec4 v000001ca3b1dcfe0_0;
    %store/vec4 v000001ca3b1de020_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ca3ad8d7a0;
T_10 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ca3b1da470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001ca3b1da510_0;
    %assign/vec4 v000001ca3b1da5b0_0, 0;
T_10.2 ;
    %load/vec4 v000001ca3b1dc720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v000001ca3b1dcea0_0;
    %nor/r;
    %and;
T_10.4;
    %assign/vec4 v000001ca3b1da470_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ca3ad8d7a0;
T_11 ;
    %wait E_000001ca3b1218a0;
    %load/vec4 v000001ca3b1dc7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v000001ca3b1dcae0_0;
    %store/vec4 v000001ca3b1ddbc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca3b1dcf40_0, 0, 4;
    %load/vec4 v000001ca3b1ddf80_0;
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000001ca3b1dcae0_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v000001ca3b1ddbc0_0, 0, 32;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v000001ca3b1dcf40_0, 0, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001ca3b1dcae0_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v000001ca3b1ddbc0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ca3b1dcf40_0, 0, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1dbc80_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ca3ad8d7a0;
T_12 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dd1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001ca3b1dce00_0;
    %assign/vec4 v000001ca3b1dd300_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %assign/vec4 v000001ca3b1dc900_0, 0;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.5, 10;
    %load/vec4 v000001ca3b1da830_0;
    %and;
T_12.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v000001ca3b1daab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_12.6, 9;
    %load/vec4 v000001ca3b1dad30_0;
    %or;
T_12.6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 4, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %split/vec4 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %jmp T_12.21;
T_12.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.21;
T_12.16 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.21;
T_12.17 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %pad/s 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.23 ;
    %jmp T_12.21;
T_12.18 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.24, 4;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.24 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.26, 4;
    %pushi/vec4 32, 0, 7;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.26 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.28, 4;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.28 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 10, 5;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_12.30, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.32, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.32 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.34, 4;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.34 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.36, 4;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.36 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.38, 4;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.38 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_12.40, 8;
    %pushi/vec4 32, 0, 7;
    %jmp/1 T_12.41, 8;
T_12.40 ; End of true expr.
    %pushi/vec4 0, 0, 7;
    %jmp/0 T_12.41, 8;
 ; End of false expr.
    %blend;
T_12.41;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.30 ;
    %jmp T_12.21;
T_12.19 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 12;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %split/vec4 6;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %pad/s 12;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %split/vec4 6;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.21;
T_12.21 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %jmp T_12.46;
T_12.42 ;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.46;
T_12.43 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.46;
T_12.44 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.49, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.47 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.52, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.50, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.50 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.56, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.56;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.55, 9;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.55;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.53, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.53 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.59, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.57, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
T_12.57 ;
    %jmp T_12.46;
T_12.45 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %split/vec4 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1dd300_0, 4, 5;
    %jmp T_12.46;
T_12.46 ;
    %pop/vec4 1;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ca3ad8d7a0;
T_13 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dbb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000001ca3b1dcd60_0;
    %nor/r;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001ca3b1daab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.6, 8;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.6;
    %jmp/1 T_13.5, 8;
    %load/vec4 v000001ca3b1db230_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.5;
    %jmp/0xz  T_13.3, 8;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
T_13.3 ;
    %load/vec4 v000001ca3b1daab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.9, 8;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.9;
    %jmp/0xz  T_13.7, 8;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
T_13.7 ;
    %load/vec4 v000001ca3b1db230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
T_13.10 ;
    %load/vec4 v000001ca3b1db370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
T_13.12 ;
    %load/vec4 v000001ca3b1dc180_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/1 T_13.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ca3b1dc180_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_13.16;
    %jmp/0xz  T_13.14, 4;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
T_13.14 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ca3ad8d7a0;
T_14 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v000001ca3b1dcd60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.3 ;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_14.7, 8;
    %load/vec4 v000001ca3b1dcea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.7;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc720_0, 0;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1ddda0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ca3b1da150_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.10, 8;
    %load/vec4 v000001ca3b1ddee0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.10;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v000001ca3b1dac90_0;
    %assign/vec4 v000001ca3b1db0f0_0, 0;
    %load/vec4 v000001ca3b1dcf40_0;
    %load/vec4 v000001ca3b1ddee0_0;
    %replicate 4;
    %and;
    %assign/vec4 v000001ca3b1dc860_0, 0;
T_14.8 ;
    %load/vec4 v000001ca3b1ddee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v000001ca3b1ddbc0_0;
    %assign/vec4 v000001ca3b1dd580_0, 0;
T_14.11 ;
    %load/vec4 v000001ca3b1dc180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %jmp T_14.17;
T_14.13 ;
    %load/vec4 v000001ca3b1daab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.21, 8;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.21;
    %jmp/1 T_14.20, 8;
    %load/vec4 v000001ca3b1db230_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.20;
    %jmp/0xz  T_14.18, 8;
    %load/vec4 v000001ca3b1dd9e0_0;
    %nor/r;
    %assign/vec4 v000001ca3b1dc720_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_14.22, 8;
    %load/vec4 v000001ca3b1dad30_0;
    %or;
T_14.22;
    %assign/vec4 v000001ca3b1da8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1dc860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.18 ;
    %load/vec4 v000001ca3b1db370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dc720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da8d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.23 ;
    %jmp T_14.17;
T_14.14 ;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %load/vec4 v000001ca3b1dd1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.25, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.29, 9;
    %load/vec4 v000001ca3b1da150_0;
    %and;
T_14.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dc720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1da1f0_0, 0;
    %load/vec4 v000001ca3b1dd9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v000001ca3b1daa10_0, 0;
T_14.30 ;
    %jmp T_14.28;
T_14.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.34, 9;
    %load/vec4 v000001ca3b1db230_0;
    %nor/r;
    %and;
T_14.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 2, 0, 2;
    %nand/r;
    %flag_set/vec4 8;
    %jmp/1 T_14.37, 8;
    %load/vec4 v000001ca3b1da1f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.37;
    %jmp/0xz  T_14.35, 8;
    %load/vec4 v000001ca3b1ddf80_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v000001ca3b1daa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1ddda0_0, 0;
    %jmp T_14.36;
T_14.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1ddda0_0, 0;
T_14.36 ;
T_14.32 ;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.40, 8;
    %load/vec4 v000001ca3b1db230_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.40;
    %jmp/0 T_14.38, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_14.39, 8;
T_14.38 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_14.39, 8;
 ; End of false expr.
    %blend;
T_14.39;
    %pad/s 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.28 ;
T_14.25 ;
    %jmp T_14.17;
T_14.15 ;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %load/vec4 v000001ca3b1dd1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.41, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.41 ;
    %jmp T_14.17;
T_14.16 ;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %fork TD_uart_tb.uut.soc.cpu.empty_statement, S_000001ca3af435c0;
    %join;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.43, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc180_0, 0;
T_14.43 ;
    %jmp T_14.17;
T_14.17 ;
    %pop/vec4 1;
T_14.1 ;
    %load/vec4 v000001ca3b1d38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.45, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1ddda0_0, 0;
T_14.45 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ca3ad8d7a0;
T_15 ;
    %wait E_000001ca3b1211a0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
    %load/vec4 v000001ca3b1d99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7107945, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.0 ;
    %load/vec4 v000001ca3b1d8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %pushi/vec4 1969844323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.2 ;
    %load/vec4 v000001ca3b1d9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6971756, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.4 ;
    %load/vec4 v000001ca3b1d9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1784769650, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.6 ;
    %load/vec4 v000001ca3b1d9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6448497, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.8 ;
    %load/vec4 v000001ca3b1da010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6450789, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.10 ;
    %load/vec4 v000001ca3b1d7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6450292, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.12 ;
    %load/vec4 v000001ca3b1d9110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6448997, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.14 ;
    %load/vec4 v000001ca3b1d8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1651274869, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.16 ;
    %load/vec4 v000001ca3b1d97f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1650943349, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.18 ;
    %load/vec4 v000001ca3b1d94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.20, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27746, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.20 ;
    %load/vec4 v000001ca3b1d8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.22, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.22 ;
    %load/vec4 v000001ca3b1d8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27767, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.24 ;
    %load/vec4 v000001ca3b1d92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7103093, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.26 ;
    %load/vec4 v000001ca3b1d8170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.28, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7104629, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.28 ;
    %load/vec4 v000001ca3b1d9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29538, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.30 ;
    %load/vec4 v000001ca3b1d9f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.32, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29544, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.32 ;
    %load/vec4 v000001ca3b1d8fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.34, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29559, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.34 ;
    %load/vec4 v000001ca3b1d8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.36, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1633969257, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.36 ;
    %load/vec4 v000001ca3b1d8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.38, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936487529, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.38 ;
    %load/vec4 v000001ca3b1d8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.40, 8;
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %pushi/vec4 1819568501, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.40 ;
    %load/vec4 v000001ca3b1d9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.42, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 2020569705, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.42 ;
    %load/vec4 v000001ca3b1d96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.44, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7303785, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.44 ;
    %load/vec4 v000001ca3b1d78b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.46, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1634624617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.46 ;
    %load/vec4 v000001ca3b1d79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.48, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936485481, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.48 ;
    %load/vec4 v000001ca3b1d8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.50, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936878697, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.50 ;
    %load/vec4 v000001ca3b1d8670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.52, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936875881, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.52 ;
    %load/vec4 v000001ca3b1d9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.54, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6382692, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.54 ;
    %load/vec4 v000001ca3b1d7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.56, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7566690, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.56 ;
    %load/vec4 v000001ca3b1d9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.58, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7564396, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.58 ;
    %load/vec4 v000001ca3b1d8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.60, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7564404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.60 ;
    %load/vec4 v000001ca3b1d7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.62, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936487541, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.62 ;
    %load/vec4 v000001ca3b1d9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.64, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7892850, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.64 ;
    %load/vec4 v000001ca3b1d8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.66, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7565932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.66 ;
    %load/vec4 v000001ca3b1d9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.68, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7565921, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.68 ;
    %load/vec4 v000001ca3b1d9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.70, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 28530, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.70 ;
    %load/vec4 v000001ca3b1d7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.72, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6385252, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.72 ;
    %load/vec4 v000001ca3b1d7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.74, 8;
    %pushi/vec4 7496803, 0, 32; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.74 ;
    %load/vec4 v000001ca3b1d8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.76, 8;
    %pushi/vec4 1919181689, 0, 32; draw_string_vec4
    %pushi/vec4 1668048232, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.76 ;
    %load/vec4 v000001ca3b1d8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.78, 8;
    %pushi/vec4 7496809, 0, 32; draw_string_vec4
    %pushi/vec4 1853060210, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.78 ;
    %load/vec4 v000001ca3b1d9b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.80, 8;
    %pushi/vec4 1919183214, 0, 32; draw_string_vec4
    %pushi/vec4 1937011304, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.80 ;
    %load/vec4 v000001ca3b1d85d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.82, 8;
    %pushi/vec4 102, 0, 32; draw_string_vec4
    %pushi/vec4 1701733221, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.82 ;
    %load/vec4 v000001ca3b1d7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.84, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1734702193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.84 ;
    %load/vec4 v000001ca3b1d9750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.86, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936028785, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.86 ;
    %load/vec4 v000001ca3b1d9bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.88, 8;
    %pushi/vec4 29285, 0, 32; draw_string_vec4
    %pushi/vec4 1953067633, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.88 ;
    %load/vec4 v000001ca3b1d91b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.90, 8;
    %pushi/vec4 7168371, 0, 32; draw_string_vec4
    %pushi/vec4 1802072689, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.90 ;
    %load/vec4 v000001ca3b1d7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.92, 8;
    %pushi/vec4 7823721, 0, 32; draw_string_vec4
    %pushi/vec4 1953067633, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.92 ;
    %load/vec4 v000001ca3b1d7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.94, 8;
    %pushi/vec4 116, 0, 32; draw_string_vec4
    %pushi/vec4 1768777074, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1db960_0, 0, 64;
T_15.94 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ca3ad8d7a0;
T_16 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1d5110_0;
    %assign/vec4 v000001ca3b1dde40_0, 0;
    %load/vec4 v000001ca3b1d5250_0;
    %assign/vec4 v000001ca3b1dca40_0, 0;
    %load/vec4 v000001ca3b1d5610_0;
    %assign/vec4 v000001ca3b1db8c0_0, 0;
    %load/vec4 v000001ca3b1d39f0_0;
    %assign/vec4 v000001ca3b1dd4e0_0, 0;
    %load/vec4 v000001ca3b1d52f0_0;
    %assign/vec4 v000001ca3b1dc680_0, 0;
    %load/vec4 v000001ca3b1d42b0_0;
    %assign/vec4 v000001ca3b1dd440_0, 0;
    %load/vec4 v000001ca3b1db2d0_0;
    %assign/vec4 v000001ca3b1d54d0_0, 0;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v000001ca3b1dcd60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d4490_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001ca3b1db2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d4490_0, 0;
T_16.3 ;
T_16.1 ;
    %load/vec4 v000001ca3b1d9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v000001ca3b1db960_0;
    %assign/vec4 v000001ca3b1d3e50_0, 0;
    %load/vec4 v000001ca3b1d4530_0;
    %assign/vec4 v000001ca3b1d3ef0_0, 0;
    %load/vec4 v000001ca3b1dc900_0;
    %parti/s 2, 0, 2;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v000001ca3b1dc900_0;
    %assign/vec4 v000001ca3b1d5750_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ca3b1dc900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ca3b1d5750_0, 0;
T_16.8 ;
    %load/vec4 v000001ca3b1d47b0_0;
    %assign/vec4 v000001ca3b1d3a90_0, 0;
    %load/vec4 v000001ca3b1d48f0_0;
    %assign/vec4 v000001ca3b1d3770_0, 0;
    %load/vec4 v000001ca3b1d4670_0;
    %assign/vec4 v000001ca3b1d4d50_0, 0;
T_16.5 ;
    %load/vec4 v000001ca3b1db2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v000001ca3b1dd080_0;
    %assign/vec4 v000001ca3b1d3090_0, 0;
T_16.9 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ca3ad8d7a0;
T_17 ;
    %wait E_000001ca3b11e160;
    %load/vec4 v000001ca3b1dde40_0;
    %store/vec4 v000001ca3b1d5110_0, 0, 64;
    %load/vec4 v000001ca3b1dca40_0;
    %store/vec4 v000001ca3b1d5250_0, 0, 32;
    %load/vec4 v000001ca3b1db8c0_0;
    %store/vec4 v000001ca3b1d5610_0, 0, 32;
    %load/vec4 v000001ca3b1dd4e0_0;
    %store/vec4 v000001ca3b1d39f0_0, 0, 5;
    %load/vec4 v000001ca3b1dc680_0;
    %store/vec4 v000001ca3b1d52f0_0, 0, 5;
    %load/vec4 v000001ca3b1dd440_0;
    %store/vec4 v000001ca3b1d42b0_0, 0, 5;
    %load/vec4 v000001ca3b1d54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001ca3b1d5570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001ca3b1d3e50_0;
    %store/vec4 v000001ca3b1d5110_0, 0, 64;
    %load/vec4 v000001ca3b1d3ef0_0;
    %store/vec4 v000001ca3b1d5250_0, 0, 32;
    %load/vec4 v000001ca3b1d5750_0;
    %store/vec4 v000001ca3b1d5610_0, 0, 32;
    %load/vec4 v000001ca3b1d3a90_0;
    %store/vec4 v000001ca3b1d39f0_0, 0, 5;
    %load/vec4 v000001ca3b1d3770_0;
    %store/vec4 v000001ca3b1d52f0_0, 0, 5;
    %load/vec4 v000001ca3b1d4d50_0;
    %store/vec4 v000001ca3b1d42b0_0, 0, 5;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001ca3b1db960_0;
    %store/vec4 v000001ca3b1d5110_0, 0, 64;
    %load/vec4 v000001ca3b1dc900_0;
    %parti/s 2, 0, 2;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001ca3b1dc900_0;
    %store/vec4 v000001ca3b1d5610_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ca3b1dc900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1d5610_0, 0, 32;
T_17.5 ;
    %load/vec4 v000001ca3b1d4530_0;
    %store/vec4 v000001ca3b1d5250_0, 0, 32;
    %load/vec4 v000001ca3b1d47b0_0;
    %store/vec4 v000001ca3b1d39f0_0, 0, 5;
    %load/vec4 v000001ca3b1d48f0_0;
    %store/vec4 v000001ca3b1d52f0_0, 0, 5;
    %load/vec4 v000001ca3b1d4670_0;
    %store/vec4 v000001ca3b1d42b0_0, 0, 5;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ca3ad8d7a0;
T_18 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1d99d0_0;
    %load/vec4 v000001ca3b1d8ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d9570_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1db4b0_0, 0;
    %load/vec4 v000001ca3b1d99d0_0;
    %load/vec4 v000001ca3b1d8ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d9570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d9a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d8490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d9ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d7db0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1db690_0, 0;
    %load/vec4 v000001ca3b1d8530_0;
    %load/vec4 v000001ca3b1d7c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d8f30_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1dadd0_0, 0;
    %load/vec4 v000001ca3b1d8df0_0;
    %load/vec4 v000001ca3b1d8b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d7b30_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1da330_0, 0;
    %load/vec4 v000001ca3b1d92f0_0;
    %load/vec4 v000001ca3b1d8170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d8c10_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1da650_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %load/vec4 v000001ca3b1d8530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d8f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d8df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d7b30_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v000001ca3b1d8a30_0, 0;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000001ca3b1da830_0;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d99d0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d8ad0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d9570_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.3, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %assign/vec4 v000001ca3b1d9a70_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.5, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 2, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.4;
    %assign/vec4 v000001ca3b1d9bb0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.7, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 4, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.6;
    %assign/vec4 v000001ca3b1d7f90_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d88f0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1daf10_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1da290_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ca3b1d8850_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 10;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.12, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.11, 10;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d47b0_0, 4, 5;
T_18.8 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.16, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 2, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.15, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d3f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.19, 9;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3f90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 11, 2, 3;
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %split/vec4 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1d45d0_0, 4, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %jmp T_18.23;
T_18.20 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %jmp T_18.27;
T_18.24 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 8, 5, 4;
    %or/r;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %jmp T_18.27;
T_18.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1daf10_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %jmp T_18.27;
T_18.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1da290_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %jmp T_18.27;
T_18.27 ;
    %pop/vec4 1;
    %jmp T_18.23;
T_18.21 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.35, 6;
    %jmp T_18.36;
T_18.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %jmp T_18.36;
T_18.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d9570_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %jmp T_18.36;
T_18.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %jmp T_18.36;
T_18.31 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/1 T_18.39, 8;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %cmpi/ne 0, 0, 5;
    %flag_or 8, 4;
T_18.39;
    %jmp/0xz  T_18.37, 8;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %jmp T_18.41;
T_18.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d99d0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.41 ;
T_18.37 ;
    %jmp T_18.36;
T_18.32 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.44, 9;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %and;
T_18.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
T_18.42 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 2, 10, 5;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.45, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.45 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 10, 5;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_18.47, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d8850_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
T_18.47 ;
    %jmp T_18.36;
T_18.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d9570_0, 0;
    %jmp T_18.36;
T_18.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d88f0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %jmp T_18.36;
T_18.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d88f0_0, 0;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 7, 4;
    %pad/u 5;
    %add;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %jmp T_18.36;
T_18.36 ;
    %pop/vec4 1;
    %jmp T_18.23;
T_18.22 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.51, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.52, 6;
    %jmp T_18.53;
T_18.49 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d87b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
T_18.54 ;
    %jmp T_18.53;
T_18.50 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_18.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1daf10_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.56 ;
    %jmp T_18.53;
T_18.51 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.61, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.60, 9;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d9a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.58 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.64, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.64;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d8850_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
T_18.62 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.68, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.68;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.67, 9;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.67;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.65, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d9a70_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
T_18.65 ;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.71, 4;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.69, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d8850_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d4670_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
T_18.69 ;
    %jmp T_18.53;
T_18.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1da290_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ca3b1d47b0_0, 0;
    %load/vec4 v000001ca3b1dce00_0;
    %parti/s 5, 2, 3;
    %assign/vec4 v000001ca3b1d48f0_0, 0;
    %jmp T_18.53;
T_18.53 ;
    %pop/vec4 1;
    %jmp T_18.23;
T_18.23 ;
    %pop/vec4 1;
T_18.17 ;
T_18.0 ;
    %load/vec4 v000001ca3b1d7a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.74, 9;
    %load/vec4 v000001ca3b1d4a30_0;
    %nor/r;
    %and;
T_18.74;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.72, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %assign/vec4 v000001ca3b1dd6c0_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.75, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.75;
    %assign/vec4 v000001ca3b1d9890_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.76, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.76;
    %assign/vec4 v000001ca3b1da010_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.77, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.77;
    %assign/vec4 v000001ca3b1d7c70_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.78, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.78;
    %assign/vec4 v000001ca3b1d9110_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.79, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.79;
    %assign/vec4 v000001ca3b1d8b70_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.80, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.80;
    %assign/vec4 v000001ca3b1d97f0_0, 0;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.81, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.81;
    %assign/vec4 v000001ca3b1d94d0_0, 0;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.82, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.82;
    %assign/vec4 v000001ca3b1d8350_0, 0;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.83, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.83;
    %assign/vec4 v000001ca3b1d8c10_0, 0;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.84, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.84;
    %assign/vec4 v000001ca3b1d92f0_0, 0;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.85, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.85;
    %assign/vec4 v000001ca3b1d8170_0, 0;
    %load/vec4 v000001ca3b1da290_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.86, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.86;
    %assign/vec4 v000001ca3b1d9c50_0, 0;
    %load/vec4 v000001ca3b1da290_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.87, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.87;
    %assign/vec4 v000001ca3b1d9f70_0, 0;
    %load/vec4 v000001ca3b1da290_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.88, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.88;
    %assign/vec4 v000001ca3b1d8fd0_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.89, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.89;
    %assign/vec4 v000001ca3b1d8490_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.90, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.90;
    %assign/vec4 v000001ca3b1d8530_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.91, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.91;
    %assign/vec4 v000001ca3b1d8df0_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.92, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.92;
    %assign/vec4 v000001ca3b1d9250_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.93, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.93;
    %assign/vec4 v000001ca3b1d96b0_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.94, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.94;
    %assign/vec4 v000001ca3b1d78b0_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.96, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.96;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.95, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.95;
    %assign/vec4 v000001ca3b1d79f0_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.98, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.98;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.97, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.97;
    %assign/vec4 v000001ca3b1d8210_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.100, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.100;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.99, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.99;
    %assign/vec4 v000001ca3b1d8670_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.102, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.102;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.101, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.101;
    %assign/vec4 v000001ca3b1d9ed0_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.104, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.104;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.103, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.103;
    %assign/vec4 v000001ca3b1d7db0_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.106, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.106;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.105, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.105;
    %assign/vec4 v000001ca3b1d9d90_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.108, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.108;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.107, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.107;
    %assign/vec4 v000001ca3b1d8f30_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.110, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.110;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.109, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.109;
    %assign/vec4 v000001ca3b1d7b30_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.112, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.112;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.111, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.111;
    %assign/vec4 v000001ca3b1d9070_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.114, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.114;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.113, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.113;
    %assign/vec4 v000001ca3b1d8e90_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.116, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.116;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.115, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.115;
    %assign/vec4 v000001ca3b1d9e30_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.118, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.118;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.117, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.117;
    %assign/vec4 v000001ca3b1d9930_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.120, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.120;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.119, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.119;
    %assign/vec4 v000001ca3b1d7ef0_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.123, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 786434, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.123;
    %flag_set/vec4 8;
    %jmp/1 T_18.122, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.124, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 786690, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.124;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.122;
    %flag_get/vec4 8;
    %jmp/0 T_18.121, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.121;
    %assign/vec4 v000001ca3b1d7950_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.128, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 819202, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.128;
    %flag_set/vec4 9;
    %jmp/1 T_18.127, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.129, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 819458, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.129;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_18.127;
    %flag_get/vec4 9;
    %jmp/0 T_18.126, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.126;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.125, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.125;
    %assign/vec4 v000001ca3b1d8cb0_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.131, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 786946, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.131;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.130, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.130;
    %assign/vec4 v000001ca3b1d8d50_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.134, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %pushi/vec4 819714, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.134;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.133, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.133;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.132, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.132;
    %assign/vec4 v000001ca3b1d9b10_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.137, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 11, 21, 6;
    %nor/r;
    %and;
T_18.137;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.136, 9;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 13, 7, 4;
    %nor/r;
    %and;
T_18.136;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_18.135, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.138, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 36866, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.138;
    %or;
T_18.135;
    %assign/vec4 v000001ca3b1d7d10_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 15, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.139, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %nor/r;
    %and;
T_18.139;
    %assign/vec4 v000001ca3b1d85d0_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.142, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.142;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.141, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.141;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.140, 8;
    %pushi/vec4 0, 0, 1;
    %and;
T_18.140;
    %assign/vec4 v000001ca3b1d7bd0_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.145, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.145;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.144, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.144;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.143, 8;
    %pushi/vec4 0, 0, 1;
    %and;
T_18.143;
    %assign/vec4 v000001ca3b1d9750_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.147, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.147;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.146, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.146;
    %assign/vec4 v000001ca3b1d91b0_0, 0;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_18.150, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 5, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.150;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.149, 9;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.149;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.148, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_18.148;
    %assign/vec4 v000001ca3b1d7e50_0, 0;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.151, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.152, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.152;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.153, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.153;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.154, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.154;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %and;
T_18.151;
    %assign/vec4 v000001ca3b1da6f0_0, 0;
    %load/vec4 v000001ca3b1d9a70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_18.155, 8;
    %load/vec4 v000001ca3b1d87b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.156, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %and;
T_18.156;
    %or;
T_18.155;
    %assign/vec4 v000001ca3b1dafb0_0, 0;
    %load/vec4 v000001ca3b1d8850_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.157, 8;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.158, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.158;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.159, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.159;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_18.160, 4;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.160;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %and;
T_18.157;
    %assign/vec4 v000001ca3b1da0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9570_0;
    %cmp/u;
    %jmp/1 T_18.161, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d99d0_0;
    %load/vec4 v000001ca3b1d8ad0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %cmp/u;
    %jmp/1 T_18.162, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9a70_0;
    %load/vec4 v000001ca3b1daf10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1d87b0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %cmp/u;
    %jmp/1 T_18.163, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d88f0_0;
    %cmp/u;
    %jmp/1 T_18.164, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da290_0;
    %cmp/u;
    %jmp/1 T_18.165, 6;
    %pushi/vec4 1, 1, 32;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.161 ;
    %load/vec4 v000001ca3b1d45d0_0;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.162 ;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.163 ;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.164 ;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.165 ;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001ca3b1dd300_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %assign/vec4 v000001ca3b1d4530_0, 0;
    %jmp T_18.167;
T_18.167 ;
    %pop/vec4 1;
T_18.72 ;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.168, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d88f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d7c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d97f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d96b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d78b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d7db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d7b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d7ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d85d0_0, 0;
T_18.168 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ca3ad8d7a0;
T_19 ;
    %wait E_000001ca3b11e0a0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 128, 0, 8;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953653104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.0 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 64, 0, 8;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 102, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1702126440, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.2 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601336113, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.4 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601336114, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.6 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1702389091, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.8 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1751737972, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.10 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953326445, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.12 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 108, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684890989, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1d51b0_0, 0, 128;
T_19.14 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001ca3ad8d7a0;
T_20 ;
    %wait E_000001ca3b11dc60;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9890_0;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da010_0;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9110_0;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d97f0_0;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1dadd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.7, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_20.7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da330_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_20.8;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v000001ca3b1d4850_0;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v000001ca3b1d4850_0;
    %nor/r;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v000001ca3b1d3c70_0;
    %nor/r;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v000001ca3b1d3d10_0;
    %nor/r;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v000001ca3b1d3c70_0;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v000001ca3b1d3d10_0;
    %store/vec4 v000001ca3b1d3630_0, 0, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1db690_0;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8a30_0;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9250_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_20.17, 8;
    %load/vec4 v000001ca3b1d9070_0;
    %or;
T_20.17;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d96b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_20.18, 8;
    %load/vec4 v000001ca3b1d9930_0;
    %or;
T_20.18;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d78b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_20.19, 8;
    %load/vec4 v000001ca3b1d7ef0_0;
    %or;
T_20.19;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %jmp T_20.16;
T_20.9 ;
    %load/vec4 v000001ca3b1d4f30_0;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.10 ;
    %load/vec4 v000001ca3b1d3630_0;
    %pad/u 32;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.11 ;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %xor;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.12 ;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %or;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.13 ;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1dcae0_0;
    %and;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.14 ;
    %load/vec4 v000001ca3b1d3b30_0;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.15 ;
    %load/vec4 v000001ca3b1d3950_0;
    %store/vec4 v000001ca3b1d3db0_0, 0, 32;
    %jmp T_20.16;
T_20.16 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001ca3ad8d7a0;
T_21 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1d38b0_0;
    %assign/vec4 v000001ca3b1d4fd0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ca3ad8d7a0;
T_22 ;
    %wait E_000001ca3b11da60;
    %load/vec4 v000001ca3b1d4fd0_0;
    %store/vec4 v000001ca3b1d38b0_0, 0, 1;
    %load/vec4 v000001ca3b1ddda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1d38b0_0, 0, 1;
T_22.0 ;
    %load/vec4 v000001ca3b1dabf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.5, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 8, 4;
T_22.5;
    %jmp/1 T_22.4, 8;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.4;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1d38b0_0, 0, 1;
T_22.2 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001ca3ad8d7a0;
T_23 ;
    %wait E_000001ca3b11e620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1d4cb0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ca3b1d4350_0, 0, 32;
    %load/vec4 v000001ca3b1d40d0_0;
    %cmpi/e 64, 0, 8;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1dabf0_0;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1db190_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.7, 8;
    %load/vec4 v000001ca3b1dabf0_0;
    %nor/r;
    %and;
T_23.7;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.8, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %parti/s 1, 0, 2;
    %and;
T_23.8;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.9, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.9;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v000001ca3b1dbaa0_0;
    %load/vec4 v000001ca3b1db050_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_23.11, 8;
T_23.10 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_23.11, 8;
 ; End of false expr.
    %blend;
T_23.11;
    %add;
    %store/vec4 v000001ca3b1d4350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1d4cb0_0, 0, 1;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v000001ca3b1da970_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.12, 8;
    %load/vec4 v000001ca3b1d3590_0;
    %jmp/1 T_23.13, 8;
T_23.12 ; End of true expr.
    %load/vec4 v000001ca3b1dc400_0;
    %jmp/0 T_23.13, 8;
 ; End of false expr.
    %blend;
T_23.13;
    %store/vec4 v000001ca3b1d4350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1d4cb0_0, 0, 1;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v000001ca3b1dc4a0_0;
    %load/vec4 v000001ca3b1db050_0;
    %pad/u 32;
    %or;
    %store/vec4 v000001ca3b1d4350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1d4cb0_0, 0, 1;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v000001ca3b1d80d0_0;
    %load/vec4 v000001ca3b1d8990_0;
    %inv;
    %and;
    %store/vec4 v000001ca3b1d4350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1d4cb0_0, 0, 1;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001ca3ad8d7a0;
T_24 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dbb40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.3, 10;
    %load/vec4 v000001ca3b1d4cb0_0;
    %and;
T_24.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v000001ca3b1da790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001ca3b1d4350_0;
    %load/vec4 v000001ca3b1da790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1d4ad0, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ca3ad8d7a0;
T_25 ;
    %wait E_000001ca3b11df20;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001ca3b1d4710_0, 0, 5;
    %load/vec4 v000001ca3b1d47b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_25.0, 8;
    %load/vec4 v000001ca3b1d47b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1d4ad0, 4;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v000001ca3b1d3450_0, 0, 32;
    %load/vec4 v000001ca3b1d48f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_25.2, 8;
    %load/vec4 v000001ca3b1d48f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1d4ad0, 4;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v000001ca3b1d3810_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001ca3ad8d7a0;
T_26 ;
    %wait E_000001ca3b121860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dcd60_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1dccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1dbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1dbbe0_0, 0, 1;
    %load/vec4 v000001ca3b1d3630_0;
    %assign/vec4 v000001ca3b1d34f0_0, 0;
    %load/vec4 v000001ca3b1d3db0_0;
    %assign/vec4 v000001ca3b1d3590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d5430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d36d0_0, 0;
    %load/vec4 v000001ca3b1db2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ca3b1d4210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d43f0_0, 0;
T_26.0 ;
    %load/vec4 v000001ca3b1dbb40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.5, 10;
    %load/vec4 v000001ca3b1dc220_0;
    %and;
T_26.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v000001ca3b1ddb20_0;
    %nor/r;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001ca3b1dd800_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v000001ca3b1dd800_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ca3b1dd800_0, 0;
T_26.6 ;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ca3b1dd800_0, 0;
T_26.3 ;
    %load/vec4 v000001ca3b1dd800_0;
    %nor/r;
    %assign/vec4 v000001ca3b1dc0e0_0, 0;
    %load/vec4 v000001ca3b1dbb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.8, 8;
    %load/vec4 v000001ca3b1d4030_0;
    %addi 1, 0, 64;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %assign/vec4 v000001ca3b1d4030_0, 0;
    %load/vec4 v000001ca3b1d80d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v000001ca3b1dd760_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v000001ca3b1dbf00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v000001ca3b1dbf00_0;
    %subi 1, 0, 32;
    %assign/vec4 v000001ca3b1dbf00_0, 0;
T_26.10 ;
    %load/vec4 v000001ca3b1dad30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.13, 8;
    %load/vec4 v000001ca3b1da830_0;
    %and;
T_26.13;
    %assign/vec4 v000001ca3b1d7a90_0, 0;
    %load/vec4 v000001ca3b1d7a90_0;
    %assign/vec4 v000001ca3b1d9430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d4a30_0, 0;
    %load/vec4 v000001ca3b1d4a30_0;
    %assign/vec4 v000001ca3b1d5570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dd3a0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 15, 15, 4;
    %assign/vec4 v000001ca3b1dbfa0_0, 0;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %pushi/vec4 1048576, 0, 32;
    %assign/vec4 v000001ca3b1dbaa0_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %assign/vec4 v000001ca3b1dc4a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001ca3b1d4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d9390_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca3b1d8990_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b1dd760_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1d83f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1d9610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1dbf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ca3b1da790_0, 0;
    %pushi/vec4 1024, 0, 32;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v000001ca3b1d40d0_0;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_26.23, 6;
    %jmp T_26.24;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dcd60_0, 0;
    %jmp T_26.24;
T_26.17 ;
    %load/vec4 v000001ca3b1d7a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.25, 8;
    %load/vec4 v000001ca3b1d9cf0_0;
    %nor/r;
    %and;
T_26.25;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %load/vec4 v000001ca3b1dc4a0_0;
    %store/vec4 v000001ca3b1d4b70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1dabf0_0;
    %cmp/u;
    %jmp/1 T_26.26, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1db190_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.31, 8;
    %load/vec4 v000001ca3b1dabf0_0;
    %nor/r;
    %and;
T_26.31;
    %cmp/u;
    %jmp/1 T_26.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.32, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %parti/s 1, 0, 2;
    %and;
T_26.32;
    %cmp/u;
    %jmp/1 T_26.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.33, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %parti/s 1, 1, 2;
    %and;
T_26.33;
    %cmp/u;
    %jmp/1 T_26.29, 6;
    %jmp T_26.30;
T_26.26 ;
    %load/vec4 v000001ca3b1db190_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.34, 8;
    %load/vec4 v000001ca3b1da970_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.36, 9;
    %load/vec4 v000001ca3b1d3590_0;
    %jmp/1 T_26.37, 9;
T_26.36 ; End of true expr.
    %load/vec4 v000001ca3b1dc400_0;
    %jmp/0 T_26.37, 9;
 ; End of false expr.
    %blend;
T_26.37;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %jmp/1 T_26.35, 8;
T_26.34 ; End of true expr.
    %load/vec4 v000001ca3b1dc4a0_0;
    %jmp/0 T_26.35, 8;
 ; End of false expr.
    %blend;
T_26.35;
    %store/vec4 v000001ca3b1d4b70_0, 0, 32;
    %jmp T_26.30;
T_26.27 ;
    %jmp T_26.30;
T_26.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b1d4b70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %jmp T_26.30;
T_26.29 ;
    %load/vec4 v000001ca3b1d80d0_0;
    %load/vec4 v000001ca3b1d8990_0;
    %inv;
    %and;
    %assign/vec4 v000001ca3b1d9610_0, 0;
    %load/vec4 v000001ca3b1dd760_0;
    %load/vec4 v000001ca3b1d8990_0;
    %and;
    %store/vec4 v000001ca3b1dd760_0, 0, 32;
    %jmp T_26.30;
T_26.30 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1d4b70_0;
    %assign/vec4 v000001ca3b1dbaa0_0, 0;
    %load/vec4 v000001ca3b1d4b70_0;
    %assign/vec4 v000001ca3b1dc4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1da970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db5f0_0, 0;
    %load/vec4 v000001ca3b1d4670_0;
    %assign/vec4 v000001ca3b1da790_0, 0;
    %load/vec4 v000001ca3b1d3f90_0;
    %assign/vec4 v000001ca3b1db050_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.40, 9;
    %load/vec4 v000001ca3b1d7a90_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_26.44, 12;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.44;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_26.43, 11;
    %load/vec4 v000001ca3b1d9390_0;
    %nor/r;
    %and;
T_26.43;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.42, 10;
    %load/vec4 v000001ca3b1d80d0_0;
    %load/vec4 v000001ca3b1d8990_0;
    %inv;
    %and;
    %or/r;
    %and;
T_26.42;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_26.41, 9;
    %load/vec4 v000001ca3b1d83f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_26.41;
    %and;
T_26.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.38, 8;
    %load/vec4 v000001ca3b1d83f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_26.45, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.46, 8;
T_26.45 ; End of true expr.
    %load/vec4 v000001ca3b1d83f0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_26.47, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_26.48, 9;
T_26.47 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.48, 9;
 ; End of false expr.
    %blend;
T_26.48;
    %jmp/0 T_26.46, 8;
 ; End of false expr.
    %blend;
T_26.46;
    %assign/vec4 v000001ca3b1d83f0_0, 0;
    %load/vec4 v000001ca3b1db050_0;
    %assign/vec4 v000001ca3b1db050_0, 0;
    %load/vec4 v000001ca3b1d83f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_26.49, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_26.50, 8;
T_26.49 ; End of true expr.
    %pushi/vec4 3, 0, 5;
    %jmp/0 T_26.50, 8;
 ; End of false expr.
    %blend;
T_26.50;
    %assign/vec4 v000001ca3b1da790_0, 0;
    %jmp T_26.39;
T_26.38 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.54, 10;
    %load/vec4 v000001ca3b1d7a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/1 T_26.55, 10;
    %load/vec4 v000001ca3b1d9cf0_0;
    %or;
T_26.55;
    %and;
T_26.54;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.53, 9;
    %load/vec4 v000001ca3b1d7f90_0;
    %and;
T_26.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.51, 8;
    %load/vec4 v000001ca3b1d80d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1d80d0_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d4b70_0;
    %load/vec4 v000001ca3b1d3f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.58, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_26.59, 8;
T_26.58 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_26.59, 8;
 ; End of false expr.
    %blend;
T_26.59;
    %add;
    %assign/vec4 v000001ca3b1dc4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %jmp T_26.57;
T_26.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d9cf0_0, 0;
T_26.57 ;
    %jmp T_26.52;
T_26.51 ;
    %load/vec4 v000001ca3b1d7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.60, 8;
    %load/vec4 v000001ca3b1d8710_0;
    %assign/vec4 v000001ca3b1d9390_0, 0;
    %load/vec4 v000001ca3b1d4b70_0;
    %load/vec4 v000001ca3b1d3f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.62, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_26.63, 8;
T_26.62 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_26.63, 8;
 ; End of false expr.
    %blend;
T_26.63;
    %add;
    %assign/vec4 v000001ca3b1dc4a0_0, 0;
    %load/vec4 v000001ca3b1d4df0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001ca3b1d4df0_0, 0;
    %load/vec4 v000001ca3b1d9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.64, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %load/vec4 v000001ca3b1d4b70_0;
    %load/vec4 v000001ca3b1d45d0_0;
    %add;
    %assign/vec4 v000001ca3b1dc4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %jmp T_26.65;
T_26.64 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %load/vec4 v000001ca3b1d9a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.66, 8;
    %load/vec4 v000001ca3b1d9bb0_0;
    %nor/r;
    %and;
T_26.66;
    %assign/vec4 v000001ca3b1daab0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.65 ;
T_26.60 ;
T_26.52 ;
T_26.39 ;
    %jmp T_26.24;
T_26.18 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.81, 8;
    %load/vec4 v000001ca3b1d82b0_0;
    %and;
T_26.81;
    %cmp/u;
    %jmp/1 T_26.67, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.82, 8;
    %load/vec4 v000001ca3b1dab50_0;
    %and;
T_26.82;
    %cmp/u;
    %jmp/1 T_26.68, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1db4b0_0;
    %cmp/u;
    %jmp/1 T_26.69, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.70, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.83, 8;
    %load/vec4 v000001ca3b1d9bb0_0;
    %and;
T_26.83;
    %cmp/u;
    %jmp/1 T_26.72, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.84, 8;
    %load/vec4 v000001ca3b1d91b0_0;
    %and;
T_26.84;
    %cmp/u;
    %jmp/1 T_26.73, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.85, 8;
    %load/vec4 v000001ca3b1d7e50_0;
    %and;
T_26.85;
    %cmp/u;
    %jmp/1 T_26.74, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1daf10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.86, 8;
    %load/vec4 v000001ca3b1d82b0_0;
    %nor/r;
    %and;
T_26.86;
    %cmp/u;
    %jmp/1 T_26.75, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da6f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.87, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_26.87;
    %cmp/u;
    %jmp/1 T_26.76, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1dafb0_0;
    %cmp/u;
    %jmp/1 T_26.77, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da6f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.88, 8;
    %pushi/vec4 0, 0, 1;
    %and;
T_26.88;
    %cmp/u;
    %jmp/1 T_26.78, 6;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %pad/u 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1d4210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d43f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1da290_0;
    %cmp/u;
    %jmp/1 T_26.89, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da0b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.93, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_26.93;
    %cmp/u;
    %jmp/1 T_26.90, 6;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.92;
T_26.89 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %jmp T_26.92;
T_26.90 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.92;
T_26.92 ;
    %pop/vec4 1;
    %jmp T_26.80;
T_26.67 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %pad/u 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1d4210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d43f0_0, 0;
    %load/vec4 v000001ca3b1dc540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.94, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %load/vec4 v000001ca3b1de020_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1ddc60_0;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.95;
T_26.94 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.98, 9;
    %load/vec4 v000001ca3b1dc0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_26.99, 9;
    %load/vec4 v000001ca3b1d7d10_0;
    %or;
T_26.99;
    %and;
T_26.98;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.96, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.103, 10;
    %load/vec4 v000001ca3b1d8990_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_26.103;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.102, 9;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.102;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.100, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.101;
T_26.100 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.101 ;
T_26.96 ;
T_26.95 ;
    %jmp T_26.80;
T_26.68 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d7950_0;
    %cmp/u;
    %jmp/1 T_26.104, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8cb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.109, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_26.109;
    %cmp/u;
    %jmp/1 T_26.105, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8d50_0;
    %cmp/u;
    %jmp/1 T_26.106, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9b10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.110, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_26.110;
    %cmp/u;
    %jmp/1 T_26.107, 6;
    %jmp T_26.108;
T_26.104 ;
    %load/vec4 v000001ca3b1d4030_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.108;
T_26.105 ;
    %load/vec4 v000001ca3b1d4030_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.108;
T_26.106 ;
    %load/vec4 v000001ca3b1d4df0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.108;
T_26.107 ;
    %load/vec4 v000001ca3b1d4df0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.108;
T_26.108 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.69 ;
    %load/vec4 v000001ca3b1d99d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.111, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.112, 8;
T_26.111 ; End of true expr.
    %load/vec4 v000001ca3b1dbaa0_0;
    %jmp/0 T_26.112, 8;
 ; End of false expr.
    %blend;
T_26.112;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d4530_0;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.70 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.71 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %load/vec4 v000001ca3b1da790_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %or;
    %pad/u 5;
    %assign/vec4 v000001ca3b1da790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.72 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1d9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.73 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1d8990_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %pushi/vec4 0, 0, 32;
    %or;
    %assign/vec4 v000001ca3b1d8990_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.74 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1dbf00_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dbf00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.75 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %jmp T_26.80;
T_26.76 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %load/vec4 v000001ca3b1d48f0_0;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.77 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %load/vec4 v000001ca3b1da6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.115, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_26.115;
    %flag_set/vec4 8;
    %jmp/0 T_26.113, 8;
    %load/vec4 v000001ca3b1d48f0_0;
    %pad/u 32;
    %jmp/1 T_26.114, 8;
T_26.113 ; End of true expr.
    %load/vec4 v000001ca3b1d4530_0;
    %jmp/0 T_26.114, 8;
 ; End of false expr.
    %blend;
T_26.114;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.78 ;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %load/vec4 v000001ca3b1d3450_0;
    %assign/vec4 v000001ca3b1d4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d3bd0_0, 0;
    %load/vec4 v000001ca3b1da6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.118, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_26.118;
    %flag_set/vec4 8;
    %jmp/0 T_26.116, 8;
    %load/vec4 v000001ca3b1d48f0_0;
    %pad/u 32;
    %jmp/1 T_26.117, 8;
T_26.116 ; End of true expr.
    %load/vec4 v000001ca3b1d4530_0;
    %jmp/0 T_26.117, 8;
 ; End of false expr.
    %blend;
T_26.117;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.80;
T_26.80 ;
    %pop/vec4 1;
    %jmp T_26.24;
T_26.19 ;
    %load/vec4 v000001ca3b1d3810_0;
    %pad/u 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1dcae0_0, 0;
    %load/vec4 v000001ca3b1d3810_0;
    %assign/vec4 v000001ca3b1d4210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d43f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.124, 8;
    %load/vec4 v000001ca3b1d82b0_0;
    %and;
T_26.124;
    %cmp/u;
    %jmp/1 T_26.119, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da290_0;
    %cmp/u;
    %jmp/1 T_26.120, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1da0b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.125, 8;
    %pushi/vec4 1, 0, 1;
    %and;
T_26.125;
    %cmp/u;
    %jmp/1 T_26.121, 6;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.123;
T_26.119 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %load/vec4 v000001ca3b1dc540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.126, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %load/vec4 v000001ca3b1de020_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1ddc60_0;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.127;
T_26.126 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.130, 9;
    %load/vec4 v000001ca3b1dc0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_26.131, 9;
    %load/vec4 v000001ca3b1d7d10_0;
    %or;
T_26.131;
    %and;
T_26.130;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.128, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dc220_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.135, 10;
    %load/vec4 v000001ca3b1d8990_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_26.135;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.134, 9;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.134;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.132, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.133;
T_26.132 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.133 ;
T_26.128 ;
T_26.127 ;
    %jmp T_26.123;
T_26.120 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %jmp T_26.123;
T_26.121 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.123;
T_26.123 ;
    %pop/vec4 1;
    %jmp T_26.24;
T_26.20 ;
    %load/vec4 v000001ca3b1dbaa0_0;
    %load/vec4 v000001ca3b1d4530_0;
    %add;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1d88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.136, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca3b1da790_0, 0;
    %load/vec4 v000001ca3b1d3630_0;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1d3630_0;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %load/vec4 v000001ca3b1da830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.138, 8;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.138 ;
    %load/vec4 v000001ca3b1d3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.140, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1d7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1dccc0_0, 0, 1;
T_26.140 ;
    %jmp T_26.137;
T_26.136 ;
    %load/vec4 v000001ca3b1d9a70_0;
    %assign/vec4 v000001ca3b1dabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1da970_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.137 ;
    %jmp T_26.24;
T_26.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1dcc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.142, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %jmp T_26.143;
T_26.142 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.146, 9;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ca3b1dcc20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_26.146;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.144, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d79f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.151, 8;
    %load/vec4 v000001ca3b1d9d90_0;
    %or;
T_26.151;
    %cmp/u;
    %jmp/1 T_26.147, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8210_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.152, 8;
    %load/vec4 v000001ca3b1d8e90_0;
    %or;
T_26.152;
    %cmp/u;
    %jmp/1 T_26.148, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8670_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.153, 8;
    %load/vec4 v000001ca3b1d9e30_0;
    %or;
T_26.153;
    %cmp/u;
    %jmp/1 T_26.149, 6;
    %jmp T_26.150;
T_26.147 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.150;
T_26.148 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.150;
T_26.149 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.150;
T_26.150 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1dcc20_0;
    %subi 4, 0, 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
    %jmp T_26.145;
T_26.144 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d79f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.158, 8;
    %load/vec4 v000001ca3b1d9d90_0;
    %or;
T_26.158;
    %cmp/u;
    %jmp/1 T_26.154, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8210_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.159, 8;
    %load/vec4 v000001ca3b1d8e90_0;
    %or;
T_26.159;
    %cmp/u;
    %jmp/1 T_26.155, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8670_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.160, 8;
    %load/vec4 v000001ca3b1d9e30_0;
    %or;
T_26.160;
    %cmp/u;
    %jmp/1 T_26.156, 6;
    %jmp T_26.157;
T_26.154 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.157;
T_26.155 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.157;
T_26.156 ;
    %load/vec4 v000001ca3b1dba00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %jmp T_26.157;
T_26.157 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1dcc20_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001ca3b1dcc20_0, 0;
T_26.145 ;
T_26.143 ;
    %jmp T_26.24;
T_26.22 ;
    %load/vec4 v000001ca3b1daab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_26.163, 8;
    %load/vec4 v000001ca3b1da830_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.163;
    %jmp/0xz  T_26.161, 8;
    %load/vec4 v000001ca3b1db370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.164, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9c50_0;
    %cmp/u;
    %jmp/1 T_26.166, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d9f70_0;
    %cmp/u;
    %jmp/1 T_26.167, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8fd0_0;
    %cmp/u;
    %jmp/1 T_26.168, 6;
    %jmp T_26.169;
T_26.166 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.169;
T_26.167 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.169;
T_26.168 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.169;
T_26.169 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1d4530_0;
    %add;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1dbbe0_0, 0, 1;
T_26.164 ;
    %load/vec4 v000001ca3b1daab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.172, 9;
    %load/vec4 v000001ca3b1da830_0;
    %and;
T_26.172;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.170, 8;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d4a30_0, 0;
T_26.170 ;
T_26.161 ;
    %jmp T_26.24;
T_26.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db190_0, 0;
    %load/vec4 v000001ca3b1daab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_26.175, 8;
    %load/vec4 v000001ca3b1da830_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.175;
    %jmp/0xz  T_26.173, 8;
    %load/vec4 v000001ca3b1db230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.176, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1d94d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.182, 8;
    %load/vec4 v000001ca3b1d92f0_0;
    %or;
T_26.182;
    %cmp/u;
    %jmp/1 T_26.178, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8350_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.183, 8;
    %load/vec4 v000001ca3b1d8170_0;
    %or;
T_26.183;
    %cmp/u;
    %jmp/1 T_26.179, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1d8c10_0;
    %cmp/u;
    %jmp/1 T_26.180, 6;
    %jmp T_26.181;
T_26.178 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.181;
T_26.179 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.181;
T_26.180 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1dc7c0_0, 0;
    %jmp T_26.181;
T_26.181 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1da650_0;
    %assign/vec4 v000001ca3b1dae70_0, 0;
    %load/vec4 v000001ca3b1d8350_0;
    %assign/vec4 v000001ca3b1db730_0, 0;
    %load/vec4 v000001ca3b1d94d0_0;
    %assign/vec4 v000001ca3b1db5f0_0, 0;
    %load/vec4 v000001ca3b1dba00_0;
    %load/vec4 v000001ca3b1d4530_0;
    %add;
    %assign/vec4 v000001ca3b1dba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1dbd20_0, 0, 1;
T_26.176 ;
    %load/vec4 v000001ca3b1daab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.186, 9;
    %load/vec4 v000001ca3b1da830_0;
    %and;
T_26.186;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.184, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ca3b1dae70_0;
    %cmp/u;
    %jmp/1 T_26.187, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1db730_0;
    %cmp/u;
    %jmp/1 T_26.188, 6;
    %dup/vec4;
    %load/vec4 v000001ca3b1db5f0_0;
    %cmp/u;
    %jmp/1 T_26.189, 6;
    %jmp T_26.190;
T_26.187 ;
    %load/vec4 v000001ca3b1dbc80_0;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.190;
T_26.188 ;
    %load/vec4 v000001ca3b1dbc80_0;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.190;
T_26.189 ;
    %load/vec4 v000001ca3b1dbc80_0;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %assign/vec4 v000001ca3b1dc400_0, 0;
    %jmp T_26.190;
T_26.190 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1d4a30_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.184 ;
T_26.173 ;
    %jmp T_26.24;
T_26.24 ;
    %pop/vec4 1;
T_26.15 ;
    %load/vec4 v000001ca3b1dd760_0;
    %load/vec4 v000001ca3b1d8030_0;
    %or;
    %store/vec4 v000001ca3b1dd760_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.193, 9;
    %load/vec4 v000001ca3b1dbf00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.193;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.191, 8;
    %load/vec4 v000001ca3b1dbf00_0;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.194, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
T_26.194 ;
T_26.191 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.199, 10;
    %load/vec4 v000001ca3b1dbb40_0;
    %and;
T_26.199;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.198, 9;
    %load/vec4 v000001ca3b1db230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_26.200, 9;
    %load/vec4 v000001ca3b1db370_0;
    %or;
T_26.200;
    %and;
T_26.198;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.196, 8;
    %load/vec4 v000001ca3b1dc7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_26.203, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.203;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.201, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.207, 10;
    %load/vec4 v000001ca3b1d8990_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_26.207;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.206, 9;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.206;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.204, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
    %jmp T_26.205;
T_26.204 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.205 ;
T_26.201 ;
    %load/vec4 v000001ca3b1dc7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_26.210, 4;
    %load/vec4 v000001ca3b1dba00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.210;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.208, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.214, 10;
    %load/vec4 v000001ca3b1d8990_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_26.214;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.213, 9;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.213;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.211, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
    %jmp T_26.212;
T_26.211 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.212 ;
T_26.208 ;
T_26.196 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_26.219, 11;
    %load/vec4 v000001ca3b1dbb40_0;
    %and;
T_26.219;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.218, 10;
    %load/vec4 v000001ca3b1dad30_0;
    %and;
T_26.218;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.217, 9;
    %load/vec4 v000001ca3b1dbaa0_0;
    %parti/s 1, 0, 2;
    %and;
T_26.217;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.215, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.223, 10;
    %load/vec4 v000001ca3b1d8990_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_26.223;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.222, 9;
    %load/vec4 v000001ca3b1d8710_0;
    %nor/r;
    %and;
T_26.222;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.220, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b1dd760_0, 4, 1;
    %jmp T_26.221;
T_26.220 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001ca3b1d40d0_0, 0;
T_26.221 ;
T_26.215 ;
    %load/vec4 v000001ca3b1dbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_26.226, 8;
    %load/vec4 v000001ca3b1da830_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.226;
    %jmp/0xz  T_26.224, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1daab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1db370_0, 0;
T_26.224 ;
    %load/vec4 v000001ca3b1dccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.227, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1dad30_0, 0;
T_26.227 ;
    %load/vec4 v000001ca3b1dbd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.229, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db230_0, 0;
T_26.229 ;
    %load/vec4 v000001ca3b1dbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.231, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1db370_0, 0;
T_26.231 ;
    %load/vec4 v000001ca3b1dd760_0;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %assign/vec4 v000001ca3b1d80d0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ca3b1d4b70_0, 0, 32;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ca3b1d09c0;
T_27 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1fa4a0_0;
    %assign/vec4 v000001ca3b1f8920_0, 0;
    %load/vec4 v000001ca3b1fa5e0_0;
    %assign/vec4 v000001ca3b1f9500_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ca3b1d09c0;
T_28 ;
    %wait E_000001ca3b1217a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1f8c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1fa2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1fa540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1fa400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1f90a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1f9640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1fad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1f9460_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %store/vec4 v000001ca3b1fa9a0_0, 0, 8;
    %load/vec4 v000001ca3b1f8f60_0;
    %store/vec4 v000001ca3b1f9000_0, 0, 8;
    %load/vec4 v000001ca3b1f8ec0_0;
    %store/vec4 v000001ca3b1facc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1f93c0_0, 0, 1;
    %load/vec4 v000001ca3b1f9d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000001ca3b1fa4a0_0;
    %load/vec4 v000001ca3b1fa860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f8ce0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_28.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 3;
    %cmp/z;
    %jmp/1 T_28.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_28.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 6, 3;
    %cmp/z;
    %jmp/1 T_28.5, 4;
    %jmp T_28.6;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b1f8c40_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1f90a0_0, 0, 1;
    %load/vec4 v000001ca3b1f9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1fa9a0_0, 0, 8;
    %load/vec4 v000001ca3b1f8ec0_0;
    %load/vec4 v000001ca3b1f8ec0_0;
    %or/r;
    %pad/u 4;
    %sub;
    %store/vec4 v000001ca3b1facc0_0, 0, 4;
    %jmp T_28.8;
T_28.7 ;
    %load/vec4 v000001ca3b1f8f60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001ca3b1f8880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1f9000_0, 0, 8;
T_28.8 ;
    %load/vec4 v000001ca3b1facc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1f93c0_0, 0, 1;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1f8c40_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa2c0_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa540_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa400_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ca3b1f90a0_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ca3b1f9640_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b1fad60_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1f9460_0, 0, 1;
    %load/vec4 v000001ca3b1f9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v000001ca3b1fa9a0_0, 0, 8;
    %load/vec4 v000001ca3b1f8ec0_0;
    %load/vec4 v000001ca3b1f8ec0_0;
    %or/r;
    %concati/vec4 0, 0, 2;
    %pad/u 4;
    %sub;
    %store/vec4 v000001ca3b1facc0_0, 0, 4;
    %jmp T_28.10;
T_28.9 ;
    %load/vec4 v000001ca3b1f8f60_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001ca3b1f8d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1fab80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f8880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f9f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1f9000_0, 0, 8;
T_28.10 ;
    %load/vec4 v000001ca3b1facc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1f93c0_0, 0, 1;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1f8c40_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa2c0_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa540_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa400_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ca3b1f90a0_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ca3b1f9640_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b1fad60_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1f9460_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v000001ca3b1fa9a0_0, 0, 8;
    %load/vec4 v000001ca3b1f8f60_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001ca3b1f8d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1fab80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f8880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f9f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1f9000_0, 0, 8;
    %load/vec4 v000001ca3b1f8ec0_0;
    %load/vec4 v000001ca3b1f8ec0_0;
    %or/r;
    %concati/vec4 0, 0, 2;
    %pad/u 4;
    %sub;
    %store/vec4 v000001ca3b1facc0_0, 0, 4;
    %load/vec4 v000001ca3b1facc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1f93c0_0, 0, 1;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1f8c40_0, 0, 1;
    %load/vec4 v000001ca3b1fa7c0_0;
    %nor/r;
    %store/vec4 v000001ca3b1fa2c0_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b1f90a0_0, 0, 1;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1f9640_0, 0, 1;
    %load/vec4 v000001ca3b1f9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v000001ca3b1faae0_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001ca3b1fa9a0_0, 0, 8;
    %load/vec4 v000001ca3b1f8ec0_0;
    %load/vec4 v000001ca3b1f8ec0_0;
    %or/r;
    %concati/vec4 0, 0, 1;
    %pad/u 4;
    %sub;
    %store/vec4 v000001ca3b1facc0_0, 0, 4;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v000001ca3b1f8f60_0;
    %parti/s 6, 0, 2;
    %load/vec4 v000001ca3b1f8880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1f9f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ca3b1f9000_0, 0, 8;
T_28.12 ;
    %load/vec4 v000001ca3b1facc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1f93c0_0, 0, 1;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001ca3b1d09c0;
T_29 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1f96e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f91e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f9280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1f8ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1f9d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fa5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fa180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f8ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fa860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fa4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fa7c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001ca3b1f93c0_0;
    %assign/vec4 v000001ca3b1f91e0_0, 0;
    %load/vec4 v000001ca3b1fa4a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.2, 8;
    %load/vec4 v000001ca3b1f91e0_0;
    %pad/u 2;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %pad/u 1;
    %assign/vec4 v000001ca3b1fac20_0, 0;
    %load/vec4 v000001ca3b1f9d20_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v000001ca3b1f9280_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_29.6, 8;
    %load/vec4 v000001ca3b1f9dc0_0;
    %nor/r;
    %and;
T_29.6;
    %assign/vec4 v000001ca3b1f9280_0, 0;
    %load/vec4 v000001ca3b1f9d20_0;
    %load/vec4 v000001ca3b1f9280_0;
    %pad/u 4;
    %sub;
    %assign/vec4 v000001ca3b1f9d20_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v000001ca3b1f8ec0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v000001ca3b1f9280_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_29.9, 8;
    %load/vec4 v000001ca3b1f9dc0_0;
    %nor/r;
    %and;
T_29.9;
    %assign/vec4 v000001ca3b1f9280_0, 0;
    %load/vec4 v000001ca3b1fa9a0_0;
    %assign/vec4 v000001ca3b1faae0_0, 0;
    %load/vec4 v000001ca3b1f9000_0;
    %assign/vec4 v000001ca3b1f8f60_0, 0;
    %load/vec4 v000001ca3b1facc0_0;
    %assign/vec4 v000001ca3b1f8ec0_0, 0;
T_29.7 ;
T_29.5 ;
    %load/vec4 v000001ca3b1f9fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.12, 9;
    %load/vec4 v000001ca3b1fa720_0;
    %and;
T_29.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f9280_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca3b1f8ec0_0, 0;
    %load/vec4 v000001ca3b1f9c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.13, 8;
    %load/vec4 v000001ca3b1f9a00_0;
    %jmp/1 T_29.14, 8;
T_29.13 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_29.14, 8;
 ; End of false expr.
    %blend;
T_29.14;
    %pad/u 4;
    %assign/vec4 v000001ca3b1f9d20_0, 0;
    %load/vec4 v000001ca3b1f9a00_0;
    %assign/vec4 v000001ca3b1faae0_0, 0;
    %load/vec4 v000001ca3b1f89c0_0;
    %assign/vec4 v000001ca3b1fa5e0_0, 0;
    %load/vec4 v000001ca3b1fafe0_0;
    %assign/vec4 v000001ca3b1fa180_0, 0;
    %load/vec4 v000001ca3b1fae00_0;
    %assign/vec4 v000001ca3b1f8ce0_0, 0;
    %load/vec4 v000001ca3b1f9be0_0;
    %assign/vec4 v000001ca3b1fa860_0, 0;
    %load/vec4 v000001ca3b1f9140_0;
    %assign/vec4 v000001ca3b1fa4a0_0, 0;
    %load/vec4 v000001ca3b1f9c80_0;
    %assign/vec4 v000001ca3b1fa7c0_0, 0;
T_29.10 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001ca3b1d0ce0;
T_30 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1fb300_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_30.0, 8;
    %load/vec4 v000001ca3b1fbb20_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_30.0;
    %assign/vec4 v000001ca3b1fd880_0, 0;
    %load/vec4 v000001ca3b1fde20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.1, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fd880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fbc60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fd600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fd100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fc2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb6c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca3b1fc3e0_0, 0;
    %jmp T_30.2;
T_30.1 ;
    %load/vec4 v000001ca3b1fbb20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.3, 8;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001ca3b1fb080_0, 0;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001ca3b1fbc60_0, 0;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001ca3b1fd100_0, 0;
T_30.3 ;
    %load/vec4 v000001ca3b1fbb20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v000001ca3b1fd600_0, 0;
T_30.5 ;
    %load/vec4 v000001ca3b1fbb20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 22, 6;
    %assign/vec4 v000001ca3b1fc2a0_0, 0;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 21, 6;
    %assign/vec4 v000001ca3b1fd6a0_0, 0;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 20, 6;
    %assign/vec4 v000001ca3b1fb6c0_0, 0;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v000001ca3b1fc3e0_0, 0;
T_30.7 ;
    %load/vec4 v000001ca3b1fbb20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %load/vec4 v000001ca3b1fcc00_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001ca3b1fb300_0, 0;
T_30.9 ;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001ca3b1d0ce0;
T_31 ;
    %wait E_000001ca3b121760;
    %load/vec4 v000001ca3b202690_0;
    %assign/vec4 v000001ca3b201650_0, 0;
    %load/vec4 v000001ca3b2011f0_0;
    %assign/vec4 v000001ca3b202370_0, 0;
    %load/vec4 v000001ca3b201f10_0;
    %assign/vec4 v000001ca3b201dd0_0, 0;
    %load/vec4 v000001ca3b2016f0_0;
    %assign/vec4 v000001ca3b200b10_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ca3b1d0ce0;
T_32 ;
    %wait E_000001ca3b121860;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b200d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %load/vec4 v000001ca3b1fde20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_32.2, 8;
    %load/vec4 v000001ca3b1fd880_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.2;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b200d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fd9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fc8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb1c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.5, 9;
    %load/vec4 v000001ca3b1fca20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.3, 8;
    %load/vec4 v000001ca3b1fbf80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1fd420_0, 4, 5;
T_32.3 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.8, 9;
    %load/vec4 v000001ca3b1fca20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000001ca3b1fbf80_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1fd420_0, 4, 5;
T_32.6 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.11, 9;
    %load/vec4 v000001ca3b1fca20_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v000001ca3b1fbf80_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1fd420_0, 4, 5;
T_32.9 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.14, 9;
    %load/vec4 v000001ca3b1fca20_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v000001ca3b1fbf80_0;
    %load/vec4 v000001ca3b1fd420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ca3b1fdce0_0, 0;
    %load/vec4 v000001ca3b1fdc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.15, 8;
    %load/vec4 v000001ca3b1fdec0_0;
    %addi 4, 0, 24;
    %jmp/1 T_32.16, 8;
T_32.15 ; End of true expr.
    %load/vec4 v000001ca3b1fc0c0_0;
    %jmp/0 T_32.16, 8;
 ; End of false expr.
    %blend;
T_32.16;
    %assign/vec4 v000001ca3b1fdec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fd9c0_0, 0;
    %load/vec4 v000001ca3b1fdc40_0;
    %assign/vec4 v000001ca3b1fdf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fdc40_0, 0;
T_32.12 ;
    %load/vec4 v000001ca3b1fda60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fdf60_0, 0;
T_32.17 ;
    %load/vec4 v000001ca3b1fd920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %jmp T_32.32;
T_32.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.33 ;
    %jmp T_32.32;
T_32.20 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.35, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b200d90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.35 ;
    %jmp T_32.32;
T_32.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.37 ;
    %jmp T_32.32;
T_32.22 ;
    %load/vec4 v000001ca3b1fcb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b200d90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.39 ;
    %jmp T_32.32;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fdc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fc2a0_0;
    %load/vec4 v000001ca3b1fd6a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %jmp T_32.45;
T_32.41 ;
    %pushi/vec4 237, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %jmp T_32.45;
T_32.42 ;
    %pushi/vec4 235, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %jmp T_32.45;
T_32.43 ;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %jmp T_32.45;
T_32.44 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %jmp T_32.45;
T_32.45 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.46 ;
    %jmp T_32.32;
T_32.24 ;
    %load/vec4 v000001ca3b1fda60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.50, 9;
    %load/vec4 v000001ca3b1fdd80_0;
    %nor/r;
    %and;
T_32.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fc0c0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %load/vec4 v000001ca3b1fd6a0_0;
    %assign/vec4 v000001ca3b1fb120_0, 0;
    %load/vec4 v000001ca3b1fc2a0_0;
    %assign/vec4 v000001ca3b1fd560_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.51, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.51 ;
T_32.48 ;
    %jmp T_32.32;
T_32.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fc0c0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.53, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.53 ;
    %jmp T_32.32;
T_32.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fc0c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.55, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %load/vec4 v000001ca3b1fd6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_32.59, 8;
    %load/vec4 v000001ca3b1fc2a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.59;
    %jmp/0 T_32.57, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_32.58, 8;
T_32.57 ; End of true expr.
    %pushi/vec4 9, 0, 5;
    %jmp/0 T_32.58, 8;
 ; End of false expr.
    %blend;
T_32.58;
    %pad/s 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.55 ;
    %jmp T_32.32;
T_32.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fb6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.60, 8;
    %pushi/vec4 165, 0, 8;
    %jmp/1 T_32.61, 8;
T_32.60 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_32.61, 8;
 ; End of false expr.
    %blend;
T_32.61;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb1c0_0, 0;
    %load/vec4 v000001ca3b1fc3e0_0;
    %pad/u 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.62 ;
    %jmp T_32.32;
T_32.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.64 ;
    %jmp T_32.32;
T_32.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1fc980_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.66 ;
    %jmp T_32.32;
T_32.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.68, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.68 ;
    %jmp T_32.32;
T_32.31 ;
    %load/vec4 v000001ca3b1fdf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_32.72, 8;
    %load/vec4 v000001ca3b1fda60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.72;
    %jmp/0xz  T_32.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca3b1fbbc0_0, 0;
    %load/vec4 v000001ca3b1fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.73, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb260_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
T_32.73 ;
T_32.70 ;
    %jmp T_32.32;
T_32.32 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b1fdba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fdc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fd9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b200d90_0, 0;
    %load/vec4 v000001ca3b1fb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.77, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
    %jmp T_32.78;
T_32.77 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca3b1fd920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fd560_0, 0;
T_32.78 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1fb1c0_0, 0;
T_32.75 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001ca3b1d0060;
T_33 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1f7020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ca3b1f86a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001ca3b1f64e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001ca3b1f6300_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1f86a0_0, 4, 5;
T_33.2 ;
    %load/vec4 v000001ca3b1f64e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v000001ca3b1f6300_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1f86a0_0, 4, 5;
T_33.4 ;
    %load/vec4 v000001ca3b1f64e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v000001ca3b1f6300_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1f86a0_0, 4, 5;
T_33.6 ;
    %load/vec4 v000001ca3b1f64e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %load/vec4 v000001ca3b1f6300_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b1f86a0_0, 4, 5;
T_33.8 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ca3b1d0060;
T_34 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1f7020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1f6080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f8740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1f7fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1f75c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f6260_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001ca3b1f8740_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca3b1f8740_0, 0;
    %load/vec4 v000001ca3b1f7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f6260_0, 0;
T_34.2 ;
    %load/vec4 v000001ca3b1f6080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %load/vec4 v000001ca3b1f86a0_0;
    %load/vec4 v000001ca3b1f8740_0;
    %cmp/u;
    %jmp/0xz  T_34.9, 5;
    %load/vec4 v000001ca3b1f6b20_0;
    %load/vec4 v000001ca3b1f7fc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ca3b1f7fc0_0, 0;
    %load/vec4 v000001ca3b1f6080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ca3b1f6080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f8740_0, 0;
T_34.9 ;
    %jmp T_34.8;
T_34.4 ;
    %load/vec4 v000001ca3b1f6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca3b1f6080_0, 0;
T_34.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f8740_0, 0;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v000001ca3b1f86a0_0;
    %load/vec4 v000001ca3b1f8740_0;
    %muli 2, 0, 32;
    %cmp/u;
    %jmp/0xz  T_34.13, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca3b1f6080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f8740_0, 0;
T_34.13 ;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v000001ca3b1f86a0_0;
    %load/vec4 v000001ca3b1f8740_0;
    %cmp/u;
    %jmp/0xz  T_34.15, 5;
    %load/vec4 v000001ca3b1f7fc0_0;
    %assign/vec4 v000001ca3b1f75c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f6260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1f6080_0, 0;
T_34.15 ;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001ca3b1d0060;
T_35 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1f64e0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f6620_0, 0;
T_35.0 ;
    %load/vec4 v000001ca3b1f81a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca3b1f81a0_0, 0;
    %load/vec4 v000001ca3b1f7020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v000001ca3b1f6760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1f7980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f81a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f6620_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v000001ca3b1f6620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.6, 9;
    %load/vec4 v000001ca3b1f7980_0;
    %nor/r;
    %and;
T_35.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v000001ca3b1f6760_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ca3b1f7980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f81a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f6620_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v000001ca3b1f78e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.9, 9;
    %load/vec4 v000001ca3b1f7980_0;
    %nor/r;
    %and;
T_35.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ca3b1f6120_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f6760_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ca3b1f7980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f81a0_0, 0;
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v000001ca3b1f86a0_0;
    %load/vec4 v000001ca3b1f81a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_35.12, 5;
    %load/vec4 v000001ca3b1f7980_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ca3b1f6760_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ca3b1f6760_0, 0;
    %load/vec4 v000001ca3b1f7980_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ca3b1f7980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b1f81a0_0, 0;
T_35.10 ;
T_35.8 ;
T_35.5 ;
T_35.3 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ca3b1d0e70;
T_36 ;
    %vpi_call 7 129 "$readmemh", "image.hex", v000001ca3b1f5d10 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000001ca3b1d0e70;
T_37 ;
    %wait E_000001ca3b1214e0;
    %load/vec4 v000001ca3b1f4e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ca3b1f4a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f4eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1f4c30_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001ca3b1f5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001ca3b1f4a50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1f5d10, 4;
    %assign/vec4 v000001ca3b1f4c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f4eb0_0, 0;
    %load/vec4 v000001ca3b1f4a50_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_37.4, 8;
    %load/vec4 v000001ca3b1f4a50_0;
    %addi 1, 0, 11;
    %jmp/1 T_37.5, 8;
T_37.4 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_37.5, 8;
 ; End of false expr.
    %blend;
T_37.5;
    %assign/vec4 v000001ca3b1f4a50_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000001ca3b1f4a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.7, 8;
T_37.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_37.7, 8;
 ; End of false expr.
    %blend;
T_37.7;
    %assign/vec4 v000001ca3b1f4eb0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001ca3b1d01f0;
T_38 ;
    %wait E_000001ca3b1214e0;
    %load/vec4 v000001ca3b1de8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1de700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1de660_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001ca3b1df2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.4, 9;
    %load/vec4 v000001ca3b1df1a0_0;
    %nor/r;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001ca3b1deca0_0;
    %load/vec4 v000001ca3b1de700_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1de340, 0, 4;
    %load/vec4 v000001ca3b1de700_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ca3b1de700_0, 0;
    %load/vec4 v000001ca3b1de700_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000001ca3b1de700_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %pad/u 4;
    %assign/vec4 v000001ca3b1de660_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001ca3b1d01f0;
T_39 ;
    %wait E_000001ca3b1214e0;
    %load/vec4 v000001ca3b1df560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1de840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca3b1df240_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001ca3b1df060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.4, 9;
    %load/vec4 v000001ca3b1df6a0_0;
    %nor/r;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001ca3b1de840_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ca3b1de840_0, 0;
    %load/vec4 v000001ca3b1de840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000001ca3b1de840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %pad/u 4;
    %assign/vec4 v000001ca3b1df240_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001ca3b1d01f0;
T_40 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1de840_0;
    %assign/vec4 v000001ca3b1dede0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_000001ca3b1d01f0;
T_41 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1de7a0_0;
    %load/vec4 v000001ca3b1df240_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v000001ca3b1de7a0_0, 0;
    %assign/vec4 v000001ca3b1de980_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_000001ca3b1d01f0;
T_42 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1dee80_0;
    %load/vec4 v000001ca3b1de660_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v000001ca3b1dee80_0, 0;
    %assign/vec4 v000001ca3b1de160_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_000001ca3b1d01f0;
T_43 ;
    %wait E_000001ca3b120ea0;
    %load/vec4 v000001ca3b1de660_0;
    %load/vec4 v000001ca3b1de980_0;
    %parti/s 2, 2, 3;
    %inv;
    %load/vec4 v000001ca3b1de980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1df1a0_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001ca3b1d01f0;
T_44 ;
    %wait E_000001ca3b121160;
    %load/vec4 v000001ca3b1df240_0;
    %load/vec4 v000001ca3b1de160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ca3b1df6a0_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000001ca3b1d0380;
T_45 ;
    %wait E_000001ca3b1214e0;
    %load/vec4 v000001ca3b1f5770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 42;
    %split/vec4 2;
    %assign/vec4 v000001ca3b1f4910_0, 0;
    %split/vec4 21;
    %assign/vec4 v000001ca3b1f4d70_0, 0;
    %split/vec4 10;
    %assign/vec4 v000001ca3b1f5c70_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f5ef0_0, 0;
    %pushi/vec4 0, 0, 72;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f56d0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f5a90_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f5630_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f5e50_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f5590_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f5310_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f53b0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001ca3b1f4f50_0, 0;
    %assign/vec4 v000001ca3b1f5450_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001ca3b1f4af0_0;
    %assign/vec4 v000001ca3b1f4910_0, 0;
    %load/vec4 v000001ca3b1f4af0_0;
    %load/vec4 v000001ca3b1f4910_0;
    %cmp/ne;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3b1f4d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v000001ca3b1f4870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.6, 9;
    %load/vec4 v000001ca3b1f5ef0_0;
    %and;
T_45.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v000001ca3b1f4f50_0;
    %assign/vec4 v000001ca3b1f5450_0, 0;
    %load/vec4 v000001ca3b1f53b0_0;
    %assign/vec4 v000001ca3b1f4f50_0, 0;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1f54f0, 4;
    %assign/vec4 v000001ca3b1f53b0_0, 0;
    %load/vec4 v000001ca3b1f5590_0;
    %assign/vec4 v000001ca3b1f5310_0, 0;
    %load/vec4 v000001ca3b1f5e50_0;
    %assign/vec4 v000001ca3b1f5590_0, 0;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1f29d0, 4;
    %assign/vec4 v000001ca3b1f5e50_0, 0;
    %load/vec4 v000001ca3b1f5a90_0;
    %assign/vec4 v000001ca3b1f5630_0, 0;
    %load/vec4 v000001ca3b1f56d0_0;
    %assign/vec4 v000001ca3b1f5a90_0, 0;
    %load/vec4 v000001ca3b1f5bd0_0;
    %assign/vec4 v000001ca3b1f56d0_0, 0;
    %load/vec4 v000001ca3b1f5bd0_0;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1f29d0, 0, 4;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca3b1f29d0, 4;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1f54f0, 0, 4;
    %load/vec4 v000001ca3b1f5c70_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.7, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_45.8, 8;
T_45.7 ; End of true expr.
    %load/vec4 v000001ca3b1f5c70_0;
    %addi 1, 0, 10;
    %jmp/0 T_45.8, 8;
 ; End of false expr.
    %blend;
T_45.8;
    %assign/vec4 v000001ca3b1f5c70_0, 0;
    %load/vec4 v000001ca3b1f4d70_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001ca3b1f4d70_0, 0;
    %load/vec4 v000001ca3b1f4af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %load/vec4 v000001ca3b1f5bd0_0;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %jmp T_45.13;
T_45.9 ;
    %load/vec4 v000001ca3b1f5bd0_0;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %jmp T_45.13;
T_45.10 ;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v000001ca3b1f5bd0_0;
    %sub;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %jmp T_45.13;
T_45.11 ;
    %load/vec4 v000001ca3b1f4d70_0;
    %pad/u 32;
    %cmpi/u 2051, 0, 32;
    %jmp/0xz  T_45.14, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
    %jmp T_45.15;
T_45.14 ;
    %load/vec4 v000001ca3b1f2930_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v000001ca3b1f49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
T_45.15 ;
    %jmp T_45.13;
T_45.13 ;
    %pop/vec4 1;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1f4b90_0, 0;
T_45.5 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001ca3b1d0830;
T_46 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1f7ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1f7c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1f68a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3b1f77a0_0, 0;
    %pushi/vec4 2155905152, 0, 39;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1f63a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001ca3b1f7c00_0;
    %assign/vec4 v000001ca3b1f68a0_0, 0;
    %load/vec4 v000001ca3b1f69e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_46.5, 10;
    %load/vec4 v000001ca3b1f7ac0_0;
    %or/r;
    %and;
T_46.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.4, 9;
    %load/vec4 v000001ca3b1f7e80_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_46.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001ca3b1f6a80_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001ca3b1f7c00_0, 0;
T_46.2 ;
    %load/vec4 v000001ca3b1f7c00_0;
    %load/vec4 v000001ca3b1f68a0_0;
    %cmp/ne;
    %jmp/0xz  T_46.6, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ca3b1f77a0_0, 0;
    %jmp T_46.7;
T_46.6 ;
    %load/vec4 v000001ca3b1f77a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.8, 5;
    %load/vec4 v000001ca3b1f77a0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001ca3b1f77a0_0, 0;
T_46.8 ;
T_46.7 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ca3b1d0b50;
T_47 ;
    %wait E_000001ca3b121860;
    %ix/getv 4, v000001ca3b1dc040_0;
    %load/vec4a v000001ca3b1deb60, 4;
    %assign/vec4 v000001ca3b1df100_0, 0;
    %load/vec4 v000001ca3b1de5c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v000001ca3b1dec00_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001ca3b1dc040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1deb60, 0, 4;
T_47.0 ;
    %load/vec4 v000001ca3b1de5c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001ca3b1dec00_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v000001ca3b1dc040_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1deb60, 4, 5;
T_47.2 ;
    %load/vec4 v000001ca3b1de5c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v000001ca3b1dec00_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v000001ca3b1dc040_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1deb60, 4, 5;
T_47.4 ;
    %load/vec4 v000001ca3b1de5c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v000001ca3b1dec00_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001ca3b1dc040_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca3b1deb60, 4, 5;
T_47.6 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001ca3af95f60;
T_48 ;
    %wait E_000001ca3b11e860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b203810_0, 0, 32;
    %load/vec4 v000001ca3b203f90_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b203810_0, 4, 1;
    %load/vec4 v000001ca3b204ad0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b203810_0, 4, 1;
    %load/vec4 v000001ca3b2051b0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b203810_0, 4, 1;
    %load/vec4 v000001ca3b204990_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b203810_0, 4, 1;
    %load/vec4 v000001ca3b203ef0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3b203810_0, 4, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001ca3af95f60;
T_49 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b204cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.1, 9;
    %load/vec4 v000001ca3b204f30_0;
    %nor/r;
    %and;
T_49.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_49.0, 8;
    %load/vec4 v000001ca3b204c10_0;
    %cmpi/u 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_49.0;
    %assign/vec4 v000001ca3b203630_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_000001ca3adb4380;
T_50 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b2002f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca3b205c50_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b2004d0_0, 0;
    %load/vec4 v000001ca3b1fe6d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.5, 10;
    %load/vec4 v000001ca3b2004d0_0;
    %nor/r;
    %and;
T_50.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v000001ca3b205cf0_0;
    %parti/s 8, 24, 6;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b2004d0_0, 0;
    %load/vec4 v000001ca3b205c50_0;
    %assign/vec4 v000001ca3b1ffb70_0, 0;
    %load/vec4 v000001ca3b1fe8b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v000001ca3b1ffad0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b205c50_0, 4, 5;
T_50.6 ;
    %load/vec4 v000001ca3b1fe8b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v000001ca3b1ffad0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b205c50_0, 4, 5;
T_50.8 ;
    %load/vec4 v000001ca3b1fe8b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v000001ca3b1ffad0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b205c50_0, 4, 5;
T_50.10 ;
    %load/vec4 v000001ca3b1fe8b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v000001ca3b1ffad0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ca3b205c50_0, 4, 5;
T_50.12 ;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001ca3b185cb0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184d30_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ca3b1843d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca3b185730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1855f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185190_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_000001ca3b185cb0;
T_52 ;
    %vpi_func 3 106 "$value$plusargs" 32, "firmware=%s", v000001ca3b1854b0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1718186605, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2002874981, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001ca3b1854b0_0, 0, 1024;
T_52.0 ;
    %vpi_call 3 108 "$readmemh", v000001ca3b1854b0_0, v000001ca3b184010 {0 0 0};
    %end;
    .thread T_52;
    .scope S_000001ca3b185cb0;
T_53 ;
    %wait E_000001ca3b11b9a0;
    %load/vec4 v000001ca3b185870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001ca3b1843d0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_53.2, 4;
    %load/vec4 v000001ca3b1843d0_0;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000001ca3b185cb0;
T_54 ;
    %wait E_000001ca3b11b8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185910_0, 0, 1;
    %load/vec4 v000001ca3b185870_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v000001ca3b185410_0;
    %nor/r;
    %and;
T_54.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000001ca3b184d30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_54.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %jmp T_54.4;
T_54.3 ;
    %load/vec4 v000001ca3b183e30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %jmp T_54.12;
T_54.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %jmp T_54.12;
T_54.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %jmp T_54.12;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b1855f0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %jmp T_54.12;
T_54.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %jmp T_54.12;
T_54.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ca3b1855f0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b185690_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b185190_0, 0, 1;
    %jmp T_54.12;
T_54.10 ;
    %fork TD_uart_tb.spiflash.ddr_rd_edge, S_000001ca3af5c060;
    %join;
    %jmp T_54.12;
T_54.11 ;
    %fork TD_uart_tb.spiflash.ddr_wr_edge, S_000001ca3afad430;
    %join;
    %jmp T_54.12;
T_54.12 ;
    %pop/vec4 1;
T_54.4 ;
    %load/vec4 v000001ca3b185730_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_54.13, 4;
    %load/vec4 v000001ca3b185730_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.16, 6;
    %jmp T_54.17;
T_54.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %jmp T_54.17;
T_54.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b183ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b185370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca3b184470_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ca3b1855f0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ca3b1852d0_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ca3b185690_0, 0, 1;
    %load/vec4 v000001ca3b184fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ca3b185190_0, 0, 1;
    %jmp T_54.17;
T_54.17 ;
    %pop/vec4 1;
    %load/vec4 v000001ca3b185730_0;
    %store/vec4 v000001ca3b183e30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca3b185730_0, 0, 4;
T_54.13 ;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001ca3b185cb0;
T_55 ;
    %wait E_000001ca3b11b1a0;
    %load/vec4 v000001ca3b185870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v000001ca3b184d30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v000001ca3b184d30_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ca3b184d30_0, 0, 32;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v000001ca3b183e30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %jmp T_55.11;
T_55.4 ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b184dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_55.12 ;
    %jmp T_55.11;
T_55.5 ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b1845b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 2, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_55.14 ;
    %jmp T_55.11;
T_55.6 ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b1845b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 2, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_55.16 ;
    %jmp T_55.11;
T_55.7 ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b1846f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b185550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1845b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_55.18 ;
    %jmp T_55.11;
T_55.8 ;
    %load/vec4 v000001ca3b184fb0_0;
    %load/vec4 v000001ca3b1846f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b185550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b1845b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ca3b184dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v000001ca3b184fb0_0, 0, 8;
    %load/vec4 v000001ca3b184f10_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184f10_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b184f10_0, 0, 32;
    %load/vec4 v000001ca3b184c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca3b184c90_0, 0, 32;
    %fork TD_uart_tb.spiflash.spi_action, S_000001ca3afad5c0;
    %join;
T_55.20 ;
    %jmp T_55.11;
T_55.9 ;
    %fork TD_uart_tb.spiflash.ddr_rd_edge, S_000001ca3af5c060;
    %join;
    %jmp T_55.11;
T_55.10 ;
    %fork TD_uart_tb.spiflash.ddr_wr_edge, S_000001ca3afad430;
    %join;
    %jmp T_55.11;
T_55.11 ;
    %pop/vec4 1;
T_55.3 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001ca3b183980;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1ff210_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ca3b1fe130_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca3b1ffd50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca3b1ffc10_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_000001ca3b183980;
T_57 ;
    %delay 5000, 0;
    %load/vec4 v000001ca3b1ff210_0;
    %inv;
    %store/vec4 v000001ca3b1ff210_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_000001ca3b183980;
T_58 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1fe130_0;
    %load/vec4 v000001ca3b1ff030_0;
    %nor/r;
    %pad/u 6;
    %add;
    %assign/vec4 v000001ca3b1fe130_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_000001ca3b183980;
T_59 ;
    %vpi_call 2 37 "$dumpfile", "uart_sim.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ca3b183980 {0 0 0};
T_59.0 ;
    %load/vec4 v000001ca3b1ff030_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.1, 6;
    %wait E_000001ca3b11b3e0;
    %jmp T_59.0;
T_59.1 ;
    %delay 1000000, 0;
    %vpi_call 2 42 "$display", "\012NUM  | VALUE | EXPECTED" {0 0 0};
    %vpi_call 2 43 "$display", "-----------------------" {0 0 0};
    %vpi_call 2 45 "$display", "--- MODE 00 (BYPASS) ---" {0 0 0};
T_59.2 ;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v000001ca3b1ffd50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.3, 6;
    %wait E_000001ca3b11ac20;
    %jmp T_59.2;
T_59.3 ;
    %wait E_000001ca3b121860;
    %pushi/vec4 1, 0, 2;
    %force/vec4 v000001ca3b1f7c00_0;
    %vpi_call 2 50 "$display", "--- MODE 01 (INVERT) ---" {0 0 0};
T_59.4 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v000001ca3b1ffd50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.5, 6;
    %wait E_000001ca3b11ac20;
    %jmp T_59.4;
T_59.5 ;
    %wait E_000001ca3b121860;
    %pushi/vec4 2, 0, 2;
    %force/vec4 v000001ca3b1f7c00_0;
    %vpi_call 2 55 "$display", "--- MODE 10 (CONVOLUTION) ---" {0 0 0};
T_59.6 ;
    %pushi/vec4 2220, 0, 32;
    %load/vec4 v000001ca3b1ffd50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.7, 6;
    %wait E_000001ca3b11ac20;
    %jmp T_59.6;
T_59.7 ;
    %vpi_call 2 58 "$display", "--- TEST FINISHED ---" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001ca3b183980;
T_60 ;
    %wait E_000001ca3b121860;
    %load/vec4 v000001ca3b1ff030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v000001ca3b1f8380_0;
    %and;
T_60.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v000001ca3b1f7c00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_60.3, 4;
    %load/vec4 v000001ca3b1ffd50_0;
    %cmpi/s 2200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_60.5, 5;
    %vpi_call 2 68 "$display", "%4d |   %02h  | --", v000001ca3b1ffd50_0, v000001ca3b1f82e0_0 {0 0 0};
    %jmp T_60.6;
T_60.5 ;
    %load/vec4 v000001ca3b1ffc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %vpi_call 2 71 "$display", " ... |   ..  |  .." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3b1ffc10_0, 0;
T_60.7 ;
T_60.6 ;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v000001ca3b1f7c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001ca3b1fe450_0, 0, 8;
    %jmp T_60.12;
T_60.9 ;
    %load/vec4 v000001ca3b1f7f20_0;
    %store/vec4 v000001ca3b1fe450_0, 0, 8;
    %jmp T_60.12;
T_60.10 ;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v000001ca3b1f7f20_0;
    %sub;
    %store/vec4 v000001ca3b1fe450_0, 0, 8;
    %jmp T_60.12;
T_60.12 ;
    %pop/vec4 1;
    %vpi_call 2 82 "$display", "%4d |   %02h  |   %02h", v000001ca3b1ffd50_0, v000001ca3b1f82e0_0, v000001ca3b1fe450_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3b1ffc10_0, 0;
T_60.4 ;
    %load/vec4 v000001ca3b1ffd50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca3b1ffd50_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "final_test.v";
    "spiflash.v";
    "rvsoc_wrapper.v";
    "rvsoc.v";
    "picorv32.v";
    "data_proc.v";
    "simpleuart.v";
    "spimemio.v";
