// Seed: 355898264
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  logic id_6;
  logic id_7;
  assign id_0[1!=1] = id_6;
  assign id_5 = id_3;
  logic id_8 = id_1 == id_7;
endmodule
