# Lab 4: ALU (... Wait for It !!!)

* [Pre-Lab preparation](#preparation)
* [Part 1: ...](#part1)
* [Part 2: ...](#part2)
* [Part 3: Top level VHDL code](#part3)
* [Challenges](#challenges)
* [References](#references)
