-- VHDL for IBM SMS ALD page 35.10.03.1
-- Title: CHAR GATING CHECK CKTS FEAT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/17/2020 1:24:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_35_10_03_1_CHAR_GATING_CHECK_CKTS_FEAT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PY_SEL_CHR_0:	 in STD_LOGIC;
		PY_LD_CHR_0:	 in STD_LOGIC;
		PY_SEL_CHR_1:	 in STD_LOGIC;
		PY_LD_CHR_2:	 in STD_LOGIC;
		PY_SEL_CHR_3:	 in STD_LOGIC;
		PY_SEL_CHR_2:	 in STD_LOGIC;
		PY_LD_CHR_1:	 in STD_LOGIC;
		PY_LD_CHR_3:	 in STD_LOGIC;
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR:	 in STD_LOGIC;
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR:	 in STD_LOGIC;
		PY_CHAR_SEL_ERROR_CHK_1:	 out STD_LOGIC;
		PY_CHAR_SEL_ERROR_CHK_2:	 out STD_LOGIC);
end ALD_35_10_03_1_CHAR_GATING_CHECK_CKTS_FEAT_ACC;

architecture behavioral of ALD_35_10_03_1_CHAR_GATING_CHECK_CKTS_FEAT_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_2A_F: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_4C_P: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_2D_F: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_4G_P: STD_LOGIC;
	signal OUT_2G_R: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;
	signal OUT_2I_G: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1I: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR OR PY_SEL_CHR_1 OR PY_LD_CHR_2 OR PY_SEL_CHR_0 OR PY_LD_CHR_0 );
	OUT_2A_F <= NOT(OUT_4A_G OR OUT_4E_G );
	OUT_2B_G <= NOT(OUT_4E_G OR OUT_4I_G );
	OUT_4C_P <= NOT(PY_SEL_CHR_3 OR PY_SEL_CHR_2 OR PY_LD_CHR_2 OR PY_LD_CHR_3 OR PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR );
	OUT_2C_C <= NOT(OUT_4C_P OR OUT_4I_G );
	OUT_2D_F <= NOT(OUT_4C_P OR OUT_4G_P );
	OUT_4E_G <= NOT(PY_LD_CHR_0 OR PY_LD_CHR_1 OR PY_SEL_CHR_3 OR PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR );
	OUT_2E_R <= NOT(OUT_4A_G OR OUT_4G_P );
	OUT_2F_F <= NOT(OUT_4A_G OR OUT_4C_P );
	OUT_4G_P <= NOT(PY_SEL_CHR_1 OR PY_SEL_CHR_2 OR PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR OR PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR );
	OUT_2G_R <= NOT(OUT_4C_P OR OUT_4E_G );
	OUT_2H_C <= NOT(OUT_4E_G OR OUT_4G_P );
	OUT_4I_G <= NOT(PY_SEL_CHR_0 OR PY_LD_CHR_1 OR PY_LD_CHR_3 OR PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR );
	OUT_2I_G <= NOT(OUT_4G_P OR OUT_4I_G );
	OUT_1I_C <= NOT(OUT_4A_G OR OUT_4I_G );
	OUT_DOT_1A <= OUT_2A_F OR OUT_2B_G OR OUT_2C_C OR OUT_2D_F OR OUT_2E_R;
	OUT_DOT_1I <= OUT_2F_F OR OUT_2G_R OR OUT_2H_C OR OUT_2I_G OR OUT_1I_C;

	PY_CHAR_SEL_ERROR_CHK_1 <= OUT_DOT_1A;
	PY_CHAR_SEL_ERROR_CHK_2 <= OUT_DOT_1I;


end;
