/dts-v1/;
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/input/input.h>
#include "rv1126.dtsi"
/ {

	power-gpio {
		compatible = "power-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&power_gpio_h>;
		power-gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_LOW>;
		pcie-pwr = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
		wifi-rst = <&gpio2 RK_PC0 GPIO_ACTIVE_LOW>;
		sys-pd = <&gpio0 RK_PB0 GPIO_ACTIVE_LOW>;
		u-boot,dm-spl;
		status = "okay"; 
	};

	watchdog: watchdog {
		compatible = "linux,wdt-gpio";
		pinctrl-name = "default";
        pinctrl-0 = <&wdg_gpio_h>;
		gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_LOW>;
		hw_algo = "toggle";
		hw_margin_ms = <600>; 
		always-running;
	}; 

	rk809_sound: rk809-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "rockchip,rk809-codec";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,widgets =
			"Microphone", "Mic Jack",
			"Headphone", "Headphone Jack";
		simple-audio-card,routing =
			"Mic Jack", "MICBIAS1",
			"IN1P", "Mic Jack",
			"Headphone Jack", "HPOL",
			"Headphone Jack", "HPOR"; 
		simple-audio-card,cpu {
			sound-dai = <&i2s0_8ch>;
		};
		simple-audio-card,codec {
			sound-dai = <&rk809_codec>;
		};
	};

	dummy_codec: dummy-codec {
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0>;
	};

	pdm_mic_array: pdm-mic_array {
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,pdm-mic-array";
		simple-audio-card,cpu {
			sound-dai = <&pdm>;
		};
		simple-audio-card,codec {
			sound-dai = <&dummy_codec>;
		};
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm11 0 25000 0>;
		brightness-levels = <
			  0   1   2   3   4   5   6   7
			  8   9  10  11  12  13  14  15
			 16  17  18  19  20  21  22  23
			 24  25  26  27  28  29  30  31
			 32  33  34  35  36  37  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255>;
		default-brightness-level = <200>;
	};

	vcc5v0_sys: vccsys {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};
};

&npu {
	npu-supply = <&vdd_npu_vepu>;
};

&rkvenc_opp_table {
	/*
	 * max IR-drop values on different freq condition for this board!
	 */
	rockchip,board-irdrop = <
	     /* MHz	MHz	uV */
		500	594	50000
	>;
};


&cpu0 {
	cpu-supply = <&vdd_arm>;
};

&cpu_tsadc {
	status = "okay";
};

&display_subsystem {
	status = "okay";
};

&dsi {
	status = "okay";

	rockchip,lane-rate = <480>;
	panel@0 {
		compatible = "ilitek,ili9881d", "simple-panel-dsi";
		pinctrl-names = "default";
		pinctrl-0 = <&lcd_gpio_h>;
		reg = <0>;
		backlight = <&backlight>;
	//	power-supply = <&vcc18_lcd_n>;
		reset-gpios = <&gpio3 RK_PB3 GPIO_ACTIVE_LOW>;
		enable-gpios = <&gpio3 RK_PB4 GPIO_ACTIVE_HIGH>;
		enable2-gpios = <&gpio2 RK_PD4 GPIO_ACTIVE_HIGH>;
		prepare-delay-ms = <5>;
		reset-delay-ms = <30>;
		init-delay-ms = <80>;
		disable-delay-ms = <10>;
		unprepare-delay-ms = <5>;

		width-mm = <68>;
		height-mm = <121>;

		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		dsi,lanes = <4>;

		panel-init-sequence = [
		// type,delay,len,payload
			15 00 02 ee 50
			39 00 03 ea 85 55
			15 00 02 30 00
			15 00 02 31 00
			39 00 03 90 50 15
			15 00 02 24 20
			15 00 02 56 83
			15 00 02 79 00
			15 00 02 7a 20
			15 00 02 7d 08
			15 00 02 95 74
			15 00 02 97 09
			15 00 02 99 00
			15 00 02 ee 60
			15 00 02 30 01
			15 00 02 27 22
			15 00 02 3a a4
			15 00 02 3b 00
			15 00 02 3c 1a
			15 00 02 3d 11
			15 00 02 3e 93
			15 00 02 42 64
			15 00 02 43 64
			15 00 02 44 0b
			15 00 02 46 4e
			15 00 02 8b 90
			15 00 02 8d 45
			15 00 02 91 11
			15 00 02 92 11
			15 00 02 93 9f
			15 00 02 9a 00
			15 00 02 9c 80
			39 00 06 47 0f 24 2c 39 36
			39 00 06 5A 0f 24 2c 39 36
			39 00 06 4C 4a 40 51 31 2f
			39 00 06 5F 4a 40 51 31 2f
			39 00 06 51 2d 10 25 1f 30
			39 00 06 64 2d 10 25 1f 30
			39 00 05 56 37 46 5b 7F
			39 00 05 69 37 46 5b 7F
			15 00 02 ee 70
			39 00 05 00 03 07 00 01
			39 00 05 04 08 0c 55 01
			39 00 03 0c 05 3d
			39 00 06 10 05 08 00 01 05
			39 00 06 15 00 15 0d 08 00
			39 00 03 29 05 3d
			39 00 06 60 3c 3c 07 05 17
			39 00 06 65 15 13 11 01 03
			39 00 06 6a 3c 3c 3c 3c 3c
			39 00 06 6f 3c 3c 3c 3c 3c
			39 00 03 74 3C 3c
			39 00 06 80 3c 3c 06 04 16
			39 00 06 85 14 12 10 00 02
			39 00 06 8a 3c 3c 3c 3c 3c
			39 00 06 8f 3c 3c 3c 3c 3c
			39 00 03 94 3c 3c
			39 00 03 ea 00 00
			15 00 02 ee 00
			05 c8 02 11 00
			05 c8 02 29 00
		];

		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <65000000>;
				hactive = <800>;
				vactive = <1280>;
				hfront-porch = <80>;
				hsync-len = <20>;
				hback-porch = <20>;
				vfront-porch = <15>;
				vsync-len = <6>;
				vback-porch = <8>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				panel_in_dsi: endpoint {
					remote-endpoint = <&dsi_out_panel>;
				};
			};
		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			dsi_out_panel: endpoint {
				remote-endpoint = <&panel_in_dsi>;
			};
		};
	};
};

&csi_dphy0 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_ucam0: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ucam_out0>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy0_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&isp_in>;
			};
		};		
	};
};

&csi_dphy1 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_ucam1: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ucam_out1>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy1_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi_csi2_input>;
			};
		};		
	};
};


&mipi_csi2 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy1_out>;
				data-lanes = <1 2 3 4>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi_in>;
				data-lanes = <1 2 3 4>;
			};
		};
	};
};

&emmc {
	bus-width = <8>;
	cap-mmc-highspeed;
	non-removable;
	mmc-hs200-1_8v;
	rockchip,default-sample-phase = <90>;
	supports-emmc;
	/delete-property/ pinctrl-names;
	/delete-property/ pinctrl-0;
	status = "okay";
};

&sdio {
	max-frequency = <200000000>;
	bus-width = <4>;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	non-removable;
	rockchip,default-sample-phase = <90>;
	sd-uhs-sdr104;
	supports-sdio;
	no-1-8-v;
	non-removable;
	cap-power-off-card;
	pm-ignore-notify;
	status = "okay";
	sdxxx-wlan {
        compatible = "marvell,sd8897";
        reg = <1>;
        drv_mode = <3>;   //1-mlan 2-uap  3-mlan uap
        drvdbg = <1>;
        cal_data_cfg = "WlanCalData_ext_sd8977.conf";
        cfg80211_wext=<0xf>;

    };
};

&sdmmc {
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	card-detect-delay = <200>;
	rockchip,default-sample-phase = <90>;
	supports-sd;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr104;
	vqmmc-supply = <&vccio_sd>;
	status = "okay";
};	

&sfc {
//	/delete-property/ pinctrl-names;
//	/delete-property/ pinctrl-0;
	status = "okay";
};

&fiq_debugger {
	status = "okay";
};

&gmac {
	phy-mode = "rgmii";
	clock_in_out = "output";

	snps,reset-gpio = <&gpio2 RK_PA5 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	assigned-clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_ETHERNET_OUT>;
	assigned-clock-parents = <&cru CLK_GMAC_SRC_M1>, <&cru RGMII_MODE_CLK>;
	assigned-clock-rates = <125000000>, <0>, <25000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&rgmiim1_pins &eth_gpio_h>;

	tx_delay = <0x2a>;
	rx_delay = <0x1a>;

	phy-handle = <&eth_phy>;
	status = "okay";
};


&mdio {
	eth_phy: phy@9 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x9>;
	};
};

&can {
	pinctrl-names = "default";
	pinctrl-0 = <&canm1_pins>;
	status = "okay";
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;

	rk809: pmic@20 {
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default", "pmic-sleep",
			"pmic-power-off", "pmic-reset";
		pinctrl-0 = <&pmic_int>;
		pinctrl-1 = <&soc_slppin_gpio>, <&rk817_slppin_slp>;
		pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
		pinctrl-3 = <&soc_slppin_slp>, <&rk817_slppin_rst>;
		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";
		/* 0: rst the pmic, 1: rst regs (default in codes) */
		pmic-reset-func = <0>;

		vcc1-supply = <&vcc5v0_sys>;
		vcc2-supply = <&vcc5v0_sys>;
		vcc3-supply = <&vcc5v0_sys>;
		vcc4-supply = <&vcc5v0_sys>;
		vcc5-supply = <&vcc_buck5>;
		vcc6-supply = <&vcc_buck5>;
		vcc7-supply = <&vcc5v0_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc5v0_sys>;

		pwrkey {
			status = "okay";
		};

		pinctrl_rk8xx: pinctrl_rk8xx {
			gpio-controller;
			#gpio-cells = <2>;

			/omit-if-no-ref/
			rk817_slppin_null: rk817_slppin_null {
				pins = "gpio_slp";
				function = "pin_fun0";
			};

			/omit-if-no-ref/
			rk817_slppin_slp: rk817_slppin_slp {
				pins = "gpio_slp";
				function = "pin_fun1";
			};

			/omit-if-no-ref/
			rk817_slppin_pwrdn: rk817_slppin_pwrdn {
				pins = "gpio_slp";
				function = "pin_fun2";
			};

			/omit-if-no-ref/
			rk817_slppin_rst: rk817_slppin_rst {
				pins = "gpio_slp";
				function = "pin_fun3";
			};
		};

		regulators {
			vdd_npu_vepu: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_npu_vepu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_arm: DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <725000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_arm";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc3v3_sys: DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc3v3_sys";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcc_buck5: DCDC_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <2200000>;
				regulator-max-microvolt = <2200000>;
				regulator-name = "vcc_buck5";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <2200000>;
				};
			};

			vcc_0v8: LDO_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <800000>;
				regulator-name = "vcc_0v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc1v8_pmu: LDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc1v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdd0v8_pmu: LDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <800000>;
				regulator-name = "vcc0v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <800000>;
				};
			};

			vcc_1v8: LDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcc_dovdd: LDO_REG5 {
				regulator-always-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_dovdd";
				regulator-state-mem {
					regulator-on-in-suspend;
				//	regulator-suspend-microvolt = <1800000>;
				};
			};

			vcc_dvdd: LDO_REG6 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				regulator-name = "vcc_dvdd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_avdd: LDO_REG7 {
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-name = "vcc_avdd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: LDO_REG8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_sd: LDO_REG9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc3v3_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc5v0_host: SWITCH_REG1 {
				regulator-name = "vcc5v0_host";
			};

			vcc_3v3: SWITCH_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc_3v3";
			};
		};

		rk809_codec: codec {
			#sound-dai-cells = <0>;
			compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
			clocks = <&cru MCLK_I2S0_TX_OUT2IO>;
			clock-names = "mclk";
			pinctrl-names = "default";
			assigned-clocks = <&cru MCLK_I2S0_TX_OUT2IO>;
			assigned-clock-parents = <&cru MCLK_I2S0_TX>;
			pinctrl-0 = <&i2s0m0_mclk>;
			hp-volume = <20>;
			spk-volume = <3>;
		};

	};
};

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	
	// imx307 to sc130
	/*sc132gs: sc132gs@30{
        status = "okay";
        //compatible = "firefly,xc7160";
		compatible = "smartsens,sc132gs";
        reg = <0x30>;
 
        clock-names = "xvclk";
        power-domains = <&power RV1126_PD_VI>;
        //pinctrl-names = "default";
		pinctrl-names = "rockchip,camera_default";

		clocks = <&cru CLK_MIPICSI_OUT>;
        pinctrl-0 = <&mipicsi_clk0 &mipicsi0_gpios>;

		power-gpios = <&gpio3 RK_PB5 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
		pwdn-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_HIGH>;

        //firefly,clkout-enabled-index = <0>;
        rockchip,camera-module-index = <1>;
        rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "MTV4-IR-E-P";
        rockchip,camera-module-lens-name = "40IRC-4MP-F16";
        port {
			ucam_out0: endpoint {
				remote-endpoint = <&mipi_in_ucam0>;
                data-lanes = <1 2 3 4>;
				bus-type = <4>;
            };
        };
    };
	*/
		
	imx307: imx307@30 {
		//compatible = "sony,imx307";
		//reg = <0x1a>;
		status = "okay";
		//clock-frequency=<100000>;
		compatible = "smartsens,sc132gs";
        reg = <0x30>;
		clocks = <&cru CLK_MIPICSI_OUT>;
		clock-names = "xvclk";
		power-domains = <&power RV1126_PD_VI>;
		pinctrl-names = "rockchip,camera_default";
		pinctrl-0 = <&mipicsi_clk0 &mipicsi0_gpios>;
		avdd-supply = <&vcc_avdd>;
		dovdd-supply = <&vcc_1v8>;
		dvdd-supply = <&vcc_dvdd>;
		reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
		pwdn-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_HIGH>;
		csien-gpios = <&gpio3 RK_PB5 GPIO_ACTIVE_HIGH>;
		other-gpios = <&gpio3 RK_PC4 GPIO_ACTIVE_HIGH>;
		
		rockchip,camera-module-index = <1>;
		rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "MTV4-IR-E-P";
		rockchip,camera-module-lens-name = "40IRC-4MP-F16";

		port {
			ucam_out0: endpoint {
				remote-endpoint = <&mipi_in_ucam0>;
				data-lanes = <1 2 3 4>;
				bus-type = <4>;
			};
		};
	};
	

};

&i2c2 {
	clock-frequency = <400000>;
	status = "okay";

	gt911@5d {
        compatible = "goodix,gt911"; 
        reg = <0x5d>;
        pinctrl-names = "default";
		pinctrl-0 = <&gt9xx_gpios>;
		interrupt-parent = <&gpio3>;
		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
		irq-gpios = <&gpio3 RK_PC3 1>;
		reset-gpios = <&gpio3 RK_PC2 GPIO_ACTIVE_HIGH>;    
    }; 

	nvp6188_0: nvp6188_0@30 {
		//compatible = "nvp6188";
		compatible = "smartsens,sc132b1";
		reg = <0x30>;
		clocks = <&cru CLK_MIPICSI_OUT>;
		clock-names = "xvclk";
		// power-domains = <&power RV1126_PD_VI>;
		pinctrl-names = "rockchip,camera_default";
		pinctrl-0 = <&mipicsi_clk1 &mipicsi1_gpios>;
		reset-gpios = <&gpio2 RK_PA7 GPIO_ACTIVE_HIGH>;
		power-gpios = <&gpio3 RK_PC4 GPIO_ACTIVE_HIGH>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "nvp6188";
		rockchip,camera-module-lens-name = "nvp6188";
		port {
			ucam_out1: endpoint {
				remote-endpoint = <&mipi_in_ucam1>;
                data-lanes = <1 2 3 4>;
			};
		};
	};
	
	/*sc133gs: sc133gs@30{
        status = "okay";
        //compatible = "firefly,xc7160";
		compatible = "smartsens,sc132gs";
        reg = <0x30>;
 
        clock-names = "xvclk";
        power-domains = <&power RV1126_PD_VI>;
        //pinctrl-names = "default";
		pinctrl-names = "rockchip,camera_default";

		clocks = <&cru CLK_MIPICSI_OUT>;
        pinctrl-0 = <&mipicsi_clk1 &mipicsi1_gpios>;

		power-gpios = <&gpio3 RK_PC4 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio2 RK_PA7 GPIO_ACTIVE_HIGH>;
		//pwdn-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_HIGH>;

        //firefly,clkout-enabled-index = <0>;
        rockchip,camera-module-index = <0>;
        rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "MTV4-IR-E-P";
        rockchip,camera-module-lens-name = "40IRC-4MP-F16";
        port {
			ucam_out1: endpoint {
				remote-endpoint = <&mipi_in_ucam1>;
                data-lanes = <1 2 3 4>;
			};
        };
    };*/
};

&i2c3 {

	clock-frequency = <400000>;
	status = "okay";

	pcf85063at:pcf85063@51 {
		reg = <0x51>;
		compatible = "nxp,pcf85063";
	};

};

&i2s0_8ch {
	status = "okay";
	#sound-dai-cells = <0>;
	rockchip,clk-trcm = <1>;
	rockchip,i2s-rx-route = <3 1 2 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&i2s0m0_sclk_tx
		     &i2s0m0_lrck_tx
		     &i2s0m0_sdo0
		     &i2s0m0_sdo1_sdi3>;
};

&pdm {
	status = "disabled";
	#sound-dai-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pdmm0_clk
		     &pdmm0_clk1
		     &pdmm0_sdi0
		     &pdmm0_sdi1
		     &pdmm0_sdi2>;
};

&iep {
	status = "okay";
};

&iep_mmu {
	status = "okay";
};

&mipi_dphy {
	status = "okay";
};

&rk_rga {
	status = "okay";
};

&route_dsi {
	status = "okay";
};

&mpp_srv {
	status = "okay";
};

&npu {
//	npu-supply = <&vdd_npu>;
	status = "okay";
};

&npu_tsadc {
	status = "okay";
};

&optee {
	status = "disabled";
};

&otp {
	status = "okay";
};

&pinctrl {
	pmic {
		/omit-if-no-ref/
		pmic_int: pmic_int {
			rockchip,pins =
				<0 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		/omit-if-no-ref/
		soc_slppin_gpio: soc_slppin_gpio {
			rockchip,pins =
				<0 RK_PB2 RK_FUNC_GPIO &pcfg_output_low>;
		};

		/omit-if-no-ref/
		soc_slppin_slp: soc_slppin_slp {
			rockchip,pins =
				<0 RK_PB2 RK_FUNC_1 &pcfg_pull_none>;
		};

		/omit-if-no-ref/
		soc_slppin_rst: soc_slppin_rst {
			rockchip,pins =
				<0 RK_PB2 RK_FUNC_2 &pcfg_pull_none>;
		};
	};

	power-gpio-pinctrl {
		/omit-if-no-ref/
		power_gpio_h: power-gpio-h {
			rockchip,pins = <0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	eth-gpio-pinctrl {
		/omit-if-no-ref/
		eth_gpio_h: eth-gpio-h {
			rockchip,pins = <2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	lcd-gpio-pinctrl {
		/omit-if-no-ref/
		lcd_gpio_h: lcd-gpio-h {
			rockchip,pins = <3 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,
							<2 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	gt9xx-pinctrl {
		/omit-if-no-ref/
		gt9xx_gpios: gt9xx-gpios {
			rockchip,pins = <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	wireless-wlan {
		/omit-if-no-ref/
		wifi_wake_host: wifi-wake-host {
			rockchip,pins = /*<2 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>,*/
							<3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	mipicsi0_gpio {
		/omit-if-no-ref/
		mipicsi0_gpios: mipicsi0-gpios {
			rockchip,pins = <0 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	mipicsi1_gpio {
		/omit-if-no-ref/
		mipicsi1_gpios: mipicsi1-gpios {
			rockchip,pins = <2 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>,
							<3 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	wdg-gpio-pinctrl {
		/omit-if-no-ref/
		wdg_gpio_h: wdg-gpio-h {
			rockchip,pins = <0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&pmu_io_domains {
	status = "okay";

	pmuio0-supply = <&vcc1v8_pmu>;
	pmuio1-supply = <&vcc3v3_sys>;
	vccio2-supply = <&vccio_sd>;
	vccio3-supply = <&vcc_3v3>;
	vccio4-supply = <&vcc_1v8>;
	vccio5-supply = <&vcc_3v3>;
	vccio6-supply = <&vcc_3v3>;
	vccio7-supply = <&vcc_1v8>;
};

&ramoops {
	status = "okay";
};

&rkvdec {
	status = "okay";
};

&rkcif {
	status = "okay";
};


&rkcif_mmu {
	status = "disabled";
};

&rkcif_mipi_lvds {
	status = "okay";

	port {
		/* MIPI CSI-2 endpoint */
		cif_mipi_in: endpoint {
			remote-endpoint = <&mipi_csi2_output>;
			data-lanes = <1 2 3 4>;
		};
	};
};

&rkcif_dvp {

	status = "okay";

	port {
		/* Parallel bus endpoint */
		/*
		cif_para_in: endpoint {
			remote-endpoint = <&cam_para_out1>;
			bus-width = <12>;
			hsync-active = <1>;
			vsync-active = <0>;
		};
		*/
	};
};

&rkisp {
	status = "okay";
};

&rkisp_vir0 {
	status = "okay";

	ports {
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			isp_in: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&csidphy0_out>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			isp0_out: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ispp0_in>;
			};
		};
	};
};

&rkisp_mmu {
	status = "okay";
};

&rkispp {
	status = "okay";
	/* the max input w h and fps of mulit sensor */
	//max-input = <2688 1520 30>;
};

&rkispp_vir0 {
	status = "okay";
};

&rkispp_vir0 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;
		ispp0_in: endpoint@0 {
			reg = <0>;
			// isp端port名，ispp输入
			remote-endpoint = <&isp0_out>;
		};
	};
};

&rkispp_mmu {
	status = "okay";
}; 

&rkvdec_mmu {
	status = "okay";
};

&rkvenc {
	venc-supply = <&vdd_npu_vepu>;
	status = "okay";
};

&rkvenc_mmu {
	status = "okay";
};

&rng {
	status = "okay";
};

&rockchip_suspend {
	status = "okay";
	rockchip,sleep-debug-en = <1>;
	rockchip,sleep-mode-config = <
		(0
		| RKPM_SLP_ARMOFF
		| RKPM_SLP_PMU_PMUALIVE_32K
		| RKPM_SLP_PMU_DIS_OSC
		| RKPM_SLP_PMIC_LP
		)
	>;
	rockchip,wakeup-config = <
		(0
		| RKPM_GPIO_WKUP_EN
		)
	>;
};

&saradc {
	status = "okay";
	vref-supply = <&vcc_1v8>;
};

&u2phy0 {
	status = "okay";
	u2phy_otg: otg-port {
		status = "okay";
	};
};

&u2phy1 {
	status = "okay";
	u2phy_host: host-port {
		status = "okay";
		phy-supply = <&vcc5v0_host>;
	};
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_xfer &uart0_ctsn>;
	status = "okay";
};

&pwm6 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm6m1_pins_pull_up>;
};

&pwm6 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm6m1_pins_pull_up>;
};

&pwm7 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm7m1_pins_pull_up>;
};

&pwm8 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm8m1_pins_pull_down>;
};

&pwm9 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm9m1_pins_pull_down>;
};

&pwm10 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm10m1_pins_pull_down>;
};

&pwm11 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm11m1_pins_pull_down>;
};	

&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};

&usbdrd {
	status = "okay";
};

&usbdrd_dwc3 {
	status = "okay";
	extcon = <&u2phy0>;
};

&vdpu {
	status = "okay";
};

&vepu {
	status = "okay";
};

&vpu_mmu {
	status = "okay";
};

&vop {
	status = "okay";
};

&vop_mmu {
	status = "okay";
};
