Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ram_16bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram_16bits.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram_16bits"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ram_16bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/ram_16bits/ram_16bits.vhd" in Library work.
Entity <ram_16bits> compiled.
Entity <ram_16bits> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ram_16bits> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ram_16bits> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <ram_memory<127>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<126>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<125>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<124>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<123>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<122>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<121>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<120>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<119>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<118>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<117>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<116>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<115>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<114>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<113>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<112>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<111>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<110>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<109>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<108>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<107>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<106>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<105>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<104>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<103>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<102>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<101>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<100>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<99>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<98>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<97>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<96>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<95>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<94>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<93>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<92>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<91>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<90>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<89>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<88>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<87>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<86>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<85>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<84>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<83>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<82>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<81>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<80>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<79>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<78>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<77>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<76>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<75>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<74>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<73>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<72>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<71>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<70>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<69>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<68>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<67>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<66>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<65>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<64>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<63>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<62>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<61>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<60>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<59>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<58>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<57>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<56>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<55>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<54>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<53>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<52>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<51>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<50>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<49>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<48>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<47>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<46>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<45>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<44>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<43>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<42>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<41>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<40>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<39>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<38>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<37>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<36>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<35>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<34>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<33>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<32>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<31>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<30>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<29>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<28>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<27>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<26>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<25>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<24>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<23>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<22>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<21>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<20>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<19>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<18>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<17>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<16>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<15>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<14>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<13>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<12>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<11>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<10>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<9>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<8>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<7>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<6>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<5>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<4>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<3>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<2>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<1>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram_memory<0>> in unit <ram_16bits> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <ram_16bits> analyzed. Unit <ram_16bits> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ram_16bits>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/ram_16bits/ram_16bits.vhd".
    Found 16-bit register for signal <output>.
    Found 16-bit 256-to-1 multiplexer for signal <$varindex0000> created at line 33.
    Found 2048-bit register for signal <ram_memory<255:128>>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <ram_memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2064 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <ram_16bits> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 129
 16-bit register                                       : 129
# Multiplexers                                         : 1
 16-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2064
 Flip-Flops                                            : 2064
# Multiplexers                                         : 1
 16-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ram_16bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram_16bits, actual ratio is 36.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2064
 Flip-Flops                                            : 2064

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ram_16bits.ngr
Top Level Output File Name         : ram_16bits
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 2188
#      BUF                         : 7
#      LUT2                        : 1
#      LUT3                        : 1035
#      LUT4                        : 169
#      MUXF5                       : 528
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 2064
#      FDE                         : 16
#      FDRE                        : 2048
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 27
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1706  out of   4656    36%  
 Number of Slice Flip Flops:           2064  out of   9312    22%  
 Number of 4 input LUTs:               1205  out of   9312    12%  
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    232    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2064  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 10.212ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.466ns (frequency: 182.949MHz)
  Total number of paths / destination ports: 2048 / 16
-------------------------------------------------------------------------
Delay:               5.466ns (Levels of Logic = 7)
  Source:            ram_memory_128_0 (FF)
  Destination:       output_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram_memory_128_0 to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.499  ram_memory_128_0 (ram_memory_128_0)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_191 (Mmux__varindex0000_191)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_17_f5_0 (Mmux__varindex0000_17_f51)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_15_f6_0 (Mmux__varindex0000_15_f61)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_13_f7_0 (Mmux__varindex0000_13_f71)
     MUXF8:I0->O           1   0.521   0.455  Mmux__varindex0000_11_f8_0 (Mmux__varindex0000_11_f81)
     LUT4:I2->O            1   0.704   0.000  direccion<7>1_F (N30)
     MUXF5:I0->O           1   0.321   0.000  direccion<7>1 (_varindex0000<0>)
     FDE:D                     0.308          output_0
    ----------------------------------------
    Total                      5.466ns (4.512ns logic, 0.954ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26672 / 6176
-------------------------------------------------------------------------
Offset:              10.212ns (Levels of Logic = 5)
  Source:            direccion<0> (PAD)
  Destination:       ram_memory_221_0 (FF)
  Destination Clock: clk rising

  Data Path: direccion<0> to ram_memory_221_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           343   1.218   1.360  direccion_0_IBUF (direccion_0_IBUF)
     BUF:I->O            343   0.704   1.364  direccion_0_IBUF_1 (direccion_0_IBUF_1)
     LUT4:I3->O            8   0.704   0.932  ram_memory_129_not000191 (ram_memory_129_not0001_bdd10)
     LUT4:I0->O            8   0.704   0.932  ram_memory_225_not000141 (ram_memory_225_not0001_bdd4)
     LUT4:I0->O           16   0.704   1.034  ram_memory_251_not000111 (ram_memory_251_not0001)
     FDRE:CE                   0.555          ram_memory_251_0
    ----------------------------------------
    Total                     10.212ns (4.589ns logic, 5.623ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            output_15 (FF)
  Destination:       output<15> (PAD)
  Source Clock:      clk rising

  Data Path: output_15 to output<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  output_15 (output_15)
     OBUF:I->O                 3.272          output_15_OBUF (output<15>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.22 secs
 
--> 

Total memory usage is 301088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  129 (   0 filtered)

