Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Feb 10 16:05:02 2016
| Host              : p218inst17.cse.psu.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.7 (Santiago)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file fpga_timing_summary_routed.rpt -rpx fpga_timing_summary_routed.rpx
| Design            : fpga
| Device            : 7vx690t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: TrafficLight/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TrafficLight/state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.559        0.000                      0                   15        0.182        0.000                      0                   15        0.596        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmcm_i125_o100_o200_o400_o600  {0.000 5.000}        10.000          100.000         
  clk_out2_mmcm_i125_o100_o200_o400_o600  {0.000 2.500}        5.000           200.000         
  clk_out3_mmcm_i125_o100_o200_o400_o600  {0.000 1.250}        2.500           400.000         
  clk_out4_mmcm_i125_o100_o200_o400_o600  {0.000 0.833}        1.667           600.000         
  clkfbout_mmcm_i125_o100_o200_o400_o600  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    8.929        0.000                       0                     1  
  clk_out2_mmcm_i125_o100_o200_o400_o600        3.559        0.000                      0                   15        0.182        0.000                      0                   15        2.100        0.000                       0                     9  
  clk_out3_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    1.429        0.000                       0                     1  
  clk_out4_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    0.596        0.000                       0                     1  
  clkfbout_mmcm_i125_o100_o200_o400_o600                                                                                                                                                   38.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600

Setup :            0  Failing Endpoints,  Worst Slack        3.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.359ns (33.441%)  route 0.715ns (66.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.236    -1.382 r  TrafficLight/cnt_reg[1]/Q
                         net (fo=8, routed)           0.479    -0.903    TrafficLight/n_0_cnt_reg[1]
    SLICE_X169Y454       LUT6 (Prop_lut6_I4_O)        0.123    -0.780 r  TrafficLight/cnt[3]_i_1/O
                         net (fo=4, routed)           0.235    -0.545    TrafficLight/n_0_cnt[3]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
                         clock pessimism             -0.458     3.382    
                         clock uncertainty           -0.086     3.295    
    SLICE_X168Y454       FDRE (Setup_fdre_C_R)       -0.281     3.014    TrafficLight/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.359ns (33.441%)  route 0.715ns (66.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.236    -1.382 r  TrafficLight/cnt_reg[1]/Q
                         net (fo=8, routed)           0.479    -0.903    TrafficLight/n_0_cnt_reg[1]
    SLICE_X169Y454       LUT6 (Prop_lut6_I4_O)        0.123    -0.780 r  TrafficLight/cnt[3]_i_1/O
                         net (fo=4, routed)           0.235    -0.545    TrafficLight/n_0_cnt[3]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
                         clock pessimism             -0.458     3.382    
                         clock uncertainty           -0.086     3.295    
    SLICE_X168Y454       FDRE (Setup_fdre_C_R)       -0.281     3.014    TrafficLight/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.359ns (33.441%)  route 0.715ns (66.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.236    -1.382 r  TrafficLight/cnt_reg[1]/Q
                         net (fo=8, routed)           0.479    -0.903    TrafficLight/n_0_cnt_reg[1]
    SLICE_X169Y454       LUT6 (Prop_lut6_I4_O)        0.123    -0.780 r  TrafficLight/cnt[3]_i_1/O
                         net (fo=4, routed)           0.235    -0.545    TrafficLight/n_0_cnt[3]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[2]/C
                         clock pessimism             -0.458     3.382    
                         clock uncertainty           -0.086     3.295    
    SLICE_X168Y454       FDRE (Setup_fdre_C_R)       -0.281     3.014    TrafficLight/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.359ns (33.441%)  route 0.715ns (66.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.236    -1.382 r  TrafficLight/cnt_reg[1]/Q
                         net (fo=8, routed)           0.479    -0.903    TrafficLight/n_0_cnt_reg[1]
    SLICE_X169Y454       LUT6 (Prop_lut6_I4_O)        0.123    -0.780 r  TrafficLight/cnt[3]_i_1/O
                         net (fo=4, routed)           0.235    -0.545    TrafficLight/n_0_cnt[3]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[3]/C
                         clock pessimism             -0.458     3.382    
                         clock uncertainty           -0.086     3.295    
    SLICE_X168Y454       FDRE (Setup_fdre_C_R)       -0.281     3.014    TrafficLight/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.266ns (27.660%)  route 0.696ns (72.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.223    -1.395 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.464    -0.932    TrafficLight/state[1]
    SLICE_X169Y454       LUT2 (Prop_lut2_I0_O)        0.043    -0.889 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.232    -0.657    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X168Y454       FDRE (Setup_fdre_C_CE)      -0.178     3.092    TrafficLight/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.266ns (27.660%)  route 0.696ns (72.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.223    -1.395 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.464    -0.932    TrafficLight/state[1]
    SLICE_X169Y454       LUT2 (Prop_lut2_I0_O)        0.043    -0.889 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.232    -0.657    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X168Y454       FDRE (Setup_fdre_C_CE)      -0.178     3.092    TrafficLight/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.266ns (27.660%)  route 0.696ns (72.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.223    -1.395 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.464    -0.932    TrafficLight/state[1]
    SLICE_X169Y454       LUT2 (Prop_lut2_I0_O)        0.043    -0.889 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.232    -0.657    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[2]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X168Y454       FDRE (Setup_fdre_C_CE)      -0.178     3.092    TrafficLight/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.266ns (27.660%)  route 0.696ns (72.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.223    -1.395 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.464    -0.932    TrafficLight/state[1]
    SLICE_X169Y454       LUT2 (Prop_lut2_I0_O)        0.043    -0.889 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.232    -0.657    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[3]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X168Y454       FDRE (Setup_fdre_C_CE)      -0.178     3.092    TrafficLight/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.359ns (35.954%)  route 0.639ns (64.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.236    -1.382 r  TrafficLight/cnt_reg[1]/Q
                         net (fo=8, routed)           0.639    -0.743    TrafficLight/n_0_cnt_reg[1]
    SLICE_X169Y453       LUT6 (Prop_lut6_I5_O)        0.123    -0.620 r  TrafficLight/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.620    TrafficLight/n_0_state[1]_i_1
    SLICE_X169Y453       FDRE                                         r  TrafficLight/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X169Y453       FDRE (Setup_fdre_C_D)        0.034     3.304    TrafficLight/state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.304    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 TrafficLight/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@5.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.302ns (34.101%)  route 0.584ns (65.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 3.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.136 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.711    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.618 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           2.000    -1.618    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.259    -1.359 f  TrafficLight/cnt_reg[0]/Q
                         net (fo=7, routed)           0.584    -0.776    TrafficLight/n_0_cnt_reg[0]
    SLICE_X169Y453       LUT6 (Prop_lut6_I3_O)        0.043    -0.733 r  TrafficLight/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.733    TrafficLight/n_0_state[0]_i_1
    SLICE_X169Y453       FDRE                                         r  TrafficLight/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      5.000     5.000 r  
    AL31                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     5.814 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.800    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094     0.706 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     2.021    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.104 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.736     3.840    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
                         clock pessimism             -0.483     3.357    
                         clock uncertainty           -0.086     3.270    
    SLICE_X169Y453       FDRE (Setup_fdre_C_D)        0.034     3.304    TrafficLight/state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.304    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.776%)  route 0.115ns (47.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.115     0.059    TrafficLight/state[1]
    SLICE_X169Y453       LUT6 (Prop_lut6_I1_O)        0.028     0.087 r  TrafficLight/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.087    TrafficLight/n_0_state[0]_i_1
    SLICE_X169Y453       FDRE                                         r  TrafficLight/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
                         clock pessimism             -0.055    -0.155    
    SLICE_X169Y453       FDRE (Hold_fdre_C_D)         0.061    -0.094    TrafficLight/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.344%)  route 0.117ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 r  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.117     0.061    TrafficLight/state[1]
    SLICE_X169Y453       LUT6 (Prop_lut6_I1_O)        0.028     0.089 r  TrafficLight/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.089    TrafficLight/n_0_state[1]_i_1
    SLICE_X169Y453       FDRE                                         r  TrafficLight/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
                         clock pessimism             -0.055    -0.155    
    SLICE_X169Y453       FDRE (Hold_fdre_C_D)         0.061    -0.094    TrafficLight/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/northSouth_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.552%)  route 0.141ns (52.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 r  TrafficLight/state_reg[0]/Q
                         net (fo=11, routed)          0.141     0.086    TrafficLight/state[0]
    SLICE_X169Y454       LUT6 (Prop_lut6_I0_O)        0.028     0.114 r  TrafficLight/northSouth_i_1/O
                         net (fo=1, routed)           0.000     0.114    TrafficLight/n_0_northSouth_i_1
    SLICE_X169Y454       FDRE                                         r  TrafficLight/northSouth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X169Y454                                                    r  TrafficLight/northSouth_reg/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X169Y454       FDRE (Hold_fdre_C_D)         0.060    -0.081    TrafficLight/northSouth_reg
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TrafficLight/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.145ns (46.745%)  route 0.165ns (53.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.118    -0.037 r  TrafficLight/cnt_reg[0]/Q
                         net (fo=7, routed)           0.165     0.128    TrafficLight/n_0_cnt_reg[0]
    SLICE_X168Y454       LUT5 (Prop_lut5_I0_O)        0.027     0.155 r  TrafficLight/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.155    TrafficLight/n_0_cnt[1]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
                         clock pessimism             -0.055    -0.155    
    SLICE_X168Y454       FDRE (Hold_fdre_C_D)         0.096    -0.059    TrafficLight/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 TrafficLight/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.255%)  route 0.165ns (52.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y454       FDRE (Prop_fdre_C_Q)         0.118    -0.037 r  TrafficLight/cnt_reg[0]/Q
                         net (fo=7, routed)           0.165     0.128    TrafficLight/n_0_cnt_reg[0]
    SLICE_X168Y454       LUT5 (Prop_lut5_I0_O)        0.030     0.158 r  TrafficLight/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.158    TrafficLight/n_0_cnt[3]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[3]/C
                         clock pessimism             -0.055    -0.155    
    SLICE_X168Y454       FDRE (Hold_fdre_C_D)         0.096    -0.059    TrafficLight/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.543%)  route 0.196ns (60.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.196     0.140    TrafficLight/state[1]
    SLICE_X168Y454       LUT5 (Prop_lut5_I0_O)        0.028     0.168 r  TrafficLight/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.168    TrafficLight/n_0_cnt[0]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X168Y454       FDRE (Hold_fdre_C_D)         0.087    -0.054    TrafficLight/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.543%)  route 0.196ns (60.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[1]/Q
                         net (fo=15, routed)          0.196     0.140    TrafficLight/state[1]
    SLICE_X168Y454       LUT4 (Prop_lut4_I1_O)        0.028     0.168 r  TrafficLight/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.168    TrafficLight/n_0_cnt[2]_i_1
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[2]/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X168Y454       FDRE (Hold_fdre_C_D)         0.087    -0.054    TrafficLight/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.441%)  route 0.233ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[0]/Q
                         net (fo=11, routed)          0.115     0.060    TrafficLight/state[0]
    SLICE_X169Y454       LUT2 (Prop_lut2_I1_O)        0.028     0.088 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.118     0.206    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[0]/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X168Y454       FDRE (Hold_fdre_C_CE)        0.030    -0.111    TrafficLight/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.441%)  route 0.233ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[0]/Q
                         net (fo=11, routed)          0.115     0.060    TrafficLight/state[0]
    SLICE_X169Y454       LUT2 (Prop_lut2_I1_O)        0.028     0.088 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.118     0.206    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[1]/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X168Y454       FDRE (Hold_fdre_C_CE)        0.030    -0.111    TrafficLight/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 TrafficLight/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TrafficLight/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out2_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.441%)  route 0.233ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.665 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.115    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           0.934    -0.155    TrafficLight/clk_out2
    SLICE_X169Y453                                                    r  TrafficLight/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y453       FDRE (Prop_fdre_C_Q)         0.100    -0.055 f  TrafficLight/state_reg[0]/Q
                         net (fo=11, routed)          0.115     0.060    TrafficLight/state[0]
    SLICE_X169Y454       LUT2 (Prop_lut2_I1_O)        0.028     0.088 r  TrafficLight/lights_reg[7]_i_2/O
                         net (fo=12, routed)          0.118     0.206    TrafficLight/n_0_lights_reg[7]_i_2
    SLICE_X168Y454       FDRE                                         r  TrafficLight/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.965 r  i_clock_synth/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.351    i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.321 r  i_clock_synth/clkout2_buf/O
                         net (fo=7, routed)           1.221    -0.100    TrafficLight/clk_out2
    SLICE_X168Y454                                                    r  TrafficLight/cnt_reg[2]/C
                         clock pessimism             -0.041    -0.141    
    SLICE_X168Y454       FDRE (Hold_fdre_C_CE)        0.030    -0.111    TrafficLight/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.408     5.000   3.592    BUFGCTRL_X0Y0    i_clock_synth/clkout2_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250    SLICE_X168Y454   TrafficLight/cnt_reg[1]/C            
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250    SLICE_X168Y454   TrafficLight/cnt_reg[3]/C            
Min Period        n/a     FDRE/C              n/a            0.700     5.000   4.300    SLICE_X168Y454   TrafficLight/cnt_reg[0]/C            
Min Period        n/a     FDRE/C              n/a            0.700     5.000   4.300    SLICE_X168Y454   TrafficLight/cnt_reg[2]/C            
Min Period        n/a     FDRE/C              n/a            0.700     5.000   4.300    SLICE_X169Y454   TrafficLight/northSouth_reg/C        
Min Period        n/a     FDRE/C              n/a            0.700     5.000   4.300    SLICE_X169Y453   TrafficLight/state_reg[0]/C          
Min Period        n/a     FDRE/C              n/a            0.700     5.000   4.300    SLICE_X169Y453   TrafficLight/state_reg[1]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Fast    FDRE/C              n/a            0.400     2.500   2.100    SLICE_X168Y454   TrafficLight/cnt_reg[1]/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.400     2.500   2.100    SLICE_X168Y454   TrafficLight/cnt_reg[3]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.500   2.100    SLICE_X168Y454   TrafficLight/cnt_reg[1]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.500   2.100    SLICE_X168Y454   TrafficLight/cnt_reg[3]/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[0]/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[2]/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y454   TrafficLight/northSouth_reg/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y453   TrafficLight/state_reg[0]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y453   TrafficLight/state_reg[1]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[0]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[0]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[1]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[2]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[3]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y454   TrafficLight/northSouth_reg/C        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y453   TrafficLight/state_reg[0]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X169Y453   TrafficLight/state_reg[1]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[0]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[1]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.350     2.500   2.150    SLICE_X168Y454   TrafficLight/cnt_reg[2]/C            



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     2.500   1.429    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   2.500   210.860  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 0.833333 }
Period:             1.667
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     1.667   0.596    MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT3  
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   1.667   211.693  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKOUT3  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600
  To Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 20 }
Period:             40.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.408     40.000  38.592   BUFGCTRL_X0Y1    i_clock_synth/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     40.000  38.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     40.000  38.929   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y4  i_clock_synth/mmcm_adv_inst/CLKFBOUT  



