
*** Running vivado
    with args -log swerv_soc_swerv_wrapper_verilog_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_swerv_wrapper_verilog_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source swerv_soc_swerv_wrapper_verilog_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 471.898 ; gain = 199.906
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_swerv_wrapper_verilog_0_0
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID 79b7cfd83c4a6b9d) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips swerv_soc_swerv_wrapper_verilog_0_0]'
Command: synth_design -top swerv_soc_swerv_wrapper_verilog_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.492 ; gain = 410.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_swerv_wrapper_verilog_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_swerv_wrapper_verilog_0_0/synth/swerv_soc_swerv_wrapper_verilog_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_verilog' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_verilog.v:21]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_dmi' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_dmi.sv:26]
INFO: [Synth 8-6157] synthesizing module 'swerv' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:159]
INFO: [Synth 8-6157] synthesizing module 'dbg' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffsc' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'rvdffsc' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:60]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'dbg' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ifu' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ifu_ifc_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'ifu_ifc_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifu_bp_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_addr_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:353]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_addr_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:353]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-226] default block is never used [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:1075]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:256]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_tag_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:333]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_tag_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:333]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_ghr_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_ghr_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'ifu_bp_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ifu_aln_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rveven_paritycheck' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritycheck' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:416]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'ifu_compress_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_compress_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_aln_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ifu_mem_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6157] synthesizing module 'rveven_paritygen' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:407]
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:407]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized15' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'ifu_mem_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dec' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec.sv:30]
INFO: [Synth 8-6157] synthesizing module 'dec_ib_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized16' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized17' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized17' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'dec_ib_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_decode_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dec_dec_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6155] done synthesizing module 'dec_dec_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized18' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized18' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized19' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized22' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized22' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized19' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'dec_decode_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'dec_tlu_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'dec_timer_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6155] done synthesizing module 'dec_timer_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:211]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized23' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized23' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized24' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized24' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized25' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized25' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized26' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized26' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized20' [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized27' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized20' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized21' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized28' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized22' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net bus_clk in module/entity dbg does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:280]
WARNING: [Synth 8-3848] Net axiclk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:940]
WARNING: [Synth 8-3848] Net fetch_f1_f2_c1_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:289]
WARNING: [Synth 8-3848] Net axiclk_reset in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:941]
WARNING: [Synth 8-3848] Net tag_valid_w0_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1288]
WARNING: [Synth 8-3848] Net tag_valid_w1_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1289]
WARNING: [Synth 8-3848] Net tag_valid_w2_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1290]
WARNING: [Synth 8-3848] Net tag_valid_w3_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1291]
WARNING: [Synth 8-3848] Net way_status_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1230]
WARNING: [Synth 8-3848] Net exu_mul_c1_e3_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e2_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e1_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net dma_bus_clk in module/entity dma_ctrl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dma/dma_ctrl.sv:187]
WARNING: [Synth 8-7129] Port en in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_tlu_core_ecc_disable in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[33] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[11] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[10] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[9] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[8] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[7] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[6] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[1] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[0] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[15] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[14] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[13] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[12] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_wlast in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arburst[1] in module dma_ctrl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.918 ; gain = 822.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1722.918 ; gain = 822.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1722.918 ; gain = 822.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1882.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.945 ; gain = 152.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/dbg/axi_bready_ff' (rvdffs) to 'inst/swerv_eh1_2/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'inst/swerv_eh1_2/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga__parameterized0) to 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 9     
	   3 Input    6 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 5     
	  14 Input    4 Bit       Adders := 1     
	  11 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 13    
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 55    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 9     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 17    
	               63 Bit    Registers := 2     
	               51 Bit    Registers := 3     
	               39 Bit    Registers := 11    
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 165   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 121   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 634   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit	(2048 X 39 bit)          RAMs := 8     
	               8K Bit	(256 X 34 bit)          RAMs := 16    
	               1K Bit	(64 X 21 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 6     
	   2 Input   74 Bit        Muxes := 9     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   67 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 37    
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 5     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 297   
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 57    
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 44    
	   4 Input   26 Bit        Muxes := 8     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 20    
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 143   
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 126   
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 179   
	   7 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 475   
	   8 Input    2 Bit        Muxes := 2     
	  26 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1200  
	   6 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'decode/freeze_before_ff/dout_reg[0]' (FDC) to 'decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlu/\mip_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arf/\bankid_ff/dffs/dout_reg[0] )
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc1_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_busm_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'ifu/ifc/fbwrite_ff/dout_reg[3]' (FDC) to 'ifu/ifc/fbwrite_ff/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[4]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[5]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[6]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/ifu_pmu_sigs_ff/dout_reg[4]' (FDC) to 'ifu/mem_ctl/act_miss_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/dma_ok_prev_ff/dout_reg[0]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\sbiccm_err_ff/dout_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:108]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:03:18 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:03:30 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:04:03 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[7]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/dout_reg[19]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/lsu_idle_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freeze_e4_ff/dout_reg[0]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[3]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc4ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc5ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[31]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[2]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:04:20 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:04:31 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:04:31 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:04:38 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:04:39 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:04:41 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:04:42 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   630|
|2     |DSP48E1  |     4|
|3     |LUT1     |   180|
|4     |LUT2     |  1274|
|5     |LUT3     |  3928|
|6     |LUT4     |  4774|
|7     |LUT5     |  5981|
|8     |LUT6     | 15248|
|9     |MUXF7    |   336|
|10    |MUXF8    |    28|
|11    |RAMB18E1 |    28|
|13    |RAMB36E1 |    16|
|14    |FDCE     | 13157|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:04:42 . Memory (MB): peak = 2034.945 ; gain = 1134.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 225 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:04:21 . Memory (MB): peak = 2034.945 ; gain = 822.031
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:04:43 . Memory (MB): peak = 2034.945 ; gain = 1134.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2034.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e6edb778
INFO: [Common 17-83] Releasing license: Synthesis
383 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:05:07 . Memory (MB): peak = 2034.945 ; gain = 1530.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.runs/swerv_soc_swerv_wrapper_verilog_0_0_synth_1/swerv_soc_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.945 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2034.945 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 3376 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.runs/swerv_soc_swerv_wrapper_verilog_0_0_synth_1/swerv_soc_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_swerv_wrapper_verilog_0_0_utilization_synth.rpt -pb swerv_soc_swerv_wrapper_verilog_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2034.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 15:02:54 2023...

*** Running vivado
    with args -log swerv_soc_swerv_wrapper_verilog_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_swerv_wrapper_verilog_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source swerv_soc_swerv_wrapper_verilog_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 471.121 ; gain = 200.449
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_swerv_wrapper_verilog_0_0
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID 79b7cfd83c4a6b9d) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips swerv_soc_swerv_wrapper_verilog_0_0]'
Command: synth_design -top swerv_soc_swerv_wrapper_verilog_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.547 ; gain = 410.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_swerv_wrapper_verilog_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_swerv_wrapper_verilog_0_0/synth/swerv_soc_swerv_wrapper_verilog_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_verilog' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_verilog.v:21]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper_dmi' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_dmi.sv:26]
INFO: [Synth 8-6157] synthesizing module 'swerv' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/swerv.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:159]
INFO: [Synth 8-6157] synthesizing module 'dbg' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffsc' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'rvdffsc' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:60]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'dbg' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ifu' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ifu_ifc_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'ifu_ifc_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifu_bp_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_addr_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:353]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_addr_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:353]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-226] default block is never used [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:1075]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:256]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_tag_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:333]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_tag_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:333]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_ghr_hash' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_ghr_hash' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'ifu_bp_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ifu_aln_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rveven_paritycheck' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritycheck' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:416]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'ifu_compress_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_compress_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_aln_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ifu_mem_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6157] synthesizing module 'rveven_paritygen' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:407]
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:407]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized1' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized1' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized2' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized2' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized3' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized3' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:77]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized15' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'ifu_mem_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dec' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec.sv:30]
INFO: [Synth 8-6157] synthesizing module 'dec_ib_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized16' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized17' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized17' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'dec_ib_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_decode_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dec_dec_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6155] done synthesizing module 'dec_dec_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:2497]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized18' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized18' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized19' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized22' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized22' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized19' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'dec_decode_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'dec_tlu_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'dec_timer_ctl' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6155] done synthesizing module 'dec_timer_ctl' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv:2644]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:211]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized23' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized23' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized24' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized24' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized25' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized25' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized26' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized26' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized20' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized27' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized20' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized21' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized15' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized28' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized22' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized16' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:178]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net bus_clk in module/entity dbg does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv:280]
WARNING: [Synth 8-3848] Net axiclk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:940]
WARNING: [Synth 8-3848] Net fetch_f1_f2_c1_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:289]
WARNING: [Synth 8-3848] Net axiclk_reset in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:941]
WARNING: [Synth 8-3848] Net tag_valid_w0_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1288]
WARNING: [Synth 8-3848] Net tag_valid_w1_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1289]
WARNING: [Synth 8-3848] Net tag_valid_w2_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1290]
WARNING: [Synth 8-3848] Net tag_valid_w3_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1291]
WARNING: [Synth 8-3848] Net way_status_clk in module/entity ifu_mem_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv:1230]
WARNING: [Synth 8-3848] Net exu_mul_c1_e3_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e2_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e1_clk in module/entity exu_mul_ctl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net dma_bus_clk in module/entity dma_ctrl does not have driver. [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/dma/dma_ctrl.sv:187]
WARNING: [Synth 8-7129] Port en in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_tlu_core_ecc_disable in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[33] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[11] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[10] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[9] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[8] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[7] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[6] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[5] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[4] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[3] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[2] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[1] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[0] in module IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[15] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[14] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[13] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[12] in module ifu_ic_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[1] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[0] in module lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdff_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffs_fpga__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffsc_fpga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rvrangecheck is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_awburst[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_wlast in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arprot[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[7] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[6] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[5] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[4] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[3] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[2] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[1] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arlen[0] in module dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_axi_arburst[1] in module dma_ctrl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.305 ; gain = 822.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1722.305 ; gain = 822.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1722.305 ; gain = 822.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1882.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.344 ; gain = 153.500
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/dbg/axi_bready_ff' (rvdffs) to 'inst/swerv_eh1_2/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'inst/swerv_eh1_2/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga__parameterized0) to 'inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 9     
	   3 Input    6 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 5     
	  14 Input    4 Bit       Adders := 1     
	  11 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 13    
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 55    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 9     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 17    
	               63 Bit    Registers := 2     
	               51 Bit    Registers := 3     
	               39 Bit    Registers := 11    
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 165   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 121   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 634   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit	(2048 X 39 bit)          RAMs := 8     
	               8K Bit	(256 X 34 bit)          RAMs := 16    
	               1K Bit	(64 X 21 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 6     
	   2 Input   74 Bit        Muxes := 9     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   67 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 37    
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 5     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 297   
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 57    
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 44    
	   4 Input   26 Bit        Muxes := 8     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 20    
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 143   
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 126   
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 179   
	   7 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 475   
	   8 Input    2 Bit        Muxes := 2     
	  26 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1200  
	   6 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'decode/freeze_before_ff/dout_reg[0]' (FDC) to 'decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlu/\mip_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arf/\bankid_ff/dffs/dout_reg[0] )
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc1_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_busm_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'ifu/ifc/fbwrite_ff/dout_reg[3]' (FDC) to 'ifu/ifc/fbwrite_ff/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[4]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[5]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[6]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/ifu_pmu_sigs_ff/dout_reg[4]' (FDC) to 'ifu/mem_ctl/act_miss_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/dma_ok_prev_ff/dout_reg[0]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\sbiccm_err_ff/dout_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv:108]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:03:20 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:03:29 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:03:59 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg      | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem                     | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/swerv_eh1_2/mem /\icm/ic_data_inst  | WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg         | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[7]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/dout_reg[19]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/lsu_idle_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'deci_0/inst/swerv_eh1_2/swerv/dec/decode/freeze_e4_ff/dout_reg[0]' (FDC) to 'deci_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[3]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc3ff/dffs/dffs/dout_reg[2]' (FDCE) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc4ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc5ff/dout_reg[15]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[3]' (FDC) to 'lsui_2/inst/swerv_eh1_2/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[6]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[22]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[62]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[14]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[38]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata1ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata2ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[54]' (FDCE) to 'swervi_4/inst/swerv_eh1_2/swerv/ifu/aln/brdata0ff/genblock.dff/dffs/dout_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[71]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_eh1_2/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[31]' (FDCE) to 'inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[2]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv:37]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:04:24 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:04:34 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:04:35 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:04:41 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:04:43 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:04:44 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:46 ; elapsed = 00:04:45 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   630|
|2     |DSP48E1  |     4|
|3     |LUT1     |   180|
|4     |LUT2     |  1274|
|5     |LUT3     |  3928|
|6     |LUT4     |  4774|
|7     |LUT5     |  5981|
|8     |LUT6     | 15248|
|9     |MUXF7    |   336|
|10    |MUXF8    |    28|
|11    |RAMB18E1 |    28|
|13    |RAMB36E1 |    16|
|14    |FDCE     | 13157|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:46 ; elapsed = 00:04:45 . Memory (MB): peak = 2036.344 ; gain = 1136.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 225 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:04:26 . Memory (MB): peak = 2036.344 ; gain = 822.926
Synthesis Optimization Complete : Time (s): cpu = 00:02:46 ; elapsed = 00:04:46 . Memory (MB): peak = 2036.344 ; gain = 1136.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2036.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e6edb778
INFO: [Common 17-83] Releasing license: Synthesis
384 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:05:09 . Memory (MB): peak = 2036.344 ; gain = 1532.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_swerv_wrapper_verilog_0_0_synth_1/swerv_soc_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.344 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.344 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 3376 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_swerv_wrapper_verilog_0_0_synth_1/swerv_soc_swerv_wrapper_verilog_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_swerv_wrapper_verilog_0_0_utilization_synth.rpt -pb swerv_soc_swerv_wrapper_verilog_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 13:43:38 2023...
