
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000889                       # Number of seconds simulated
sim_ticks                                   888910000                       # Number of ticks simulated
final_tick                                  888910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92781                       # Simulator instruction rate (inst/s)
host_op_rate                                   179902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36640409                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449116                       # Number of bytes of host memory used
host_seconds                                    24.26                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         681984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             772736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       193280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          193280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         102093575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         767213779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             869307354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    102093575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102093575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217434836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217434836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217434836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        102093575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        767213779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1086742190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000142152250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3929                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 696576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  193856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  772800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               251456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     888908000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.710623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.201024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.090907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          562     25.73%     25.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          518     23.72%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          217      9.94%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          159      7.28%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           99      4.53%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           84      3.85%     75.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           66      3.02%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      2.79%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          418     19.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.097826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.332890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.712435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             96     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            46     25.00%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      7.07%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            9      4.89%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      2.72%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.17%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      1.63%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      2.72%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.54%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              142     77.17%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.63%     78.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     19.02%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        88512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       608064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       193856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99573635.126165747643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 684055753.675850152969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218082820.533012330532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    337248000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21663496750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38479.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31648.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5513743.13                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    187776000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               391851000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   54420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17252.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36002.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       783.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    869.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2564                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      55542.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11523960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6102360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                50187060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12710700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         69454320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            110155920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2756640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       279607800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9584640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1590780.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              553674180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            622.868659                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            640007500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3836750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      29380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      2025750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     24955250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     215531250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    613181000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4169760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2185920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                27517560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3100680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             85557570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3070080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       228573420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        38000160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         25650840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              479904630                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.879887                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            693294500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3699500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     93071750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     98963500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     165656000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    501259250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  229820                       # Number of BP lookups
system.cpu.branchPred.condPredicted            229820                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8741                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               175599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32220                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                580                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          175599                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              89688                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            85911                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4617                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      896401                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      166144                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1682                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           133                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      261327                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           407                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       888910000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1777821                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             306223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2552140                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      229820                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             121908                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1376670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  265                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1682                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           92                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    261030                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2792                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1694026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.908817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.599753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   949560     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16991      1.00%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59750      3.53%     60.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37354      2.21%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    45683      2.70%     65.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36607      2.16%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19977      1.18%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31403      1.85%     70.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   496701     29.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1694026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129271                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.435544                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   288939                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                689507                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    674704                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 31799                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9077                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4832546                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9077                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   305001                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  301381                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5766                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    687959                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                384842                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4791567                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4202                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  43942                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 262075                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90177                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5481647                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10633759                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4746516                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3449473                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   522260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    161354                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               887438                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              171348                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52285                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19125                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4724455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4616682                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5057                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          360185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       519427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            160                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1694026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.725272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.848938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              686780     40.54%     40.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               93261      5.51%     46.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              149821      8.84%     54.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              118371      6.99%     61.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143895      8.49%     70.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              125677      7.42%     77.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113455      6.70%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              118157      6.97%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              144609      8.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1694026                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16845      8.68%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14109      7.27%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.01%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     49      0.03%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4686      2.41%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    9      0.00%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             76383     39.36%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            46344     23.88%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1760      0.91%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   974      0.50%     83.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             32791     16.90%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               83      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8803      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1951017     42.26%     42.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12585      0.27%     42.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1640      0.04%     42.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566265     12.27%     55.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  737      0.02%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26834      0.58%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1853      0.04%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390130      8.45%     64.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                854      0.02%     64.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327407      7.09%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9976      0.22%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266242      5.77%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               310200      6.72%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125735      2.72%     86.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          575087     12.46%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41253      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4616682                       # Type of FU issued
system.cpu.iq.rate                           2.596820                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      194054                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042033                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5788165                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2490262                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2003658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5338336                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2594698                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2569508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2044703                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2757230                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           143073                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50757                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10930                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9077                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  187085                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 42472                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4724679                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               430                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                887438                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               171348                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2376                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 38677                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2652                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8934                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11586                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4597811                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                880568                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18871                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1046702                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   178407                       # Number of branches executed
system.cpu.iew.exec_stores                     166134                       # Number of stores executed
system.cpu.iew.exec_rate                     2.586206                       # Inst execution rate
system.cpu.iew.wb_sent                        4578805                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4573166                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2909595                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4665112                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.572343                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623692                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          360263                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8995                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1639322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.662377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.242330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       784026     47.83%     47.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       143864      8.78%     56.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        78107      4.76%     61.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        74824      4.56%     65.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        80973      4.94%     70.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55568      3.39%     74.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        47870      2.92%     77.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41729      2.55%     79.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       332361     20.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1639322                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                332361                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6031717                       # The number of ROB reads
system.cpu.rob.rob_writes                     9504686                       # The number of ROB writes
system.cpu.timesIdled                             872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.789831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.789831                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.266093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.266093                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4409228                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1713656                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3432619                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2527677                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    751656                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   961606                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1414474                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.329264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              785502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.610752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.329264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1815394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1815394                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       705997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          705997                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       158634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         158634                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       864631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       864631                       # number of overall hits
system.cpu.dcache.overall_hits::total          864631                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35951                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35951                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1787                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1787                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        37738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37738                       # number of overall misses
system.cpu.dcache.overall_misses::total         37738                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2076284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2076284000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98854489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98854489                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2175138489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2175138489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2175138489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2175138489                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       902369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       902369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       902369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       902369                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048455                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011139                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041821                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041821                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57753.164029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57753.164029                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55318.684387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55318.684387                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57637.884599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57637.884599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57637.884599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57637.884599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1424                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               802                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.921446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3020                       # number of writebacks
system.cpu.dcache.writebacks::total              3020                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26706                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        27082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27082                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27082                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9245                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10656                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    578523000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    578523000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86413990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86413990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    664936990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    664936990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    664936990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    664936990                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011809                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62576.852353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62576.852353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61243.082920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61243.082920                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62400.243056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62400.243056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62400.243056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62400.243056                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10528                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.517330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.724972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.517330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523480                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523480                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       259156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259156                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       259156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259156                       # number of overall hits
system.cpu.icache.overall_hits::total          259156                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1874                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1874                       # number of overall misses
system.cpu.icache.overall_misses::total          1874                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124589000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124589000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124589000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124589000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124589000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       261030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261030                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007179                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007179                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66482.924226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66482.924226                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66482.924226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66482.924226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66482.924226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66482.924226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          909                       # number of writebacks
system.cpu.icache.writebacks::total               909                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1421                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1421                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    100178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    100178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    100178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    100178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    100178000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    100178000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005444                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005444                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005444                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005444                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70498.240676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70498.240676                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70498.240676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70498.240676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70498.240676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70498.240676                       # average overall mshr miss latency
system.cpu.icache.replacements                    909                       # number of replacements
system.membus.snoop_filter.tot_requests         23514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    888910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3020                       # Transaction distribution
system.membus.trans_dist::WritebackClean          909                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7508                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1461                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1461                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9195                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        31840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        31840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       875264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       875264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1024192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12077                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001325                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036376                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12061     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12077                       # Request fanout histogram
system.membus.reqLayer2.occupancy            41651500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7560996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           55801497                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
