# Vivado Basic Scripted Workflow

# Proj file structure

    - workspace
        | - ip(not used so far)
        | - proj
            | - {xilinx auto-work dir}
        | - script(genertaed tcl script)
        | - src
            | - constraints
            | - hdl
            | - testbench
            | - blockdesign

# Reference

- [Xilinx-UG894.](https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_2/ug894-vivado-tcl-scripting.pdf)
- Vivado cmd help manual.
- [基于 Makefile 的 FPGA 构建系统.](https://blog.csdn.net/qq_36525177/article/details/135377399)
- [编写Tcl脚本创建整个Vivado工程并通过Git对Tcl脚本进行管理.](https://blog.csdn.net/m0_73063250/article/details/130096267)