5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd task4.1.vcd -o task4.1.cdd -v task4.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task4.1.v 1 18 1
1 c 3 30004 1 0 0 0 1 25 2
3 0 mod_a "main.a" task4.1.v 21 35 1
2 1 23 90009 1 1 1004 0 0 1 9 c
2 2 23 90009 3 29 100a 1 0 1 26 2
2 3 23 110011 1 1 1004 0 0 1 9 c
2 4 23 110011 1 47 4 3 0 foo.c
2 5 23 c0014 1 3b 5002 0 4 1 26 2 foo
1 c 21 19 1 0 0 0 1 25 2
4 5 6 2 0
4 2 1 5 0
3 3 mod_a.foo "main.a.foo" task4.1.v 25 33 1
2 6 28 20006 1 3d 5002 0 0 1 26 2 $u1
1 c 26 800008 1 0 0 0 1 25 2
1 a 27 830006 1 0 0 0 1 25 102
4 6 11 0 0
3 1 mod_a.foo.$u1 "main.a.foo.$u1" task4.1.v 0 32 1
2 7 29 70007 1 1 1004 0 0 1 9 c
2 8 29 30003 0 1 1410 0 0 1 9 a
2 9 29 30007 1 37 16 7 8
2 10 30 40004 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 11 30 30004 2 2c 900a 10 0 32 26 aa aa aa aa aa aa aa aa
2 12 31 80008 1 1 1004 0 0 1 9 c
2 13 31 70007 1 1b 1008 12 0 1 26 1002
2 14 31 30003 0 1 1410 0 0 1 9 a
2 15 31 30008 1 37 1a 13 14
4 15 0 0 0
4 11 0 15 0
4 9 11 11 11
3 0 mod_a "main.b" task4.1.v 21 35 1
2 16 23 90009 1 1 1008 0 0 1 9 c
2 17 23 90009 3 29 100a 16 0 1 26 2
2 18 23 110011 1 1 1008 0 0 1 9 c
2 19 23 110011 1 47 8 18 0 foo.c
2 20 23 c0014 1 3b 5002 0 19 1 26 2 foo
1 c 21 19 1 0 0 0 1 25 2
4 20 6 17 0
4 17 1 20 0
3 3 mod_a.foo "main.b.foo" task4.1.v 25 33 1
2 21 28 20006 1 3d 5002 0 0 1 26 2 $u1
1 c 26 800008 1 0 0 0 1 25 2
1 a 27 830006 1 0 0 0 1 25 1002
4 21 11 0 0
3 1 mod_a.foo.$u1 "main.b.foo.$u1" task4.1.v 0 32 1
2 22 29 70007 1 1 1008 0 0 1 9 c
2 23 29 30003 0 1 1410 0 0 1 9 a
2 24 29 30007 1 37 1a 22 23
2 25 30 40004 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 26 30 30004 2 2c 900a 25 0 32 26 aa aa aa aa aa aa aa aa
2 27 31 80008 1 1 1008 0 0 1 9 c
2 28 31 70007 1 1b 1004 27 0 1 26 102
2 29 31 30003 0 1 1410 0 0 1 9 a
2 30 31 30008 1 37 16 28 29
4 30 0 0 0
4 26 0 30 0
4 24 11 26 26
3 1 main.$u0 "main.$u0" task4.1.v 0 16 1
