# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_axi_dma_0_0/sim/axi_dma_axi_dma_0_0.vhd" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_rst_ps7_0_100M_0/sim/axi_dma_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
