[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2578858 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2578858 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2578858 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 14714024 heartbeat IPC: 0.8241 cumulative IPC: 0.8241 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 26661372 heartbeat IPC: 0.837 cumulative IPC: 0.8305 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 38783873 heartbeat IPC: 0.8249 cumulative IPC: 0.8286 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 50774376 heartbeat IPC: 0.834 cumulative IPC: 0.83 (Simulation time: 00 hr 02 min 35 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 60362520 cumulative IPC: 0.8283 (Simulation time: 00 hr 03 min 10 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 60362520 cumulative IPC: 0.8283 (Simulation time: 00 hr 03 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8283 instructions: 50000000 cycles: 60362520
CPU 0 Branch Prediction Accuracy: 96.52% MPKI: 9.704 Average ROB Occupancy at Mispredict: 59.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.704
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 333.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     951660 HIT:     191780 MISS:     759880 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     950908 HIT:     191454 MISS:     759454 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        280 HIT:         27 MISS:        253 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        412 HIT:        297 MISS:        115 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          2 MISS:         58 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       1529 HIT:       1529 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:       1529 HIT:       1529 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14051115 HIT:   11008839 MISS:    3042276 MSHR_MERGE:    2091028
cpu0->cpu0_L1D LOAD         ACCESS:   13394814 HIT:   10353996 MISS:    3040818 MSHR_MERGE:    2089910
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     656241 HIT:     654843 MISS:       1398 MSHR_MERGE:       1118
cpu0->cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 60.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       1323 HIT:       1323 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:       1323 HIT:       1323 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13942569 HIT:   13900447 MISS:      42122 MSHR_MERGE:      24369
cpu0->cpu0_DTLB LOAD         ACCESS:   13942569 HIT:   13900447 MISS:      42122 MSHR_MERGE:      24369
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.129 cycles
cpu0->LLC TOTAL        ACCESS:     760075 HIT:     514936 MISS:     245139 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     759454 HIT:     514519 MISS:     244935 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        253 HIT:         81 MISS:        172 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        310 HIT:        310 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         58 HIT:         26 MISS:         32 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 151.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61227
  ROW_BUFFER_MISS:     183912
  AVG DBUS CONGESTED CYCLE: 3.097
Channel 0 WQ ROW_BUFFER_HIT:         37
  ROW_BUFFER_MISS:         40
  FULL:          0
Channel 0 REFRESHES ISSUED:       5031
