#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jan 30 10:40:13 2014
# Process ID: 5420
# Log file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test18/vivado_IP_GEN/vivado.log
# Journal file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test18/vivado_IP_GEN/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source vivado_project.tcl
# set DEVICE_TYPE xc7a200tfbg676-2
# set TOP_module pcie_axi_stream_to_axi_lite_bridge
# create_project pcie_axi_stream_to_axi_lite_bridge pcie_axi_stream_to_axi_lite_bridge -part $DEVICE_TYPE 
# import_files -force -norecurse {
# ../src/PIO.v
# ../src/PIO_EP.v
# ../src/PIO_RX_ENGINE.v
# ../src/PIO_TO_CTRL.v
# ../src/PIO_TX_ENGINE.v
# ../src/pcie_app_7x.v
# ../src/axi_lite_master_if.v
# ../src/axiLite_debug.v
# ../src/pcie_axi_stream_to_axi_lite_bridge.v
# ../src/pcie_gen1x1_axi_lite_bridge.v
# ../src/pcie_gen1x1_axi_lite_bridge_example_top.v
# ../IP/A7_gen1x1_pcie/A7_gen1x1_pcie.xci
# ../IP/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Xilinx/Vivado/2013.4/data/ip'.
# set_property top $TOP_module [get_filesets sources_1]
# set ROOT_DIR [pwd]
# ipx::package_project -root_dir $ROOT_DIR
INFO: [IP_Flow 19-2418] Expression "((C_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis_tx" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axis_rx" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property vendor {sanjayr} [ipx::current_core]
# set_property vendor_display_name {sanjayr} [ipx::current_core]
# set_property supported_families {{kintex7} {Pre-Production} {kintex7l} {Pre-Production} {qkintex7} {Pre-Production} {qkintex7l} {Pre-Production} {artix7} {Pre-Production} {artix7l} {Pre-Production} {aartix7} {Pre-Production} {qartix7} {Pre-Production} {zynq} {Pre-Production} {qzynq} {Pre-Production} {azynq} {Pre-Production}} [ipx::current_core]
# set_property company_url {www.xilinx.com} [ipx::current_core]
# set_property value_validation_list {{128} {64} {32}} [ipx::get_user_parameter C_DATA_WIDTH [ipx::current_core]]
# ipx::add_bus_interface {M_AXI_LITE_CLK} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]
# set_property display_name {M_AXI_LITE_CLK} [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]
# set_property physical_name {user_clk} [ipx::get_port_map CLK [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]
# set_property value {M_AXI} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface M_AXI_LITE_CLK [ipx::current_core]]]
# ipx::add_bus_interface {m_axis_tx_clk} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]
# set_property display_name {m_axis_tx_clk} [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]
# set_property physical_name {user_clk} [ipx::get_port_map CLK [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]
# set_property value {m_axis_tx} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface m_axis_tx_clk [ipx::current_core]]]
# ipx::add_bus_interface {s_axis_rx_clk} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]
# set_property display_name {s_axis_rx_clk} [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]
# set_property physical_name {user_clk} [ipx::get_port_map CLK [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]
# set_property value {s_axis_rx} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface s_axis_rx_clk [ipx::current_core]]]
# set_property order {10000} [ipx::get_user_parameter AXI_BAR_0_ADDR [ipx::current_core]]
# set_property order {10100} [ipx::get_user_parameter AXI_BAR_0_MASK [ipx::current_core]]
# set_property order {10200} [ipx::get_user_parameter AXI_BAR_1_ADDR [ipx::current_core]]
# set_property order {10300} [ipx::get_user_parameter AXI_BAR_1_MASK [ipx::current_core]]
# set_property order {10400} [ipx::get_user_parameter AXI_BAR_2_ADDR [ipx::current_core]]
# set_property order {10500} [ipx::get_user_parameter AXI_BAR_2_MASK [ipx::current_core]]
# set_property order {10600} [ipx::get_user_parameter AXI_BAR_3_ADDR [ipx::current_core]]
# set_property order {10700} [ipx::get_user_parameter AXI_BAR_3_MASK [ipx::current_core]]
# set_property order {10800} [ipx::get_user_parameter C_DATA_WIDTH [ipx::current_core]]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::save_core [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::archive_core {./pcie_axi_stream_to_axi_lite_bridge.zip} [ipx::current_core]
set_property vendor {sanjay} [ipx::current_core]
set_property vendor {sanjayr} [ipx::current_core]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 10:40:50 2014...
