Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 25 13:53:30 2025
| Host         : ZA-WASADIE1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adc_tech_wrapper_control_sets_placed.rpt
| Design       : adc_tech_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   374 |
|    Minimum number of control sets                        |   374 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   415 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   374 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |   158 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1042 |          255 |
| No           | No                    | Yes                    |             197 |           48 |
| No           | Yes                   | No                     |             787 |          227 |
| Yes          | No                    | No                     |            1528 |          335 |
| Yes          | No                    | Yes                    |             184 |           34 |
| Yes          | Yes                   | No                     |            1427 |          321 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                     | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                               |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              2 |         1.00 |
| ~adc_tech_i/i2c_0/U0/i2c_clk_BUFGCE                      | adc_tech_i/i2c_0/U0/i2c_start_flag_reg_0                                                                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                            | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                         | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                 |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                   | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                               | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                   | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                  | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal/U0/p_0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                  | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                              |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                    |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                      | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
| ~adc_tech_i/i2c_0/U0/i2c_clk_BUFGCE                      | adc_tech_i/i2c_0/U0/i2c_shift_reg_counter[3]_i_1_n_0                                                                                                                                                                                                     | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                   |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                   | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                          |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                        | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                               |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                               |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                              | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                4 |              5 |         1.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                3 |              5 |         1.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                4 |              5 |         1.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                3 |              5 |         1.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                4 |              5 |         1.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal/U0/sync_in_r10                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                               |                3 |              6 |         2.00 |
|  adc_tech_i/i2c_0/U0/i2c_clk_BUFGCE                      | adc_tech_i/i2c_0/U0/i2c_state                                                                                                                                                                                                                            | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                3 |              7 |         2.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                5 |              7 |         1.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              7 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                         | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                               |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/CI                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_i_1_n_0                                                                                                                                                                                        | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                              | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                 |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                6 |              9 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                8 |              9 |         1.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                          |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                8 |             10 |         1.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                              | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                4 |             10 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             10 |         1.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                3 |             10 |         3.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                3 |             10 |         3.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                6 |             11 |         1.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                6 |             11 |         1.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                5 |             11 |         2.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                7 |             11 |         1.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             11 |         1.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                6 |             11 |         1.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                8 |             11 |         1.38 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                4 |             11 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                   | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                6 |             11 |         1.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                5 |             11 |         2.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                   | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |                5 |             11 |         2.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                5 |             12 |         2.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                5 |             12 |         2.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                7 |             12 |         1.71 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                3 |             12 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                5 |             13 |         2.60 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                           |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               12 |             24 |         2.00 |
|  adc_tech_i/i2c_0/U0/i2c_clk_BUFGCE                      | adc_tech_i/i2c_0/U0/dac_data_lsb                                                                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                6 |             24 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                         |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                8 |             24 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             26 |         4.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |               11 |             28 |         2.55 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |               12 |             28 |         2.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |               11 |             29 |         2.64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               18 |             32 |         1.78 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_control/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                               |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                6 |             32 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                |               13 |             32 |         2.46 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal/U0/dac_state                                                                                                                                                                                                                          | adc_tech_i/dac_cal/U0/sync_in_r10                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_cal/U0/counter[31]_i_1_n_0                                                                                                                                                                                                                | adc_tech_i/dac_cal/U0/sync_in_r10                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |                7 |             32 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               11 |             34 |         3.09 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |               12 |             37 |         3.08 |
|  adc_tech_i/i2c_0/U0/i2c_clk_BUFGCE                      |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               11 |             38 |         3.45 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               17 |             39 |         2.29 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_6                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_2                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_4                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_3                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_10                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_1                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_7                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_4                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_3                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_1                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_8                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_7                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_9                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_5                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_2                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_11                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_13                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_15                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_6                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_12                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_16                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_14                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_11                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_12                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_5                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_11                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                  | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               12 |             41 |         3.42 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                  | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               11 |             41 |         3.73 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               18 |             41 |         2.28 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               12 |             41 |         3.42 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                      |               18 |             41 |         2.28 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               15 |             42 |         2.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                |               16 |             42 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               16 |             44 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               14 |             45 |         3.21 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               14 |             45 |         3.21 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               14 |             45 |         3.21 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             51 |         5.10 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               10 |             51 |         5.10 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             60 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               11 |             64 |         5.82 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               16 |             64 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               19 |             65 |         3.42 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |               19 |             65 |         3.42 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                |               13 |             68 |         5.23 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                 |                                                                                                                                                                                                                                         |               73 |            177 |         2.42 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              233 |            982 |         4.21 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


