# RiscCpu
a simple risc cpu(without hazard and stall) for digital system design course in sun yet-sen university, smie

