

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.778 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_3_VITIS_LOOP_38_4  |        ?|        ?|        45|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 1, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 48 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 49 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mul_ln21_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln21"   --->   Operation 51 'read' 'mul_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sub17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub17"   --->   Operation 52 'read' 'sub17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten12"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln37 = store i31 1, i31 %y" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 54 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln38 = store i17 1, i17 %x_1" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 55 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_5"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i64 %indvar_flatten12" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 57 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.52ns)   --->   "%icmp_ln37 = icmp_eq  i64 %indvar_flatten12_load, i64 %mul_ln21_read" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 58 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (3.52ns)   --->   "%add_ln37 = add i64 %indvar_flatten12_load, i64 1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 59 'add' 'add_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc61.loopexit, void %VITIS_LOOP_54_8.preheader.exitStub" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 60 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%x = load i17 %x_1" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 61 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i17 %x" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 62 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%icmp_ln38 = icmp_slt  i32 %zext_ln38, i32 %sub17_read" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 63 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.78ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i17 %x, i17 1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 64 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i17 %select_ln37" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 65 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i17 %select_ln37" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 66 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i17 %select_ln37" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 67 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.94ns)   --->   "%add_ln43 = add i15 %trunc_ln38_1, i15 32767" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 68 'add' 'add_ln43' <Predicate = (!icmp_ln37)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %add_ln43, i32 1, i32 14" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 69 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.10ns)   --->   "%add_ln43_1 = add i17 %select_ln37, i17 1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 70 'add' 'add_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln43_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln43_1, i32 1, i32 14" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 71 'partselect' 'lshr_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %add_ln37, i64 %indvar_flatten12" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 72 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 73 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.52ns)   --->   "%add_ln37_1 = add i31 %y_load, i31 2" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 74 'add' 'add_ln37_1' <Predicate = (!icmp_ln38)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.52ns)   --->   "%add_ln37_2 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 75 'add' 'add_ln37_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.73ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i31 %add_ln37_2, i31 %add_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 76 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.73ns)   --->   "%select_ln37_2 = select i1 %icmp_ln38, i31 %y_load, i31 %add_ln37_2" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 77 'select' 'select_ln37_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i31 %select_ln37_2" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 78 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln48, i8 0" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 79 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.52ns)   --->   "%empty = add i31 %select_ln37_2, i31 2147483647" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 80 'add' 'empty' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.07ns)   --->   "%add_ln48 = add i16 %tmp_8, i16 %trunc_ln48_1" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 81 'add' 'add_ln48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln37 = store i31 %select_ln37_2, i31 %y" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln38 = store i17 %add_ln43_1, i17 %x_1" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 83 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %select_ln37_2" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 84 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln37 = mul i63 %zext_ln37, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 85 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [35/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 86 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i31 %select_ln37_1" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 87 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [3/3] (5.74ns)   --->   "%mul_ln38 = mul i63 %zext_ln38_1, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 88 'mul' 'mul_ln38' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i31 %empty" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 89 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [3/3] (5.74ns)   --->   "%mul_ln38_1 = mul i63 %zext_ln38_2, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 90 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 91 [2/3] (5.74ns)   --->   "%mul_ln37 = mul i63 %zext_ln37, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 91 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [34/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 92 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [2/3] (5.74ns)   --->   "%mul_ln38 = mul i63 %zext_ln38_1, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 93 'mul' 'mul_ln38' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [2/3] (5.74ns)   --->   "%mul_ln38_1 = mul i63 %zext_ln38_2, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 94 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 95 [1/3] (5.74ns)   --->   "%mul_ln37 = mul i63 %zext_ln37, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 95 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul_ln37, i32 33, i32 39" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 96 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [33/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 97 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/3] (5.74ns)   --->   "%mul_ln38 = mul i63 %zext_ln38_1, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 98 'mul' 'mul_ln38' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul_ln38, i32 33, i32 39" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 99 'partselect' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/3] (5.74ns)   --->   "%mul_ln38_1 = mul i63 %zext_ln38_2, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 100 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul_ln38_1, i32 33, i32 39" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 101 'partselect' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 102 [32/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 102 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 103 [31/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 103 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 104 [30/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 104 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.30>
ST_11 : Operation 105 [29/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 105 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.30>
ST_12 : Operation 106 [28/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 106 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.30>
ST_13 : Operation 107 [27/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 107 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.30>
ST_14 : Operation 108 [26/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 108 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.30>
ST_15 : Operation 109 [25/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 109 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.30>
ST_16 : Operation 110 [24/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 110 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.30>
ST_17 : Operation 111 [23/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 111 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.30>
ST_18 : Operation 112 [22/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 112 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.30>
ST_19 : Operation 113 [21/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 113 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 114 [20/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 114 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.30>
ST_21 : Operation 115 [19/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 115 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 116 [18/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 116 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.30>
ST_23 : Operation 117 [17/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 117 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.30>
ST_24 : Operation 118 [16/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 118 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.30>
ST_25 : Operation 119 [15/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 119 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.30>
ST_26 : Operation 120 [14/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 120 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.30>
ST_27 : Operation 121 [13/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 121 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.30>
ST_28 : Operation 122 [12/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 122 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.30>
ST_29 : Operation 123 [11/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 123 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 124 [10/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 124 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 125 [9/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 125 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 126 [8/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 126 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 127 [7/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 127 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 128 [6/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 128 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 129 [5/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 129 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 130 [4/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 130 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 131 [3/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 131 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 132 [2/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 132 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 133 [1/35] (4.30ns)   --->   "%urem_ln37 = urem i31 %select_ln37_2, i31 3" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 133 'urem' 'urem_ln37' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i2 %urem_ln37" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 134 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_9_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 135 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_11_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 136 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_13_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 137 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln43_3 = add i14 %tmp_10, i14 %lshr_ln1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 138 'add' 'add_ln43_3' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %add_ln43_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 139 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "%image_addr_1 = getelementptr i8 %image_r, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 140 'getelementptr' 'image_addr_1' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 141 [1/1] (1.81ns)   --->   "%add_ln43_4 = add i14 %tmp_6, i14 %lshr_ln1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 141 'add' 'add_ln43_4' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i14 %add_ln43_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 142 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i8 %image_r, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 143 'getelementptr' 'image_addr' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 144 [1/1] (1.81ns)   --->   "%add_ln43_5 = add i14 %tmp_9, i14 %lshr_ln1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 144 'add' 'add_ln43_5' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i14 %add_ln43_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 145 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 146 [1/1] (0.00ns)   --->   "%image_addr_3 = getelementptr i8 %image_r, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 146 'getelementptr' 'image_addr_3' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 147 [1/1] (0.00ns)   --->   "%image_1_addr_1 = getelementptr i8 %image_1, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 147 'getelementptr' 'image_1_addr_1' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 148 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i8 %image_1, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 148 'getelementptr' 'image_1_addr' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 149 [1/1] (0.00ns)   --->   "%image_1_addr_3 = getelementptr i8 %image_1, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 149 'getelementptr' 'image_1_addr_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 150 [1/1] (0.00ns)   --->   "%image_2_addr_1 = getelementptr i8 %image_2, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 150 'getelementptr' 'image_2_addr_1' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 151 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i8 %image_2, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 151 'getelementptr' 'image_2_addr' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 152 [1/1] (0.00ns)   --->   "%image_2_addr_3 = getelementptr i8 %image_2, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 152 'getelementptr' 'image_2_addr_3' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 153 [1/1] (0.00ns)   --->   "%image_3_addr_1 = getelementptr i8 %image_3, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 153 'getelementptr' 'image_3_addr_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 154 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i8 %image_3, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 154 'getelementptr' 'image_3_addr' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%image_3_addr_3 = getelementptr i8 %image_3, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 155 'getelementptr' 'image_3_addr_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 156 [1/1] (0.00ns)   --->   "%image_4_addr_1 = getelementptr i8 %image_4, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 156 'getelementptr' 'image_4_addr_1' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 157 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i8 %image_4, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 157 'getelementptr' 'image_4_addr' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 158 [1/1] (0.00ns)   --->   "%image_4_addr_3 = getelementptr i8 %image_4, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 158 'getelementptr' 'image_4_addr_3' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 159 [1/1] (0.00ns)   --->   "%image_5_addr_1 = getelementptr i8 %image_5, i64 0, i64 %zext_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 159 'getelementptr' 'image_5_addr_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 160 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i8 %image_5, i64 0, i64 %zext_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 160 'getelementptr' 'image_5_addr' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%image_5_addr_3 = getelementptr i8 %image_5, i64 0, i64 %zext_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 161 'getelementptr' 'image_5_addr_3' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 162 [2/2] (3.25ns)   --->   "%image_load = load i14 %image_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 162 'load' 'image_load' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 163 [2/2] (3.25ns)   --->   "%image_1_load = load i14 %image_1_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 163 'load' 'image_1_load' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 164 [2/2] (3.25ns)   --->   "%image_2_load = load i14 %image_2_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 164 'load' 'image_2_load' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 165 [2/2] (3.25ns)   --->   "%image_3_load = load i14 %image_3_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 165 'load' 'image_3_load' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 166 [2/2] (3.25ns)   --->   "%image_4_load = load i14 %image_4_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 166 'load' 'image_4_load' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 167 [2/2] (3.25ns)   --->   "%image_5_load = load i14 %image_5_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 167 'load' 'image_5_load' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 168 [1/1] (1.81ns)   --->   "%add_ln43_6 = add i14 %tmp_10, i14 %lshr_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 168 'add' 'add_ln43_6' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i14 %add_ln43_6" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 169 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr i8 %image_r, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 170 'getelementptr' 'image_addr_2' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 171 [1/1] (1.81ns)   --->   "%add_ln43_7 = add i14 %tmp_6, i14 %lshr_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 171 'add' 'add_ln43_7' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i14 %add_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 172 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%image_addr_4 = getelementptr i8 %image_r, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 173 'getelementptr' 'image_addr_4' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 174 [1/1] (1.81ns)   --->   "%add_ln43_8 = add i14 %tmp_9, i14 %lshr_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 174 'add' 'add_ln43_8' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i14 %add_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 175 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%image_addr_5 = getelementptr i8 %image_r, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 176 'getelementptr' 'image_addr_5' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%image_1_addr_2 = getelementptr i8 %image_1, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 177 'getelementptr' 'image_1_addr_2' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%image_1_addr_4 = getelementptr i8 %image_1, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 178 'getelementptr' 'image_1_addr_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%image_1_addr_5 = getelementptr i8 %image_1, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 179 'getelementptr' 'image_1_addr_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "%image_2_addr_2 = getelementptr i8 %image_2, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 180 'getelementptr' 'image_2_addr_2' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%image_2_addr_4 = getelementptr i8 %image_2, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 181 'getelementptr' 'image_2_addr_4' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%image_2_addr_5 = getelementptr i8 %image_2, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 182 'getelementptr' 'image_2_addr_5' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%image_3_addr_2 = getelementptr i8 %image_3, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 183 'getelementptr' 'image_3_addr_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%image_3_addr_4 = getelementptr i8 %image_3, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 184 'getelementptr' 'image_3_addr_4' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%image_3_addr_5 = getelementptr i8 %image_3, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 185 'getelementptr' 'image_3_addr_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%image_4_addr_2 = getelementptr i8 %image_4, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 186 'getelementptr' 'image_4_addr_2' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%image_4_addr_4 = getelementptr i8 %image_4, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 187 'getelementptr' 'image_4_addr_4' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%image_4_addr_5 = getelementptr i8 %image_4, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 188 'getelementptr' 'image_4_addr_5' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%image_5_addr_2 = getelementptr i8 %image_5, i64 0, i64 %zext_ln43_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 189 'getelementptr' 'image_5_addr_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%image_5_addr_4 = getelementptr i8 %image_5, i64 0, i64 %zext_ln43_8" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 190 'getelementptr' 'image_5_addr_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "%image_5_addr_5 = getelementptr i8 %image_5, i64 0, i64 %zext_ln43_9" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 191 'getelementptr' 'image_5_addr_5' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 0.00>
ST_40 : Operation 192 [2/2] (3.25ns)   --->   "%image_load_1 = load i14 %image_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 192 'load' 'image_load_1' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 193 [2/2] (3.25ns)   --->   "%image_1_load_1 = load i14 %image_1_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 193 'load' 'image_1_load_1' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 194 [2/2] (3.25ns)   --->   "%image_2_load_1 = load i14 %image_2_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 194 'load' 'image_2_load_1' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 195 [2/2] (3.25ns)   --->   "%image_3_load_1 = load i14 %image_3_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 195 'load' 'image_3_load_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 196 [2/2] (3.25ns)   --->   "%image_4_load_1 = load i14 %image_4_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 196 'load' 'image_4_load_1' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 197 [2/2] (3.25ns)   --->   "%image_5_load_1 = load i14 %image_5_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 197 'load' 'image_5_load_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 198 [2/2] (3.25ns)   --->   "%image_load_2 = load i14 %image_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 198 'load' 'image_load_2' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 199 [2/2] (3.25ns)   --->   "%image_1_load_2 = load i14 %image_1_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 199 'load' 'image_1_load_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 200 [2/2] (3.25ns)   --->   "%image_2_load_2 = load i14 %image_2_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 200 'load' 'image_2_load_2' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 201 [2/2] (3.25ns)   --->   "%image_3_load_2 = load i14 %image_3_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 201 'load' 'image_3_load_2' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 202 [2/2] (3.25ns)   --->   "%image_4_load_2 = load i14 %image_4_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 202 'load' 'image_4_load_2' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 203 [2/2] (3.25ns)   --->   "%image_5_load_2 = load i14 %image_5_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 203 'load' 'image_5_load_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 204 [2/2] (3.25ns)   --->   "%image_load_3 = load i14 %image_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 204 'load' 'image_load_3' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 205 [2/2] (3.25ns)   --->   "%image_1_load_3 = load i14 %image_1_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 205 'load' 'image_1_load_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 206 [2/2] (3.25ns)   --->   "%image_2_load_3 = load i14 %image_2_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 206 'load' 'image_2_load_3' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 207 [2/2] (3.25ns)   --->   "%image_3_load_3 = load i14 %image_3_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 207 'load' 'image_3_load_3' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 208 [2/2] (3.25ns)   --->   "%image_4_load_3 = load i14 %image_4_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 208 'load' 'image_4_load_3' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 209 [2/2] (3.25ns)   --->   "%image_5_load_3 = load i14 %image_5_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 209 'load' 'image_5_load_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 210 [2/2] (3.25ns)   --->   "%image_load_4 = load i14 %image_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 210 'load' 'image_load_4' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 211 [2/2] (3.25ns)   --->   "%image_1_load_4 = load i14 %image_1_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 211 'load' 'image_1_load_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 212 [2/2] (3.25ns)   --->   "%image_2_load_4 = load i14 %image_2_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 212 'load' 'image_2_load_4' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 213 [2/2] (3.25ns)   --->   "%image_3_load_4 = load i14 %image_3_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 213 'load' 'image_3_load_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 214 [2/2] (3.25ns)   --->   "%image_4_load_4 = load i14 %image_4_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 214 'load' 'image_4_load_4' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 215 [2/2] (3.25ns)   --->   "%image_5_load_4 = load i14 %image_5_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 215 'load' 'image_5_load_4' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 216 [2/2] (3.25ns)   --->   "%image_load_5 = load i14 %image_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 216 'load' 'image_load_5' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 217 [2/2] (3.25ns)   --->   "%image_1_load_5 = load i14 %image_1_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 217 'load' 'image_1_load_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 218 [2/2] (3.25ns)   --->   "%image_2_load_5 = load i14 %image_2_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 218 'load' 'image_2_load_5' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 219 [2/2] (3.25ns)   --->   "%image_3_load_5 = load i14 %image_3_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 219 'load' 'image_3_load_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 220 [2/2] (3.25ns)   --->   "%image_4_load_5 = load i14 %image_4_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 220 'load' 'image_4_load_5' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 221 [2/2] (3.25ns)   --->   "%image_5_load_5 = load i14 %image_5_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 221 'load' 'image_5_load_5' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>

State 41 <SV = 40> <Delay = 4.50>
ST_41 : Operation 222 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load = load i14 %image_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 222 'load' 'image_load' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 223 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load = load i14 %image_1_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 223 'load' 'image_1_load' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 224 [1/1] (1.24ns)   --->   "%select_ln43 = select i1 %trunc_ln38, i8 %image_load, i8 %image_1_load" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 224 'select' 'select_ln43' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 225 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load = load i14 %image_2_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 225 'load' 'image_2_load' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 226 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load = load i14 %image_3_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 226 'load' 'image_3_load' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 227 [1/1] (1.24ns)   --->   "%select_ln43_1 = select i1 %trunc_ln38, i8 %image_2_load, i8 %image_3_load" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 227 'select' 'select_ln43_1' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 228 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load = load i14 %image_4_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 228 'load' 'image_4_load' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 229 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load = load i14 %image_5_addr_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 229 'load' 'image_5_load' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 230 [1/1] (1.24ns)   --->   "%select_ln43_2 = select i1 %trunc_ln38, i8 %image_4_load, i8 %image_5_load" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 230 'select' 'select_ln43_2' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 231 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_1 = load i14 %image_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 231 'load' 'image_load_1' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 232 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_1 = load i14 %image_1_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 232 'load' 'image_1_load_1' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 233 [1/1] (1.24ns)   --->   "%select_ln43_3 = select i1 %trunc_ln38, i8 %image_load_1, i8 %image_1_load_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 233 'select' 'select_ln43_3' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_1 = load i14 %image_2_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 234 'load' 'image_2_load_1' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 235 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_1 = load i14 %image_3_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 235 'load' 'image_3_load_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 236 [1/1] (1.24ns)   --->   "%select_ln43_4 = select i1 %trunc_ln38, i8 %image_2_load_1, i8 %image_3_load_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 236 'select' 'select_ln43_4' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 237 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_1 = load i14 %image_4_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 237 'load' 'image_4_load_1' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_1 = load i14 %image_5_addr_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 238 'load' 'image_5_load_1' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 239 [1/1] (1.24ns)   --->   "%select_ln43_5 = select i1 %trunc_ln38, i8 %image_4_load_1, i8 %image_5_load_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 239 'select' 'select_ln43_5' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_2 = load i14 %image_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 240 'load' 'image_load_2' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 241 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_2 = load i14 %image_1_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 241 'load' 'image_1_load_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 242 [1/1] (1.24ns)   --->   "%select_ln43_6 = select i1 %trunc_ln38, i8 %image_load_2, i8 %image_1_load_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 242 'select' 'select_ln43_6' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 243 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_2 = load i14 %image_2_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 243 'load' 'image_2_load_2' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 244 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_2 = load i14 %image_3_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 244 'load' 'image_3_load_2' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 245 [1/1] (1.24ns)   --->   "%select_ln43_7 = select i1 %trunc_ln38, i8 %image_2_load_2, i8 %image_3_load_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 245 'select' 'select_ln43_7' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 246 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_2 = load i14 %image_4_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 246 'load' 'image_4_load_2' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 247 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_2 = load i14 %image_5_addr" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 247 'load' 'image_5_load_2' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 248 [1/1] (1.24ns)   --->   "%select_ln43_8 = select i1 %trunc_ln38, i8 %image_4_load_2, i8 %image_5_load_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 248 'select' 'select_ln43_8' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_3 = load i14 %image_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 249 'load' 'image_load_3' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 250 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_3 = load i14 %image_1_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 250 'load' 'image_1_load_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 251 [1/1] (1.24ns)   --->   "%select_ln43_9 = select i1 %trunc_ln38, i8 %image_load_3, i8 %image_1_load_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 251 'select' 'select_ln43_9' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 252 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_3 = load i14 %image_2_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 252 'load' 'image_2_load_3' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_3 = load i14 %image_3_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 253 'load' 'image_3_load_3' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 254 [1/1] (1.24ns)   --->   "%select_ln43_10 = select i1 %trunc_ln38, i8 %image_2_load_3, i8 %image_3_load_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 254 'select' 'select_ln43_10' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 255 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_3 = load i14 %image_4_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 255 'load' 'image_4_load_3' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 256 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_3 = load i14 %image_5_addr_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 256 'load' 'image_5_load_3' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 257 [1/1] (1.24ns)   --->   "%select_ln43_11 = select i1 %trunc_ln38, i8 %image_4_load_3, i8 %image_5_load_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 257 'select' 'select_ln43_11' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 258 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_4 = load i14 %image_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 258 'load' 'image_load_4' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 259 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_4 = load i14 %image_1_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 259 'load' 'image_1_load_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 260 [1/1] (1.24ns)   --->   "%select_ln43_12 = select i1 %trunc_ln38, i8 %image_load_4, i8 %image_1_load_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 260 'select' 'select_ln43_12' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_4 = load i14 %image_2_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 261 'load' 'image_2_load_4' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 262 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_4 = load i14 %image_3_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 262 'load' 'image_3_load_4' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 263 [1/1] (1.24ns)   --->   "%select_ln43_13 = select i1 %trunc_ln38, i8 %image_2_load_4, i8 %image_3_load_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 263 'select' 'select_ln43_13' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 264 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_4 = load i14 %image_4_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 264 'load' 'image_4_load_4' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 265 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_4 = load i14 %image_5_addr_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 265 'load' 'image_5_load_4' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 266 [1/1] (1.24ns)   --->   "%select_ln43_14 = select i1 %trunc_ln38, i8 %image_4_load_4, i8 %image_5_load_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 266 'select' 'select_ln43_14' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 267 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load_5 = load i14 %image_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 267 'load' 'image_load_5' <Predicate = (trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 268 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_1_load_5 = load i14 %image_1_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 268 'load' 'image_1_load_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 269 [1/1] (1.24ns)   --->   "%select_ln43_15 = select i1 %trunc_ln38, i8 %image_load_5, i8 %image_1_load_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 269 'select' 'select_ln43_15' <Predicate = (trunc_ln37 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 270 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_2_load_5 = load i14 %image_2_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 270 'load' 'image_2_load_5' <Predicate = (trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 271 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_3_load_5 = load i14 %image_3_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 271 'load' 'image_3_load_5' <Predicate = (!trunc_ln38 & trunc_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 272 [1/1] (1.24ns)   --->   "%select_ln43_16 = select i1 %trunc_ln38, i8 %image_2_load_5, i8 %image_3_load_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 272 'select' 'select_ln43_16' <Predicate = (trunc_ln37 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 273 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_4_load_5 = load i14 %image_4_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 273 'load' 'image_4_load_5' <Predicate = (trunc_ln37 == 1 & trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 274 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_5_load_5 = load i14 %image_5_addr_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 274 'load' 'image_5_load_5' <Predicate = (trunc_ln37 == 1 & !trunc_ln38)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_41 : Operation 275 [1/1] (1.24ns)   --->   "%select_ln43_17 = select i1 %trunc_ln38, i8 %image_4_load_5, i8 %image_5_load_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 275 'select' 'select_ln43_17' <Predicate = (trunc_ln37 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.50>
ST_42 : Operation 276 [1/1] (1.58ns)   --->   "%sum = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %select_ln43, i2 2, i8 %select_ln43_1, i2 0, i8 %select_ln43_2, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 276 'sparsemux' 'sum' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %sum" [HLSEindoefening/hls_process_images.cpp:40]   --->   Operation 277 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (1.58ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %select_ln43_3, i2 2, i8 %select_ln43_4, i2 0, i8 %select_ln43_5, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 278 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i8 %tmp_7" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 279 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 280 [1/1] (1.58ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %select_ln43_6, i2 1, i8 %select_ln43_7, i2 2, i8 %select_ln43_8, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 280 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 281 [1/1] (1.58ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %select_ln43_9, i2 1, i8 %select_ln43_10, i2 2, i8 %select_ln43_11, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 281 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [1/1] (1.58ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %select_ln43_12, i2 0, i8 %select_ln43_13, i2 1, i8 %select_ln43_14, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 282 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 283 [1/1] (1.58ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %select_ln43_15, i2 0, i8 %select_ln43_16, i2 1, i8 %select_ln43_17, i8 0, i2 %trunc_ln37" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 283 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 284 [1/1] (1.91ns)   --->   "%sub_ln43 = sub i9 %zext_ln40, i9 %zext_ln43_2" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 284 'sub' 'sub_ln43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.72>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i8 %tmp_s" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 285 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i8 %tmp_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 286 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i9 %sub_ln43" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 287 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_2 = add i10 %sext_ln43, i10 %zext_ln43_3" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 288 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 289 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln43_1 = sub i10 %add_ln43_2, i10 %zext_ln43_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 289 'sub' 'sub_ln43_1' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.44>
ST_44 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i8 %tmp_2" [HLSEindoefening/hls_process_images.cpp:40]   --->   Operation 290 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i8 %tmp_4" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 291 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i10 %sub_ln43_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 292 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum_4 = add i11 %sext_ln43_1, i11 %zext_ln40_1" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 293 'add' 'sum_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 294 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%sum_2 = sub i11 %sum_4, i11 %zext_ln43_5" [HLSEindoefening/hls_process_images.cpp:43]   --->   Operation 294 'sub' 'sum_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %sum_2" [HLSEindoefening/hls_process_images.cpp:40]   --->   Operation 295 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 296 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sum_2, i32 10" [HLSEindoefening/hls_process_images.cpp:46]   --->   Operation 296 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 297 [1/1] (0.68ns)   --->   "%sum_3 = select i1 %tmp, i10 0, i10 %trunc_ln40" [HLSEindoefening/hls_process_images.cpp:46]   --->   Operation 297 'select' 'sum_3' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %sum_3, i32 8, i32 9" [HLSEindoefening/hls_process_images.cpp:47]   --->   Operation 298 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i10 %sum_3" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 299 'trunc' 'trunc_ln48_2' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 2.81>
ST_45 : Operation 300 [1/1] (1.56ns)   --->   "%icmp_ln47 = icmp_ne  i2 %tmp_3, i2 0" [HLSEindoefening/hls_process_images.cpp:47]   --->   Operation 300 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [1/1] (1.24ns)   --->   "%select_ln48 = select i1 %icmp_ln47, i8 255, i8 %trunc_ln48_2" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 301 'select' 'select_ln48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 308 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 308 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_3_VITIS_LOOP_38_4_str"   --->   Operation 302 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i16 %add_ln48" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 303 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [1/1] (0.00ns)   --->   "%conv_result_addr = getelementptr i8 %conv_result, i64 0, i64 %zext_ln48" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 304 'getelementptr' 'conv_result_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 305 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:39]   --->   Operation 305 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 306 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln48 = store i8 %select_ln48, i16 %conv_result_addr" [HLSEindoefening/hls_process_images.cpp:48]   --->   Operation 306 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_46 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_41_5" [HLSEindoefening/hls_process_images.cpp:38]   --->   Operation 307 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten12') [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [15]  (1.588 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten12_load', HLSEindoefening/hls_process_images.cpp:37) on local variable 'indvar_flatten12' [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', HLSEindoefening/hls_process_images.cpp:37) [24]  (3.520 ns)

 <State 3>: 5.439ns
The critical path consists of the following:
	'load' operation 17 bit ('x', HLSEindoefening/hls_process_images.cpp:38) on local variable 'x', HLSEindoefening/hls_process_images.cpp:38 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', HLSEindoefening/hls_process_images.cpp:38) [23]  (2.552 ns)
	'select' operation 17 bit ('select_ln37', HLSEindoefening/hls_process_images.cpp:37) [30]  (0.781 ns)
	'add' operation 17 bit ('add_ln43_1', HLSEindoefening/hls_process_images.cpp:43) [96]  (2.107 ns)

 <State 4>: 5.778ns
The critical path consists of the following:
	'load' operation 31 bit ('y_load', HLSEindoefening/hls_process_images.cpp:37) on local variable 'y', HLSEindoefening/hls_process_images.cpp:37 [28]  (0.000 ns)
	'add' operation 31 bit ('add_ln37_2', HLSEindoefening/hls_process_images.cpp:37) [32]  (2.522 ns)
	'select' operation 31 bit ('select_ln37_2', HLSEindoefening/hls_process_images.cpp:37) [34]  (0.733 ns)
	'add' operation 31 bit ('empty', HLSEindoefening/hls_process_images.cpp:37) [47]  (2.522 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln37', HLSEindoefening/hls_process_images.cpp:37) [38]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln37', HLSEindoefening/hls_process_images.cpp:37) [38]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln37', HLSEindoefening/hls_process_images.cpp:37) [38]  (5.745 ns)

 <State 8>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 9>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 10>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 11>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 12>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 13>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 14>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 15>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 16>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 17>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 18>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 19>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 20>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 21>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 22>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 23>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 24>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 25>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 26>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 27>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 28>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 29>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 30>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 31>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 32>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 33>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 34>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 35>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 36>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 37>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 38>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 39>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln37', HLSEindoefening/hls_process_images.cpp:37) [41]  (4.307 ns)

 <State 40>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln43_3', HLSEindoefening/hls_process_images.cpp:43) [61]  (1.812 ns)
	'getelementptr' operation 14 bit ('image_addr_1', HLSEindoefening/hls_process_images.cpp:43) [63]  (0.000 ns)
	'load' operation 8 bit ('image_load', HLSEindoefening/hls_process_images.cpp:43) on array 'image_r' [85]  (3.254 ns)

 <State 41>: 4.502ns
The critical path consists of the following:
	'load' operation 8 bit ('image_load', HLSEindoefening/hls_process_images.cpp:43) on array 'image_r' [85]  (3.254 ns)
	'select' operation 8 bit ('select_ln43', HLSEindoefening/hls_process_images.cpp:43) [87]  (1.248 ns)

 <State 42>: 3.503ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('sum', HLSEindoefening/hls_process_images.cpp:43) [94]  (1.588 ns)
	'sub' operation 9 bit ('sub_ln43', HLSEindoefening/hls_process_images.cpp:43) [177]  (1.915 ns)

 <State 43>: 3.728ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln43_2', HLSEindoefening/hls_process_images.cpp:43) [179]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln43_1', HLSEindoefening/hls_process_images.cpp:43) [180]  (3.728 ns)

 <State 44>: 4.444ns
The critical path consists of the following:
	'add' operation 11 bit ('sum_4', HLSEindoefening/hls_process_images.cpp:43) [182]  (0.000 ns)
	'sub' operation 11 bit ('sum', HLSEindoefening/hls_process_images.cpp:43) [183]  (3.757 ns)
	'select' operation 10 bit ('sum', HLSEindoefening/hls_process_images.cpp:46) [186]  (0.687 ns)

 <State 45>: 2.813ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln47', HLSEindoefening/hls_process_images.cpp:47) [188]  (1.565 ns)
	'select' operation 8 bit ('select_ln48', HLSEindoefening/hls_process_images.cpp:48) [190]  (1.248 ns)

 <State 46>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('conv_result_addr', HLSEindoefening/hls_process_images.cpp:48) [55]  (0.000 ns)
	'store' operation 0 bit ('store_ln48', HLSEindoefening/hls_process_images.cpp:48) of variable 'select_ln48', HLSEindoefening/hls_process_images.cpp:48 on array 'conv_result' [191]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
