{
  "trisc_map": {
    "l1": {
      "KEY": "l1",
      "START": "0x0",
      "END": "0x7fffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs": {
      "KEY": "local_regs",
      "START": "0x800000",
      "END": "0x80a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.debug_regs": {
      "KEY": "local_regs.debug_regs",
      "START": "0x800000",
      "END": "0x80039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x800000",
        "PERF_CNT_INSTRN_THREAD1": "0x800004",
        "PERF_CNT_INSTRN_THREAD2": "0x800008",
        "PERF_CNT_TDMA_UNPACK0": "0x80000c",
        "PERF_CNT_TDMA_UNPACK1": "0x800010",
        "PERF_CNT_TDMA_UNPACK2": "0x800014",
        "PERF_CNT_FPU0": "0x800018",
        "PERF_CNT_FPU1": "0x80001c",
        "PERF_CNT_FPU2": "0x800020",
        "PERF_CNT_ALL": "0x800024",
        "DBG_BUS_CTRL": "0x800028",
        "TENSIX_CREG_READ": "0x80002c",
        "DBG_RD_DATA": "0x800030",
        "DBG_ARRAY_RD_EN": "0x800034",
        "DBG_ARRAY_RD_CMD": "0x800038",
        "DBG_FEATURE_DISABLE": "0x80003c",
        "DBG_ARRAY_RD_DATA": "0x800040",
        "CG_CTRL_HYST0": "0x800044",
        "CG_CTRL_HYST1": "0x800048",
        "TENSIX_CREG_RDDATA": "0x80004c",
        "CG_CTRL_HYST2": "0x800050",
        "RISC_DBG_CNTL_0": "0x800054",
        "RISC_DBG_CNTL_1": "0x800058",
        "RISC_DBG_STATUS_0": "0x80005c",
        "RISC_DBG_STATUS_1": "0x800060",
        "TRISC_PC_BUF_OVERRIDE": "0x800064",
        "DBG_INVALID_INSTRN": "0x800068",
        "DBG_INSTRN_BUF_CTRL0": "0x80006c",
        "DBG_INSTRN_BUF_CTRL1": "0x800070",
        "DBG_INSTRN_BUF_STATUS": "0x800074",
        "STOCH_RND_MASK0": "0x800078",
        "STOCH_RND_MASK1": "0x80007c",
        "STICKY_BITS": "0x800080",
        "PERF_CNT_TDMA_PACK0": "0x800084",
        "PERF_CNT_TDMA_PACK1": "0x800088",
        "PERF_CNT_TDMA_PACK2": "0x80008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x800090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x800094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x800098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x80009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x8000a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x8000a4",
        "PERF_CNT_OUT_L_FPU": "0x8000a8",
        "PERF_CNT_OUT_H_FPU": "0x8000ac",
        "SOFT_RESET_0": "0x8000b0",
        "SOFT_RESET_1": "0x8000b4",
        "WATCHDOG_TIMER": "0x8000b8",
        "WDT_CNTL": "0x8000bc",
        "WDT_STATUS": "0x8000c0",
        "WALL_CLOCK_0": "0x8000c4",
        "WALL_CLOCK_1": "0x8000c8",
        "WALL_CLOCK_1_AT": "0x8000cc",
        "TIMESTAMP_DUMP_CMD": "0x8000d0",
        "TIMESTAMP_DUMP_CNTL": "0x8000d4",
        "TIMESTAMP_DUMP_STATUS": "0x8000d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x8000dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x8000e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x8000e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x8000e8",
        "PERF_CNT_MUX_CTRL": "0x8000ec",
        "LFSR_HIT_MASK": "0x8000f0",
        "DISABLE_RESET": "0x8000f4",
        "TRISC0_RESET_PC": "0x8000f8",
        "TRISC1_RESET_PC": "0x8000fc",
        "TRISC2_RESET_PC": "0x800100",
        "TRISC3_RESET_PC": "0x800104",
        "TRISC_RESET_PC_OVERRIDE": "0x800108",
        "DEST_CG_CTRL": "0x80010c",
        "CG_CTRL_EN": "0x800110",
        "CG_KICK": "0x800114",
        "DBG_IBUFFER_TIMEOUT": "0x800118",
        "DBG_IBUFFER_CNT_EN": "0x80011c",
        "DBG_PC_BUFF_TIMEOUT": "0x800120",
        "DBG_PC_BUFF_CNT_EN": "0x800124",
        "TRISC0_BAR[0]": "0x800128",
        "TRISC0_BAR[1]": "0x80012c",
        "TRISC0_BAR[2]": "0x800130",
        "TRISC0_BAR[3]": "0x800134",
        "TRISC0_BAR_SELECT": "0x800138",
        "TRISC1_BAR[0]": "0x80013c",
        "TRISC1_BAR[1]": "0x800140",
        "TRISC1_BAR[2]": "0x800144",
        "TRISC1_BAR[3]": "0x800148",
        "TRISC1_BAR_SELECT": "0x80014c",
        "TRISC2_BAR[0]": "0x800150",
        "TRISC2_BAR[1]": "0x800154",
        "TRISC2_BAR[2]": "0x800158",
        "TRISC2_BAR[3]": "0x80015c",
        "TRISC2_BAR_SELECT": "0x800160",
        "TRISC3_BAR[0]": "0x800164",
        "TRISC3_BAR[1]": "0x800168",
        "TRISC3_BAR[2]": "0x80016c",
        "TRISC3_BAR[3]": "0x800170",
        "TRISC3_BAR_SELECT": "0x800174",
        "TRISC_MAILBOX[0]": "0x800178",
        "TRISC_MAILBOX[1]": "0x80017c",
        "TRISC_MAILBOX[2]": "0x800180",
        "TRISC_MAILBOX[3]": "0x800184",
        "TRISC_MAILBOX[4]": "0x800188",
        "TRISC_MAILBOX[5]": "0x80018c",
        "TRISC_MAILBOX[6]": "0x800190",
        "TRISC_MAILBOX[7]": "0x800194",
        "TRISC_MAILBOX[8]": "0x800198",
        "TRISC_MAILBOX[9]": "0x80019c",
        "TRISC_MAILBOX[10]": "0x8001a0",
        "TRISC_MAILBOX[11]": "0x8001a4",
        "TRISC_MAILBOX[12]": "0x8001a8",
        "TRISC_MAILBOX[13]": "0x8001ac",
        "TRISC_MAILBOX[14]": "0x8001b0",
        "TRISC_MAILBOX[15]": "0x8001b4",
        "DBG_HALT_CLR": "0x8001b8",
        "DBG_MOV2D_ADDR": "0x8001bc",
        "DBG_MOV2D": "0x8001c0",
        "DBG_TEMP_REGS[0]": "0x8001c4",
        "DBG_TEMP_REGS[1]": "0x8001c8",
        "DBG_TEMP_REGS[2]": "0x8001cc",
        "DBG_TEMP_REGS[3]": "0x8001d0",
        "DBG_TEMP_REGS[4]": "0x8001d4",
        "DBG_TEMP_REGS[5]": "0x8001d8",
        "DBG_TEMP_REGS[6]": "0x8001dc",
        "DBG_TEMP_REGS[7]": "0x8001e0",
        "DBG_TEMP_REGS[8]": "0x8001e4",
        "DBG_TEMP_REGS[9]": "0x8001e8",
        "DBG_TEMP_REGS[10]": "0x8001ec",
        "DBG_TEMP_REGS[11]": "0x8001f0",
        "DBG_TEMP_REGS[12]": "0x8001f4",
        "DBG_TEMP_REGS[13]": "0x8001f8",
        "DBG_TEMP_REGS[14]": "0x8001fc",
        "DBG_TEMP_REGS[15]": "0x800200",
        "DBG_TEMP_REGS[16]": "0x800204",
        "DBG_TEMP_REGS[17]": "0x800208",
        "DBG_TEMP_REGS[18]": "0x80020c",
        "DBG_TEMP_REGS[19]": "0x800210",
        "DBG_TEMP_REGS[20]": "0x800214",
        "DBG_TEMP_REGS[21]": "0x800218",
        "DBG_TEMP_REGS[22]": "0x80021c",
        "DBG_TEMP_REGS[23]": "0x800220",
        "DBG_TEMP_REGS[24]": "0x800224",
        "DBG_TEMP_REGS[25]": "0x800228",
        "DBG_TEMP_REGS[26]": "0x80022c",
        "DBG_TEMP_REGS[27]": "0x800230",
        "DBG_TEMP_REGS[28]": "0x800234",
        "DBG_TEMP_REGS[29]": "0x800238",
        "DBG_TEMP_REGS[30]": "0x80023c",
        "DBG_TEMP_REGS[31]": "0x800240",
        "DBG_BACKDOOR_INST": "0x800244",
        "DBG_BACKDOOR_INST_ISSUE": "0x800248",
        "DBG_TRISC_STACK_LIMIT": "0x80024c",
        "RISCV_IC_INVALIDATE": "0x800250",
        "TRISC_END_PC[0]": "0x800254",
        "TRISC_END_PC[1]": "0x800258",
        "TRISC_END_PC[2]": "0x80025c",
        "TRISC_END_PC[3]": "0x800260",
        "RISC_PREFETCH_CTRL": "0x800264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x800268",
        "CHICKEN_BITS": "0x80026c",
        "TENSIX_TRISC_SYNC[0]": "0x800270",
        "TENSIX_TRISC_SYNC[1]": "0x800274",
        "TENSIX_TRISC_SYNC[2]": "0x800278",
        "TENSIX_TRISC_SYNC[3]": "0x80027c",
        "TENSIX_CSR_CONFIG[0]": "0x800280",
        "TENSIX_CSR_CONFIG[1]": "0x800284",
        "TENSIX_CSR_CONFIG[2]": "0x800288",
        "TENSIX_CSR_CONFIG[3]": "0x80028c",
        "POWER_RAMP_PROFILE_CTRL": "0x800290",
        "POWER_RAMP_MISC_CTRL": "0x800294",
        "ERR_MASK": "0x800298",
        "ERR_DATA": "0x80029c",
        "FPU_SAFETY": "0x8002a0",
        "SFPU_SAFETY": "0x8002a4",
        "CFG_WATCHPOINT_STATUS": "0x8002a8",
        "DROOP_MASK": "0x8002ac",
        "MVMUL_ACTIVE_CYCLES": "0x8002b0",
        "TRISC_L1_START_ADDR[0]": "0x8002b4",
        "TRISC_L1_START_ADDR[1]": "0x8002b8",
        "TRISC_L1_START_ADDR[2]": "0x8002bc",
        "TRISC_L1_START_ADDR[3]": "0x8002c0",
        "TRISC_L1_START_ADDR[4]": "0x8002c4",
        "TRISC_L1_START_ADDR[5]": "0x8002c8",
        "TRISC_L1_START_ADDR[6]": "0x8002cc",
        "TRISC_L1_START_ADDR[7]": "0x8002d0",
        "TRISC_L1_END_ADDR[0]": "0x8002d4",
        "TRISC_L1_END_ADDR[1]": "0x8002d8",
        "TRISC_L1_END_ADDR[2]": "0x8002dc",
        "TRISC_L1_END_ADDR[3]": "0x8002e0",
        "TRISC_L1_END_ADDR[4]": "0x8002e4",
        "TRISC_L1_END_ADDR[5]": "0x8002e8",
        "TRISC_L1_END_ADDR[6]": "0x8002ec",
        "TRISC_L1_END_ADDR[7]": "0x8002f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.pic_regs": {
      "KEY": "local_regs.pic_regs",
      "START": "0x800400",
      "END": "0x8007ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.ldm[0]": {
      "KEY": "local_regs.ldm[0]",
      "START": "0x802000",
      "END": "0x803fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.ldm[1]": {
      "KEY": "local_regs.ldm[1]",
      "START": "0x804000",
      "END": "0x805fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.ldm[2]": {
      "KEY": "local_regs.ldm[2]",
      "START": "0x806000",
      "END": "0x807fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.ldm[3]": {
      "KEY": "local_regs.ldm[3]",
      "START": "0x808000",
      "END": "0x809fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs.l1_client": {
      "KEY": "local_regs.l1_client",
      "START": "0x80a000",
      "END": "0x80a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x80a000",
        "GROUP_HASH_FN0_MASK": "0x80a004",
        "GROUP_HASH_FN0_MATCH": "0x80a008",
        "GROUP_HASH_FN0_ADDR4": "0x80a00c",
        "GROUP_HASH_FN0_ADDR5": "0x80a010",
        "GROUP_HASH_FN0_ADDR6": "0x80a014",
        "GROUP_HASH_FN0_ADDR7": "0x80a018",
        "GROUP_HASH_FN0_ADDR8": "0x80a01c",
        "GROUP_HASH_FN0_ADDR9": "0x80a020",
        "GROUP_HASH_FN0_ADDR10": "0x80a024",
        "GROUP_HASH_FN0_ADDR11": "0x80a028",
        "GROUP_HASH_FN0_ADDR12": "0x80a02c",
        "GROUP_HASH_FN0_ADDR13": "0x80a030",
        "GROUP_HASH_FN0_ADDR14": "0x80a034",
        "GROUP_HASH_FN0_ADDR15": "0x80a038",
        "GROUP_HASH_FN0_ADDR16": "0x80a03c",
        "GROUP_HASH_FN0_ADDR17": "0x80a040",
        "GROUP_HASH_FN0_ADDR18": "0x80a044",
        "GROUP_HASH_FN0_ADDR19": "0x80a048",
        "GROUP_HASH_FN0_ADDR20": "0x80a04c",
        "GROUP_HASH_FN0_ADDR21": "0x80a050",
        "GROUP_HASH_FN1_MASK": "0x80a054",
        "GROUP_HASH_FN1_MATCH": "0x80a058",
        "GROUP_HASH_FN1_ADDR4": "0x80a05c",
        "GROUP_HASH_FN1_ADDR5": "0x80a060",
        "GROUP_HASH_FN1_ADDR6": "0x80a064",
        "GROUP_HASH_FN1_ADDR7": "0x80a068",
        "GROUP_HASH_FN1_ADDR8": "0x80a06c",
        "GROUP_HASH_FN1_ADDR9": "0x80a070",
        "GROUP_HASH_FN1_ADDR10": "0x80a074",
        "GROUP_HASH_FN1_ADDR11": "0x80a078",
        "GROUP_HASH_FN1_ADDR12": "0x80a07c",
        "GROUP_HASH_FN1_ADDR13": "0x80a080",
        "GROUP_HASH_FN1_ADDR14": "0x80a084",
        "GROUP_HASH_FN1_ADDR15": "0x80a088",
        "GROUP_HASH_FN1_ADDR16": "0x80a08c",
        "GROUP_HASH_FN1_ADDR17": "0x80a090",
        "GROUP_HASH_FN1_ADDR18": "0x80a094",
        "GROUP_HASH_FN1_ADDR19": "0x80a098",
        "GROUP_HASH_FN1_ADDR20": "0x80a09c",
        "GROUP_HASH_FN1_ADDR21": "0x80a0a0",
        "IN_ORDER_MASK": "0x80a0a4",
        "IN_ORDER_MATCH": "0x80a0a8",
        "GROUP_PERF_CTRL": "0x80a0ac",
        "GROUP_PERF_CNT": "0x80a0b0",
        "TRISC_PORT_CTRL": "0x80a0b4",
        "TRISC_PORT_STATUS": "0x80a0b8",
        "PACK_PORT_CTRL[0]": "0x80a0bc",
        "PACK_PORT_CTRL[1]": "0x80a0c0",
        "PACK_PORT_STATUS[0]": "0x80a0c4",
        "PACK_PORT_STATUS[1]": "0x80a0c8",
        "UNPACK_PORT_CTRL[0]": "0x80a0cc",
        "UNPACK_PORT_CTRL[1]": "0x80a0d0",
        "UNPACK_PORT_CTRL[2]": "0x80a0d4",
        "UNPACK_PORT_STATUS[0]": "0x80a0d8",
        "UNPACK_PORT_STATUS[1]": "0x80a0dc",
        "UNPACK_PORT_STATUS[2]": "0x80a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tile_counters": {
      "KEY": "tile_counters",
      "START": "0x80b000",
      "END": "0x80bfff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "gprs": {
      "KEY": "gprs",
      "START": "0x80c000",
      "END": "0x80cfff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "mop_cfg": {
      "KEY": "mop_cfg",
      "START": "0x80d000",
      "END": "0x80d083",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "ibuffer": {
      "KEY": "ibuffer",
      "START": "0x80e000",
      "END": "0x80efff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "pcbuffer": {
      "KEY": "pcbuffer",
      "START": "0x80f000",
      "END": "0x80ffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[0]": {
      "KEY": "trisc_mailbox[0]",
      "START": "0x810000",
      "END": "0x8103ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[1]": {
      "KEY": "trisc_mailbox[1]",
      "START": "0x810400",
      "END": "0x8107ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[2]": {
      "KEY": "trisc_mailbox[2]",
      "START": "0x810800",
      "END": "0x810bff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[3]": {
      "KEY": "trisc_mailbox[3]",
      "START": "0x810c00",
      "END": "0x810fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[0]": {
      "KEY": "unpacker_arg_mailbox[0]",
      "START": "0x811000",
      "END": "0x8113ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[1]": {
      "KEY": "unpacker_arg_mailbox[1]",
      "START": "0x811400",
      "END": "0x8117ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[2]": {
      "KEY": "unpacker_arg_mailbox[2]",
      "START": "0x811800",
      "END": "0x811bff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "dest_regs": {
      "KEY": "dest_regs",
      "START": "0x818000",
      "END": "0x81ffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs": {
      "KEY": "cfg_regs",
      "START": "0x820000",
      "END": "0x820ddf",
      "OFFSETS": {
        "ALU_CFGREG_BASE_ADDR32": 0,
        "ALU_FORMAT_SPEC_REG0_SrcA_ADDR32": 1,
        "ALU_ACC_CTRL_Fp32_enabled_ADDR32": 2,
        "ALU_ACC_CTRL_Zero_Flag_disabled_dst_ADDR32": 3,
        "STATE_RESET_EN_ADDR32": 4,
        "DEST_REGW_BASE_Base_ADDR32": 6,
        "DEST_SP_BASE_Base_ADDR32": 7,
        "DEST_TARGET_REG_CFG_MATH_SEC0_Offset_ADDR32": 8,
        "DEST_TARGET_REG_CFG_MATH_SEC1_Offset_ADDR32": 9,
        "DEST_TARGET_REG_CFG_MATH_SEC2_Offset_ADDR32": 10,
        "DEST_TARGET_REG_CFG_MATH_SEC3_Offset_ADDR32": 11,
        "THCON_CFGREG_BASE_ADDR32": 12,
        "THCON_UNPACKER0_REG0_SET_STRIDE_MODE_ADDR32": 13,
        "THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 14,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 16,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 17,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 18,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 19,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 20,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 21,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 22,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 23,
        "THCON_UNPACKER1_REG0_ARG_FIFO_MODE_ADDR32": 24,
        "THCON_UNPACKER1_REG0_SET_STRIDE_MODE_ADDR32": 25,
        "THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 26,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 28,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 29,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 30,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 31,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 32,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 33,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 34,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 35,
        "THCON_UNPACKER2_REG0_ARG_FIFO_MODE_ADDR32": 36,
        "THCON_UNPACKER2_REG0_INSTRN_COUNT_ADDR32": 37,
        "THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 38,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 40,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 41,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 42,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 43,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 44,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 45,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 46,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 47,
        "THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_ADDR32": 48,
        "THCON_PACKER0_REG0_SRC_ADDR_OFFSET_ADDR32": 49,
        "THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_ADDR32": 50,
        "THCON_PACKER0_REG0_WRAP_TILE_DIM_ADDR32": 51,
        "THCON_PACKER0_REG1_EDGE_MASK0_ADDR32": 52,
        "THCON_PACKER0_REG1_EDGE_MASK2_ADDR32": 53,
        "THCON_PACKER0_REG1_EDGE_MASK_MODE_ADDR32": 54,
        "THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_ADDR32": 55,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_ADDR32": 56,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_ADDR32": 57,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_ADDR32": 58,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_ADDR32": 59,
        "THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_ADDR32": 60,
        "THCON_PACKER0_REG3_RELU_THRESHOLD_ADDR32": 61,
        "THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_ADDR32": 62,
        "THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_ADDR32": 63,
        "THCON_PACKER1_REG0_EXP_THRESHOLD_ADDR32": 64,
        "THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_ADDR32": 65,
        "THCON_PACKER1_REG0_WRAP_TILE_DIM_ADDR32": 66,
        "THCON_PACKER1_REG1_EDGE_MASK0_ADDR32": 68,
        "THCON_PACKER1_REG1_EDGE_MASK2_ADDR32": 69,
        "THCON_PACKER1_REG1_EDGE_MASK_MODE_ADDR32": 70,
        "THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_ADDR32": 71,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_ADDR32": 72,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_ADDR32": 73,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_ADDR32": 74,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_ADDR32": 75,
        "THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_ADDR32": 76,
        "THCON_PACKER1_REG3_RELU_THRESHOLD_ADDR32": 77,
        "THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_ADDR32": 78,
        "THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_ADDR32": 79,
        "GLOBAL_CFGREG_BASE_ADDR32": 80,
        "PRNG_SEED_OVERRIDE_CTRL_override_en_ADDR32": 82,
        "PRNG_SEED_OVERRIDE_DATA_seed_override_ADDR32": 83,
        "INT_DESCALE_VALUES_SEC0_Value_ADDR32": 84,
        "INT_DESCALE_VALUES_SEC1_Value_ADDR32": 85,
        "INT_DESCALE_VALUES_SEC2_Value_ADDR32": 86,
        "INT_DESCALE_VALUES_SEC3_Value_ADDR32": 87,
        "INT_DESCALE_VALUES_SEC4_Value_ADDR32": 88,
        "INT_DESCALE_VALUES_SEC5_Value_ADDR32": 89,
        "INT_DESCALE_VALUES_SEC6_Value_ADDR32": 90,
        "INT_DESCALE_VALUES_SEC7_Value_ADDR32": 91,
        "INT_DESCALE_VALUES_SEC8_Value_ADDR32": 92,
        "INT_DESCALE_VALUES_SEC9_Value_ADDR32": 93,
        "INT_DESCALE_VALUES_SEC10_Value_ADDR32": 94,
        "INT_DESCALE_VALUES_SEC11_Value_ADDR32": 95,
        "INT_DESCALE_VALUES_SEC12_Value_ADDR32": 96,
        "INT_DESCALE_VALUES_SEC13_Value_ADDR32": 97,
        "INT_DESCALE_VALUES_SEC14_Value_ADDR32": 98,
        "INT_DESCALE_VALUES_SEC15_Value_ADDR32": 99,
        "SCRATCH_SEC0_val_ADDR32": 100,
        "SCRATCH_SEC1_val_ADDR32": 101,
        "SCRATCH_SEC2_val_ADDR32": 102,
        "SCRATCH_SEC3_val_ADDR32": 103,
        "DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_ADDR32": 104,
        "SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_ADDR32": 105,
        "FMT_CTRL_FP8_OVF_EN_ADDR32": 106,
        "BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_ADDR32": 108,
        "BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_ADDR32": 109,
        "BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_ADDR32": 110,
        "BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_ADDR32": 111,
        "BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_ADDR32": 112,
        "BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_ADDR32": 113,
        "BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_ADDR32": 114,
        "BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_ADDR32": 115,
        "BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_ADDR32": 116,
        "BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_ADDR32": 117,
        "BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_ADDR32": 118,
        "BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_ADDR32": 119,
        "BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_ADDR32": 120,
        "BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_ADDR32": 121,
        "BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_ADDR32": 122,
        "BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_ADDR32": 123,
        "BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_ADDR32": 124,
        "BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_ADDR32": 125,
        "BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_ADDR32": 126,
        "BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_ADDR32": 127,
        "BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_ADDR32": 128,
        "BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_ADDR32": 129,
        "BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_ADDR32": 130,
        "BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_ADDR32": 131,
        "BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_ADDR32": 132,
        "BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_ADDR32": 133,
        "BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_ADDR32": 134,
        "BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_ADDR32": 135,
        "BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_ADDR32": 136,
        "BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_ADDR32": 137,
        "BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_ADDR32": 138,
        "BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_ADDR32": 139,
        "BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_ADDR32": 140,
        "BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_ADDR32": 141,
        "BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_ADDR32": 142,
        "BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_ADDR32": 143,
        "BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_ADDR32": 144,
        "BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_ADDR32": 145,
        "BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_ADDR32": 146,
        "BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_ADDR32": 147,
        "BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_ADDR32": 148,
        "BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_ADDR32": 149,
        "BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_ADDR32": 150,
        "BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_ADDR32": 151,
        "BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_ADDR32": 152,
        "BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_ADDR32": 153,
        "BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_ADDR32": 154,
        "BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_ADDR32": 155,
        "BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_ADDR32": 156,
        "BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_ADDR32": 157,
        "BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_ADDR32": 158,
        "BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_ADDR32": 159,
        "BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_ADDR32": 160,
        "BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_ADDR32": 161,
        "BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_ADDR32": 162,
        "BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_ADDR32": 163,
        "BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_ADDR32": 164,
        "BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_ADDR32": 165,
        "BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_ADDR32": 166,
        "BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_ADDR32": 167,
        "BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_ADDR32": 168,
        "BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_ADDR32": 169,
        "BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_ADDR32": 170,
        "BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_ADDR32": 171,
        "BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_ADDR32": 172,
        "BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_ADDR32": 173,
        "BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_ADDR32": 174,
        "BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_ADDR32": 175,
        "BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_ADDR32": 176,
        "BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_ADDR32": 177,
        "BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_ADDR32": 178,
        "BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_ADDR32": 179,
        "BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_ADDR32": 180,
        "BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_ADDR32": 181,
        "BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_ADDR32": 182,
        "BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_ADDR32": 183,
        "BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_ADDR32": 184,
        "BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_ADDR32": 185,
        "BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_ADDR32": 186,
        "BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_ADDR32": 187,
        "BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_ADDR32": 188,
        "BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_ADDR32": 189,
        "BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_ADDR32": 190,
        "BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_ADDR32": 191,
        "BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_ADDR32": 192,
        "BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_ADDR32": 193,
        "BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_ADDR32": 194,
        "BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_ADDR32": 195,
        "BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_ADDR32": 196,
        "BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_ADDR32": 197,
        "BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_ADDR32": 198,
        "BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_ADDR32": 199,
        "BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_ADDR32": 200,
        "BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_ADDR32": 201,
        "BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_ADDR32": 202,
        "BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_ADDR32": 203,
        "BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_ADDR32": 204,
        "BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_ADDR32": 205,
        "BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_ADDR32": 206,
        "BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_ADDR32": 207,
        "BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_ADDR32": 208,
        "BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_ADDR32": 209,
        "BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_ADDR32": 210,
        "BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_ADDR32": 211,
        "BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_ADDR32": 212,
        "BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_ADDR32": 213,
        "BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_ADDR32": 214,
        "BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_ADDR32": 215,
        "BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_ADDR32": 216,
        "BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_ADDR32": 217,
        "BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_ADDR32": 218,
        "BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_ADDR32": 219,
        "BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_ADDR32": 220,
        "BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_ADDR32": 221,
        "BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_ADDR32": 222,
        "BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_ADDR32": 223,
        "BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_ADDR32": 224,
        "BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_ADDR32": 225,
        "BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_ADDR32": 226,
        "BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_ADDR32": 227,
        "BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_ADDR32": 228,
        "BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_ADDR32": 229,
        "BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_ADDR32": 230,
        "BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_ADDR32": 231,
        "BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_ADDR32": 232,
        "BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_ADDR32": 233,
        "BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_ADDR32": 234,
        "BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_ADDR32": 235,
        "UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 236,
        "MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 237,
        "SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 238,
        "PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 239,
        "CFG_WATCHPOINTS_0_enable_ADDR32": 240,
        "CFG_WATCHPOINTS_1_enable_ADDR32": 241,
        "CFG_WATCHPOINTS_2_enable_ADDR32": 242,
        "CFG_WATCHPOINTS_3_enable_ADDR32": 243,
        "DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_ADDR32": 244,
        "DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_ADDR32": 245,
        "DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_ADDR32": 246,
        "DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_ADDR32": 247,
        "DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_ADDR32": 248,
        "DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_ADDR32": 249,
        "DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_ADDR32": 250,
        "DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_ADDR32": 251,
        "SFPU_DEST_FMT_SEC0_Base_ADDR32": 252,
        "SFPU_DEST_FMT_SEC1_Base_ADDR32": 253,
        "SFPU_DEST_FMT_SEC2_Base_ADDR32": 254,
        "SFPU_DEST_FMT_SEC3_Base_ADDR32": 255,
        "CLR_DVALID_SEC0_SrcA_Disable_ADDR32": 256,
        "CLR_DVALID_SEC1_SrcA_Disable_ADDR32": 257,
        "CLR_DVALID_SEC2_SrcA_Disable_ADDR32": 258,
        "CLR_DVALID_SEC3_SrcA_Disable_ADDR32": 259,
        "FIDELITY_BASE_SEC0_Phase_ADDR32": 260,
        "FIDELITY_BASE_SEC1_Phase_ADDR32": 261,
        "FIDELITY_BASE_SEC2_Phase_ADDR32": 262,
        "FIDELITY_BASE_SEC3_Phase_ADDR32": 263,
        "ADDR_MOD_AB_SEC0_SrcACR_ADDR32": 264,
        "ADDR_MOD_AB_SEC1_SrcACR_ADDR32": 265,
        "ADDR_MOD_AB_SEC2_SrcACR_ADDR32": 266,
        "ADDR_MOD_AB_SEC3_SrcACR_ADDR32": 267,
        "ADDR_MOD_AB_SEC4_SrcACR_ADDR32": 268,
        "ADDR_MOD_AB_SEC5_SrcACR_ADDR32": 269,
        "ADDR_MOD_AB_SEC6_SrcACR_ADDR32": 270,
        "ADDR_MOD_AB_SEC7_SrcACR_ADDR32": 271,
        "ADDR_MOD_AB_SEC8_SrcACR_ADDR32": 272,
        "ADDR_MOD_AB_SEC9_SrcACR_ADDR32": 273,
        "ADDR_MOD_AB_SEC10_SrcACR_ADDR32": 274,
        "ADDR_MOD_AB_SEC11_SrcACR_ADDR32": 275,
        "ADDR_MOD_AB_SEC12_SrcACR_ADDR32": 276,
        "ADDR_MOD_AB_SEC13_SrcACR_ADDR32": 277,
        "ADDR_MOD_AB_SEC14_SrcACR_ADDR32": 278,
        "ADDR_MOD_AB_SEC15_SrcACR_ADDR32": 279,
        "ADDR_MOD_AB_SEC16_SrcACR_ADDR32": 280,
        "ADDR_MOD_AB_SEC17_SrcACR_ADDR32": 281,
        "ADDR_MOD_AB_SEC18_SrcACR_ADDR32": 282,
        "ADDR_MOD_AB_SEC19_SrcACR_ADDR32": 283,
        "ADDR_MOD_AB_SEC20_SrcACR_ADDR32": 284,
        "ADDR_MOD_AB_SEC21_SrcACR_ADDR32": 285,
        "ADDR_MOD_AB_SEC22_SrcACR_ADDR32": 286,
        "ADDR_MOD_AB_SEC23_SrcACR_ADDR32": 287,
        "ADDR_MOD_AB_SEC24_SrcACR_ADDR32": 288,
        "ADDR_MOD_AB_SEC25_SrcACR_ADDR32": 289,
        "ADDR_MOD_AB_SEC26_SrcACR_ADDR32": 290,
        "ADDR_MOD_AB_SEC27_SrcACR_ADDR32": 291,
        "ADDR_MOD_AB_SEC28_SrcACR_ADDR32": 292,
        "ADDR_MOD_AB_SEC29_SrcACR_ADDR32": 293,
        "ADDR_MOD_AB_SEC30_SrcACR_ADDR32": 294,
        "ADDR_MOD_AB_SEC31_SrcACR_ADDR32": 295,
        "ADDR_MOD_AB2_SEC0_SrcAIncr_ADDR32": 296,
        "ADDR_MOD_AB2_SEC1_SrcAIncr_ADDR32": 297,
        "ADDR_MOD_AB2_SEC2_SrcAIncr_ADDR32": 298,
        "ADDR_MOD_AB2_SEC3_SrcAIncr_ADDR32": 299,
        "ADDR_MOD_AB2_SEC4_SrcAIncr_ADDR32": 300,
        "ADDR_MOD_AB2_SEC5_SrcAIncr_ADDR32": 301,
        "ADDR_MOD_AB2_SEC6_SrcAIncr_ADDR32": 302,
        "ADDR_MOD_AB2_SEC7_SrcAIncr_ADDR32": 303,
        "ADDR_MOD_AB2_SEC8_SrcAIncr_ADDR32": 304,
        "ADDR_MOD_AB2_SEC9_SrcAIncr_ADDR32": 305,
        "ADDR_MOD_AB2_SEC10_SrcAIncr_ADDR32": 306,
        "ADDR_MOD_AB2_SEC11_SrcAIncr_ADDR32": 307,
        "ADDR_MOD_AB2_SEC12_SrcAIncr_ADDR32": 308,
        "ADDR_MOD_AB2_SEC13_SrcAIncr_ADDR32": 309,
        "ADDR_MOD_AB2_SEC14_SrcAIncr_ADDR32": 310,
        "ADDR_MOD_AB2_SEC15_SrcAIncr_ADDR32": 311,
        "ADDR_MOD_AB2_SEC16_SrcAIncr_ADDR32": 312,
        "ADDR_MOD_AB2_SEC17_SrcAIncr_ADDR32": 313,
        "ADDR_MOD_AB2_SEC18_SrcAIncr_ADDR32": 314,
        "ADDR_MOD_AB2_SEC19_SrcAIncr_ADDR32": 315,
        "ADDR_MOD_AB2_SEC20_SrcAIncr_ADDR32": 316,
        "ADDR_MOD_AB2_SEC21_SrcAIncr_ADDR32": 317,
        "ADDR_MOD_AB2_SEC22_SrcAIncr_ADDR32": 318,
        "ADDR_MOD_AB2_SEC23_SrcAIncr_ADDR32": 319,
        "ADDR_MOD_AB2_SEC24_SrcAIncr_ADDR32": 320,
        "ADDR_MOD_AB2_SEC25_SrcAIncr_ADDR32": 321,
        "ADDR_MOD_AB2_SEC26_SrcAIncr_ADDR32": 322,
        "ADDR_MOD_AB2_SEC27_SrcAIncr_ADDR32": 323,
        "ADDR_MOD_AB2_SEC28_SrcAIncr_ADDR32": 324,
        "ADDR_MOD_AB2_SEC29_SrcAIncr_ADDR32": 325,
        "ADDR_MOD_AB2_SEC30_SrcAIncr_ADDR32": 326,
        "ADDR_MOD_AB2_SEC31_SrcAIncr_ADDR32": 327,
        "ADDR_MOD_DST_SEC0_DestCR_ADDR32": 328,
        "ADDR_MOD_DST_SEC1_DestCR_ADDR32": 329,
        "ADDR_MOD_DST_SEC2_DestCR_ADDR32": 330,
        "ADDR_MOD_DST_SEC3_DestCR_ADDR32": 331,
        "ADDR_MOD_DST_SEC4_DestCR_ADDR32": 332,
        "ADDR_MOD_DST_SEC5_DestCR_ADDR32": 333,
        "ADDR_MOD_DST_SEC6_DestCR_ADDR32": 334,
        "ADDR_MOD_DST_SEC7_DestCR_ADDR32": 335,
        "ADDR_MOD_DST_SEC8_DestCR_ADDR32": 336,
        "ADDR_MOD_DST_SEC9_DestCR_ADDR32": 337,
        "ADDR_MOD_DST_SEC10_DestCR_ADDR32": 338,
        "ADDR_MOD_DST_SEC11_DestCR_ADDR32": 339,
        "ADDR_MOD_DST_SEC12_DestCR_ADDR32": 340,
        "ADDR_MOD_DST_SEC13_DestCR_ADDR32": 341,
        "ADDR_MOD_DST_SEC14_DestCR_ADDR32": 342,
        "ADDR_MOD_DST_SEC15_DestCR_ADDR32": 343,
        "ADDR_MOD_DST_SEC16_DestCR_ADDR32": 344,
        "ADDR_MOD_DST_SEC17_DestCR_ADDR32": 345,
        "ADDR_MOD_DST_SEC18_DestCR_ADDR32": 346,
        "ADDR_MOD_DST_SEC19_DestCR_ADDR32": 347,
        "ADDR_MOD_DST_SEC20_DestCR_ADDR32": 348,
        "ADDR_MOD_DST_SEC21_DestCR_ADDR32": 349,
        "ADDR_MOD_DST_SEC22_DestCR_ADDR32": 350,
        "ADDR_MOD_DST_SEC23_DestCR_ADDR32": 351,
        "ADDR_MOD_DST_SEC24_DestCR_ADDR32": 352,
        "ADDR_MOD_DST_SEC25_DestCR_ADDR32": 353,
        "ADDR_MOD_DST_SEC26_DestCR_ADDR32": 354,
        "ADDR_MOD_DST_SEC27_DestCR_ADDR32": 355,
        "ADDR_MOD_DST_SEC28_DestCR_ADDR32": 356,
        "ADDR_MOD_DST_SEC29_DestCR_ADDR32": 357,
        "ADDR_MOD_DST_SEC30_DestCR_ADDR32": 358,
        "ADDR_MOD_DST_SEC31_DestCR_ADDR32": 359,
        "SFPU_STACK_SEC0_Incr_ADDR32": 360,
        "SFPU_STACK_SEC1_Incr_ADDR32": 361,
        "SFPU_STACK_SEC2_Incr_ADDR32": 362,
        "SFPU_STACK_SEC3_Incr_ADDR32": 363,
        "PERF_CNT_CMD_SEC0_Cmd0Start_ADDR32": 364,
        "PERF_CNT_CMD_SEC1_Cmd0Start_ADDR32": 365,
        "PERF_CNT_CMD_SEC2_Cmd0Start_ADDR32": 366,
        "PERF_CNT_CMD_SEC3_Cmd0Start_ADDR32": 367,
        "ENABLE_ACC_STATS_SEC0_Enable_ADDR32": 368,
        "ENABLE_ACC_STATS_SEC1_Enable_ADDR32": 369,
        "ENABLE_ACC_STATS_SEC2_Enable_ADDR32": 370,
        "ENABLE_ACC_STATS_SEC3_Enable_ADDR32": 371,
        "FP16A_FORCE_SEC0_Enable_ADDR32": 372,
        "FP16A_FORCE_SEC1_Enable_ADDR32": 373,
        "FP16A_FORCE_SEC2_Enable_ADDR32": 374,
        "FP16A_FORCE_SEC3_Enable_ADDR32": 375
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.shadow_cfg_regs": {
      "KEY": "cfg_regs.shadow_cfg_regs",
      "START": "0x820000",
      "END": "0x8205df",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.shadow_cfg_regs.alu": {
      "KEY": "cfg_regs.shadow_cfg_regs.alu",
      "START": "0x820000",
      "END": "0x82002f",
      "REGISTERS": {
        "REG0": "0x820000",
        "REG1": "0x820010",
        "REG2": "0x820020"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.shadow_cfg_regs.thcon": {
      "KEY": "cfg_regs.shadow_cfg_regs.thcon",
      "START": "0x820030",
      "END": "0x82013f",
      "REGISTERS": {
        "UNPACKER0_REG0": "0x820030",
        "UNPACKER0_REG1": "0x820040",
        "UNPACKER0_REG2": "0x820050",
        "UNPACKER1_REG0": "0x820060",
        "UNPACKER1_REG1": "0x820070",
        "UNPACKER1_REG2": "0x820080",
        "UNPACKER2_REG0": "0x820090",
        "UNPACKER2_REG1": "0x8200a0",
        "UNPACKER2_REG2": "0x8200b0",
        "PACKER0_REG0": "0x8200c0",
        "PACKER0_REG1": "0x8200d0",
        "PACKER0_REG2": "0x8200e0",
        "PACKER0_REG3": "0x8200f0",
        "PACKER1_REG0": "0x820100",
        "PACKER1_REG1": "0x820110",
        "PACKER1_REG2": "0x820120",
        "PACKER1_REG3": "0x820130"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.shadow_cfg_regs.gbl": {
      "KEY": "cfg_regs.shadow_cfg_regs.gbl",
      "START": "0x820140",
      "END": "0x8205df",
      "REGISTERS": {
        "PRNG_SEED": "0x820140",
        "PRNG_SEED_OVERRIDE_CTRL": "0x820148",
        "PRNG_SEED_OVERRIDE_DATA": "0x82014c",
        "INT_DESCALE_VALUES[0]": "0x820150",
        "INT_DESCALE_VALUES[1]": "0x820154",
        "INT_DESCALE_VALUES[2]": "0x820158",
        "INT_DESCALE_VALUES[3]": "0x82015c",
        "INT_DESCALE_VALUES[4]": "0x820160",
        "INT_DESCALE_VALUES[5]": "0x820164",
        "INT_DESCALE_VALUES[6]": "0x820168",
        "INT_DESCALE_VALUES[7]": "0x82016c",
        "INT_DESCALE_VALUES[8]": "0x820170",
        "INT_DESCALE_VALUES[9]": "0x820174",
        "INT_DESCALE_VALUES[10]": "0x820178",
        "INT_DESCALE_VALUES[11]": "0x82017c",
        "INT_DESCALE_VALUES[12]": "0x820180",
        "INT_DESCALE_VALUES[13]": "0x820184",
        "INT_DESCALE_VALUES[14]": "0x820188",
        "INT_DESCALE_VALUES[15]": "0x82018c",
        "SCRATCH[0]": "0x820190",
        "SCRATCH[1]": "0x820194",
        "SCRATCH[2]": "0x820198",
        "SCRATCH[3]": "0x82019c",
        "DEST_ACCESS_CFG": "0x8201a0",
        "SRC_ACCESS_CFG": "0x8201a4",
        "FMT_CTRL": "0x8201a8",
        "BUFFER_DESCRIPTOR_TABLE[0]": "0x8201b0",
        "BUFFER_DESCRIPTOR_TABLE[1]": "0x8201c0",
        "BUFFER_DESCRIPTOR_TABLE[2]": "0x8201d0",
        "BUFFER_DESCRIPTOR_TABLE[3]": "0x8201e0",
        "BUFFER_DESCRIPTOR_TABLE[4]": "0x8201f0",
        "BUFFER_DESCRIPTOR_TABLE[5]": "0x820200",
        "BUFFER_DESCRIPTOR_TABLE[6]": "0x820210",
        "BUFFER_DESCRIPTOR_TABLE[7]": "0x820220",
        "BUFFER_DESCRIPTOR_TABLE[8]": "0x820230",
        "BUFFER_DESCRIPTOR_TABLE[9]": "0x820240",
        "BUFFER_DESCRIPTOR_TABLE[10]": "0x820250",
        "BUFFER_DESCRIPTOR_TABLE[11]": "0x820260",
        "BUFFER_DESCRIPTOR_TABLE[12]": "0x820270",
        "BUFFER_DESCRIPTOR_TABLE[13]": "0x820280",
        "BUFFER_DESCRIPTOR_TABLE[14]": "0x820290",
        "BUFFER_DESCRIPTOR_TABLE[15]": "0x8202a0",
        "BUFFER_DESCRIPTOR_TABLE[16]": "0x8202b0",
        "BUFFER_DESCRIPTOR_TABLE[17]": "0x8202c0",
        "BUFFER_DESCRIPTOR_TABLE[18]": "0x8202d0",
        "BUFFER_DESCRIPTOR_TABLE[19]": "0x8202e0",
        "BUFFER_DESCRIPTOR_TABLE[20]": "0x8202f0",
        "BUFFER_DESCRIPTOR_TABLE[21]": "0x820300",
        "BUFFER_DESCRIPTOR_TABLE[22]": "0x820310",
        "BUFFER_DESCRIPTOR_TABLE[23]": "0x820320",
        "BUFFER_DESCRIPTOR_TABLE[24]": "0x820330",
        "BUFFER_DESCRIPTOR_TABLE[25]": "0x820340",
        "BUFFER_DESCRIPTOR_TABLE[26]": "0x820350",
        "BUFFER_DESCRIPTOR_TABLE[27]": "0x820360",
        "BUFFER_DESCRIPTOR_TABLE[28]": "0x820370",
        "BUFFER_DESCRIPTOR_TABLE[29]": "0x820380",
        "BUFFER_DESCRIPTOR_TABLE[30]": "0x820390",
        "BUFFER_DESCRIPTOR_TABLE[31]": "0x8203a0",
        "UNPACK_TO_DEST_DVALID_CTRL": "0x8203b0",
        "MATH_DEST_DVALID_CTRL": "0x8203b4",
        "SFPU_DEST_DVALID_CTRL": "0x8203b8",
        "PACK_DEST_DVALID_CTRL": "0x8203bc",
        "CFG_WATCHPOINTS[0]": "0x8203c0",
        "CFG_WATCHPOINTS[1]": "0x8203c4",
        "CFG_WATCHPOINTS[2]": "0x8203c8",
        "CFG_WATCHPOINTS[3]": "0x8203cc",
        "DISABLE_IMPLIED_SRCA_FMT[0]": "0x8203d0",
        "DISABLE_IMPLIED_SRCA_FMT[1]": "0x8203d4",
        "DISABLE_IMPLIED_SRCA_FMT[2]": "0x8203d8",
        "DISABLE_IMPLIED_SRCA_FMT[3]": "0x8203dc",
        "DISABLE_IMPLIED_SRCB_FMT[0]": "0x8203e0",
        "DISABLE_IMPLIED_SRCB_FMT[1]": "0x8203e4",
        "DISABLE_IMPLIED_SRCB_FMT[2]": "0x8203e8",
        "DISABLE_IMPLIED_SRCB_FMT[3]": "0x8203ec",
        "SFPU_DEST_FMT[0]": "0x8203f0",
        "SFPU_DEST_FMT[1]": "0x8203f4",
        "SFPU_DEST_FMT[2]": "0x8203f8",
        "SFPU_DEST_FMT[3]": "0x8203fc",
        "CLR_DVALID[0]": "0x820400",
        "CLR_DVALID[1]": "0x820404",
        "CLR_DVALID[2]": "0x820408",
        "CLR_DVALID[3]": "0x82040c",
        "FIDELITY_BASE[0]": "0x820410",
        "FIDELITY_BASE[1]": "0x820414",
        "FIDELITY_BASE[2]": "0x820418",
        "FIDELITY_BASE[3]": "0x82041c",
        "ADDR_MOD_AB[0]": "0x820420",
        "ADDR_MOD_AB[1]": "0x820424",
        "ADDR_MOD_AB[2]": "0x820428",
        "ADDR_MOD_AB[3]": "0x82042c",
        "ADDR_MOD_AB[4]": "0x820430",
        "ADDR_MOD_AB[5]": "0x820434",
        "ADDR_MOD_AB[6]": "0x820438",
        "ADDR_MOD_AB[7]": "0x82043c",
        "ADDR_MOD_AB[8]": "0x820440",
        "ADDR_MOD_AB[9]": "0x820444",
        "ADDR_MOD_AB[10]": "0x820448",
        "ADDR_MOD_AB[11]": "0x82044c",
        "ADDR_MOD_AB[12]": "0x820450",
        "ADDR_MOD_AB[13]": "0x820454",
        "ADDR_MOD_AB[14]": "0x820458",
        "ADDR_MOD_AB[15]": "0x82045c",
        "ADDR_MOD_AB[16]": "0x820460",
        "ADDR_MOD_AB[17]": "0x820464",
        "ADDR_MOD_AB[18]": "0x820468",
        "ADDR_MOD_AB[19]": "0x82046c",
        "ADDR_MOD_AB[20]": "0x820470",
        "ADDR_MOD_AB[21]": "0x820474",
        "ADDR_MOD_AB[22]": "0x820478",
        "ADDR_MOD_AB[23]": "0x82047c",
        "ADDR_MOD_AB[24]": "0x820480",
        "ADDR_MOD_AB[25]": "0x820484",
        "ADDR_MOD_AB[26]": "0x820488",
        "ADDR_MOD_AB[27]": "0x82048c",
        "ADDR_MOD_AB[28]": "0x820490",
        "ADDR_MOD_AB[29]": "0x820494",
        "ADDR_MOD_AB[30]": "0x820498",
        "ADDR_MOD_AB[31]": "0x82049c",
        "ADDR_MOD_AB2[0]": "0x8204a0",
        "ADDR_MOD_AB2[1]": "0x8204a4",
        "ADDR_MOD_AB2[2]": "0x8204a8",
        "ADDR_MOD_AB2[3]": "0x8204ac",
        "ADDR_MOD_AB2[4]": "0x8204b0",
        "ADDR_MOD_AB2[5]": "0x8204b4",
        "ADDR_MOD_AB2[6]": "0x8204b8",
        "ADDR_MOD_AB2[7]": "0x8204bc",
        "ADDR_MOD_AB2[8]": "0x8204c0",
        "ADDR_MOD_AB2[9]": "0x8204c4",
        "ADDR_MOD_AB2[10]": "0x8204c8",
        "ADDR_MOD_AB2[11]": "0x8204cc",
        "ADDR_MOD_AB2[12]": "0x8204d0",
        "ADDR_MOD_AB2[13]": "0x8204d4",
        "ADDR_MOD_AB2[14]": "0x8204d8",
        "ADDR_MOD_AB2[15]": "0x8204dc",
        "ADDR_MOD_AB2[16]": "0x8204e0",
        "ADDR_MOD_AB2[17]": "0x8204e4",
        "ADDR_MOD_AB2[18]": "0x8204e8",
        "ADDR_MOD_AB2[19]": "0x8204ec",
        "ADDR_MOD_AB2[20]": "0x8204f0",
        "ADDR_MOD_AB2[21]": "0x8204f4",
        "ADDR_MOD_AB2[22]": "0x8204f8",
        "ADDR_MOD_AB2[23]": "0x8204fc",
        "ADDR_MOD_AB2[24]": "0x820500",
        "ADDR_MOD_AB2[25]": "0x820504",
        "ADDR_MOD_AB2[26]": "0x820508",
        "ADDR_MOD_AB2[27]": "0x82050c",
        "ADDR_MOD_AB2[28]": "0x820510",
        "ADDR_MOD_AB2[29]": "0x820514",
        "ADDR_MOD_AB2[30]": "0x820518",
        "ADDR_MOD_AB2[31]": "0x82051c",
        "ADDR_MOD_DST[0]": "0x820520",
        "ADDR_MOD_DST[1]": "0x820524",
        "ADDR_MOD_DST[2]": "0x820528",
        "ADDR_MOD_DST[3]": "0x82052c",
        "ADDR_MOD_DST[4]": "0x820530",
        "ADDR_MOD_DST[5]": "0x820534",
        "ADDR_MOD_DST[6]": "0x820538",
        "ADDR_MOD_DST[7]": "0x82053c",
        "ADDR_MOD_DST[8]": "0x820540",
        "ADDR_MOD_DST[9]": "0x820544",
        "ADDR_MOD_DST[10]": "0x820548",
        "ADDR_MOD_DST[11]": "0x82054c",
        "ADDR_MOD_DST[12]": "0x820550",
        "ADDR_MOD_DST[13]": "0x820554",
        "ADDR_MOD_DST[14]": "0x820558",
        "ADDR_MOD_DST[15]": "0x82055c",
        "ADDR_MOD_DST[16]": "0x820560",
        "ADDR_MOD_DST[17]": "0x820564",
        "ADDR_MOD_DST[18]": "0x820568",
        "ADDR_MOD_DST[19]": "0x82056c",
        "ADDR_MOD_DST[20]": "0x820570",
        "ADDR_MOD_DST[21]": "0x820574",
        "ADDR_MOD_DST[22]": "0x820578",
        "ADDR_MOD_DST[23]": "0x82057c",
        "ADDR_MOD_DST[24]": "0x820580",
        "ADDR_MOD_DST[25]": "0x820584",
        "ADDR_MOD_DST[26]": "0x820588",
        "ADDR_MOD_DST[27]": "0x82058c",
        "ADDR_MOD_DST[28]": "0x820590",
        "ADDR_MOD_DST[29]": "0x820594",
        "ADDR_MOD_DST[30]": "0x820598",
        "ADDR_MOD_DST[31]": "0x82059c",
        "SFPU_STACK[0]": "0x8205a0",
        "SFPU_STACK[1]": "0x8205a4",
        "SFPU_STACK[2]": "0x8205a8",
        "SFPU_STACK[3]": "0x8205ac",
        "PERF_CNT_CMD[0]": "0x8205b0",
        "PERF_CNT_CMD[1]": "0x8205b4",
        "PERF_CNT_CMD[2]": "0x8205b8",
        "PERF_CNT_CMD[3]": "0x8205bc",
        "ENABLE_ACC_STATS[0]": "0x8205c0",
        "ENABLE_ACC_STATS[1]": "0x8205c4",
        "ENABLE_ACC_STATS[2]": "0x8205c8",
        "ENABLE_ACC_STATS[3]": "0x8205cc",
        "FP16A_FORCE[0]": "0x8205d0",
        "FP16A_FORCE[1]": "0x8205d4",
        "FP16A_FORCE[2]": "0x8205d8",
        "FP16A_FORCE[3]": "0x8205dc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.live_cfg_regs": {
      "KEY": "cfg_regs.live_cfg_regs",
      "START": "0x820800",
      "END": "0x820ddf",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.live_cfg_regs.alu": {
      "KEY": "cfg_regs.live_cfg_regs.alu",
      "START": "0x820800",
      "END": "0x82082f",
      "REGISTERS": {
        "REG0": "0x820800",
        "REG1": "0x820810",
        "REG2": "0x820820"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.live_cfg_regs.thcon": {
      "KEY": "cfg_regs.live_cfg_regs.thcon",
      "START": "0x820830",
      "END": "0x82093f",
      "REGISTERS": {
        "UNPACKER0_REG0": "0x820830",
        "UNPACKER0_REG1": "0x820840",
        "UNPACKER0_REG2": "0x820850",
        "UNPACKER1_REG0": "0x820860",
        "UNPACKER1_REG1": "0x820870",
        "UNPACKER1_REG2": "0x820880",
        "UNPACKER2_REG0": "0x820890",
        "UNPACKER2_REG1": "0x8208a0",
        "UNPACKER2_REG2": "0x8208b0",
        "PACKER0_REG0": "0x8208c0",
        "PACKER0_REG1": "0x8208d0",
        "PACKER0_REG2": "0x8208e0",
        "PACKER0_REG3": "0x8208f0",
        "PACKER1_REG0": "0x820900",
        "PACKER1_REG1": "0x820910",
        "PACKER1_REG2": "0x820920",
        "PACKER1_REG3": "0x820930"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs.live_cfg_regs.gbl": {
      "KEY": "cfg_regs.live_cfg_regs.gbl",
      "START": "0x820940",
      "END": "0x820ddf",
      "REGISTERS": {
        "PRNG_SEED": "0x820940",
        "PRNG_SEED_OVERRIDE_CTRL": "0x820948",
        "PRNG_SEED_OVERRIDE_DATA": "0x82094c",
        "INT_DESCALE_VALUES[0]": "0x820950",
        "INT_DESCALE_VALUES[1]": "0x820954",
        "INT_DESCALE_VALUES[2]": "0x820958",
        "INT_DESCALE_VALUES[3]": "0x82095c",
        "INT_DESCALE_VALUES[4]": "0x820960",
        "INT_DESCALE_VALUES[5]": "0x820964",
        "INT_DESCALE_VALUES[6]": "0x820968",
        "INT_DESCALE_VALUES[7]": "0x82096c",
        "INT_DESCALE_VALUES[8]": "0x820970",
        "INT_DESCALE_VALUES[9]": "0x820974",
        "INT_DESCALE_VALUES[10]": "0x820978",
        "INT_DESCALE_VALUES[11]": "0x82097c",
        "INT_DESCALE_VALUES[12]": "0x820980",
        "INT_DESCALE_VALUES[13]": "0x820984",
        "INT_DESCALE_VALUES[14]": "0x820988",
        "INT_DESCALE_VALUES[15]": "0x82098c",
        "SCRATCH[0]": "0x820990",
        "SCRATCH[1]": "0x820994",
        "SCRATCH[2]": "0x820998",
        "SCRATCH[3]": "0x82099c",
        "DEST_ACCESS_CFG": "0x8209a0",
        "SRC_ACCESS_CFG": "0x8209a4",
        "FMT_CTRL": "0x8209a8",
        "BUFFER_DESCRIPTOR_TABLE[0]": "0x8209b0",
        "BUFFER_DESCRIPTOR_TABLE[1]": "0x8209c0",
        "BUFFER_DESCRIPTOR_TABLE[2]": "0x8209d0",
        "BUFFER_DESCRIPTOR_TABLE[3]": "0x8209e0",
        "BUFFER_DESCRIPTOR_TABLE[4]": "0x8209f0",
        "BUFFER_DESCRIPTOR_TABLE[5]": "0x820a00",
        "BUFFER_DESCRIPTOR_TABLE[6]": "0x820a10",
        "BUFFER_DESCRIPTOR_TABLE[7]": "0x820a20",
        "BUFFER_DESCRIPTOR_TABLE[8]": "0x820a30",
        "BUFFER_DESCRIPTOR_TABLE[9]": "0x820a40",
        "BUFFER_DESCRIPTOR_TABLE[10]": "0x820a50",
        "BUFFER_DESCRIPTOR_TABLE[11]": "0x820a60",
        "BUFFER_DESCRIPTOR_TABLE[12]": "0x820a70",
        "BUFFER_DESCRIPTOR_TABLE[13]": "0x820a80",
        "BUFFER_DESCRIPTOR_TABLE[14]": "0x820a90",
        "BUFFER_DESCRIPTOR_TABLE[15]": "0x820aa0",
        "BUFFER_DESCRIPTOR_TABLE[16]": "0x820ab0",
        "BUFFER_DESCRIPTOR_TABLE[17]": "0x820ac0",
        "BUFFER_DESCRIPTOR_TABLE[18]": "0x820ad0",
        "BUFFER_DESCRIPTOR_TABLE[19]": "0x820ae0",
        "BUFFER_DESCRIPTOR_TABLE[20]": "0x820af0",
        "BUFFER_DESCRIPTOR_TABLE[21]": "0x820b00",
        "BUFFER_DESCRIPTOR_TABLE[22]": "0x820b10",
        "BUFFER_DESCRIPTOR_TABLE[23]": "0x820b20",
        "BUFFER_DESCRIPTOR_TABLE[24]": "0x820b30",
        "BUFFER_DESCRIPTOR_TABLE[25]": "0x820b40",
        "BUFFER_DESCRIPTOR_TABLE[26]": "0x820b50",
        "BUFFER_DESCRIPTOR_TABLE[27]": "0x820b60",
        "BUFFER_DESCRIPTOR_TABLE[28]": "0x820b70",
        "BUFFER_DESCRIPTOR_TABLE[29]": "0x820b80",
        "BUFFER_DESCRIPTOR_TABLE[30]": "0x820b90",
        "BUFFER_DESCRIPTOR_TABLE[31]": "0x820ba0",
        "UNPACK_TO_DEST_DVALID_CTRL": "0x820bb0",
        "MATH_DEST_DVALID_CTRL": "0x820bb4",
        "SFPU_DEST_DVALID_CTRL": "0x820bb8",
        "PACK_DEST_DVALID_CTRL": "0x820bbc",
        "CFG_WATCHPOINTS[0]": "0x820bc0",
        "CFG_WATCHPOINTS[1]": "0x820bc4",
        "CFG_WATCHPOINTS[2]": "0x820bc8",
        "CFG_WATCHPOINTS[3]": "0x820bcc",
        "DISABLE_IMPLIED_SRCA_FMT[0]": "0x820bd0",
        "DISABLE_IMPLIED_SRCA_FMT[1]": "0x820bd4",
        "DISABLE_IMPLIED_SRCA_FMT[2]": "0x820bd8",
        "DISABLE_IMPLIED_SRCA_FMT[3]": "0x820bdc",
        "DISABLE_IMPLIED_SRCB_FMT[0]": "0x820be0",
        "DISABLE_IMPLIED_SRCB_FMT[1]": "0x820be4",
        "DISABLE_IMPLIED_SRCB_FMT[2]": "0x820be8",
        "DISABLE_IMPLIED_SRCB_FMT[3]": "0x820bec",
        "SFPU_DEST_FMT[0]": "0x820bf0",
        "SFPU_DEST_FMT[1]": "0x820bf4",
        "SFPU_DEST_FMT[2]": "0x820bf8",
        "SFPU_DEST_FMT[3]": "0x820bfc",
        "CLR_DVALID[0]": "0x820c00",
        "CLR_DVALID[1]": "0x820c04",
        "CLR_DVALID[2]": "0x820c08",
        "CLR_DVALID[3]": "0x820c0c",
        "FIDELITY_BASE[0]": "0x820c10",
        "FIDELITY_BASE[1]": "0x820c14",
        "FIDELITY_BASE[2]": "0x820c18",
        "FIDELITY_BASE[3]": "0x820c1c",
        "ADDR_MOD_AB[0]": "0x820c20",
        "ADDR_MOD_AB[1]": "0x820c24",
        "ADDR_MOD_AB[2]": "0x820c28",
        "ADDR_MOD_AB[3]": "0x820c2c",
        "ADDR_MOD_AB[4]": "0x820c30",
        "ADDR_MOD_AB[5]": "0x820c34",
        "ADDR_MOD_AB[6]": "0x820c38",
        "ADDR_MOD_AB[7]": "0x820c3c",
        "ADDR_MOD_AB[8]": "0x820c40",
        "ADDR_MOD_AB[9]": "0x820c44",
        "ADDR_MOD_AB[10]": "0x820c48",
        "ADDR_MOD_AB[11]": "0x820c4c",
        "ADDR_MOD_AB[12]": "0x820c50",
        "ADDR_MOD_AB[13]": "0x820c54",
        "ADDR_MOD_AB[14]": "0x820c58",
        "ADDR_MOD_AB[15]": "0x820c5c",
        "ADDR_MOD_AB[16]": "0x820c60",
        "ADDR_MOD_AB[17]": "0x820c64",
        "ADDR_MOD_AB[18]": "0x820c68",
        "ADDR_MOD_AB[19]": "0x820c6c",
        "ADDR_MOD_AB[20]": "0x820c70",
        "ADDR_MOD_AB[21]": "0x820c74",
        "ADDR_MOD_AB[22]": "0x820c78",
        "ADDR_MOD_AB[23]": "0x820c7c",
        "ADDR_MOD_AB[24]": "0x820c80",
        "ADDR_MOD_AB[25]": "0x820c84",
        "ADDR_MOD_AB[26]": "0x820c88",
        "ADDR_MOD_AB[27]": "0x820c8c",
        "ADDR_MOD_AB[28]": "0x820c90",
        "ADDR_MOD_AB[29]": "0x820c94",
        "ADDR_MOD_AB[30]": "0x820c98",
        "ADDR_MOD_AB[31]": "0x820c9c",
        "ADDR_MOD_AB2[0]": "0x820ca0",
        "ADDR_MOD_AB2[1]": "0x820ca4",
        "ADDR_MOD_AB2[2]": "0x820ca8",
        "ADDR_MOD_AB2[3]": "0x820cac",
        "ADDR_MOD_AB2[4]": "0x820cb0",
        "ADDR_MOD_AB2[5]": "0x820cb4",
        "ADDR_MOD_AB2[6]": "0x820cb8",
        "ADDR_MOD_AB2[7]": "0x820cbc",
        "ADDR_MOD_AB2[8]": "0x820cc0",
        "ADDR_MOD_AB2[9]": "0x820cc4",
        "ADDR_MOD_AB2[10]": "0x820cc8",
        "ADDR_MOD_AB2[11]": "0x820ccc",
        "ADDR_MOD_AB2[12]": "0x820cd0",
        "ADDR_MOD_AB2[13]": "0x820cd4",
        "ADDR_MOD_AB2[14]": "0x820cd8",
        "ADDR_MOD_AB2[15]": "0x820cdc",
        "ADDR_MOD_AB2[16]": "0x820ce0",
        "ADDR_MOD_AB2[17]": "0x820ce4",
        "ADDR_MOD_AB2[18]": "0x820ce8",
        "ADDR_MOD_AB2[19]": "0x820cec",
        "ADDR_MOD_AB2[20]": "0x820cf0",
        "ADDR_MOD_AB2[21]": "0x820cf4",
        "ADDR_MOD_AB2[22]": "0x820cf8",
        "ADDR_MOD_AB2[23]": "0x820cfc",
        "ADDR_MOD_AB2[24]": "0x820d00",
        "ADDR_MOD_AB2[25]": "0x820d04",
        "ADDR_MOD_AB2[26]": "0x820d08",
        "ADDR_MOD_AB2[27]": "0x820d0c",
        "ADDR_MOD_AB2[28]": "0x820d10",
        "ADDR_MOD_AB2[29]": "0x820d14",
        "ADDR_MOD_AB2[30]": "0x820d18",
        "ADDR_MOD_AB2[31]": "0x820d1c",
        "ADDR_MOD_DST[0]": "0x820d20",
        "ADDR_MOD_DST[1]": "0x820d24",
        "ADDR_MOD_DST[2]": "0x820d28",
        "ADDR_MOD_DST[3]": "0x820d2c",
        "ADDR_MOD_DST[4]": "0x820d30",
        "ADDR_MOD_DST[5]": "0x820d34",
        "ADDR_MOD_DST[6]": "0x820d38",
        "ADDR_MOD_DST[7]": "0x820d3c",
        "ADDR_MOD_DST[8]": "0x820d40",
        "ADDR_MOD_DST[9]": "0x820d44",
        "ADDR_MOD_DST[10]": "0x820d48",
        "ADDR_MOD_DST[11]": "0x820d4c",
        "ADDR_MOD_DST[12]": "0x820d50",
        "ADDR_MOD_DST[13]": "0x820d54",
        "ADDR_MOD_DST[14]": "0x820d58",
        "ADDR_MOD_DST[15]": "0x820d5c",
        "ADDR_MOD_DST[16]": "0x820d60",
        "ADDR_MOD_DST[17]": "0x820d64",
        "ADDR_MOD_DST[18]": "0x820d68",
        "ADDR_MOD_DST[19]": "0x820d6c",
        "ADDR_MOD_DST[20]": "0x820d70",
        "ADDR_MOD_DST[21]": "0x820d74",
        "ADDR_MOD_DST[22]": "0x820d78",
        "ADDR_MOD_DST[23]": "0x820d7c",
        "ADDR_MOD_DST[24]": "0x820d80",
        "ADDR_MOD_DST[25]": "0x820d84",
        "ADDR_MOD_DST[26]": "0x820d88",
        "ADDR_MOD_DST[27]": "0x820d8c",
        "ADDR_MOD_DST[28]": "0x820d90",
        "ADDR_MOD_DST[29]": "0x820d94",
        "ADDR_MOD_DST[30]": "0x820d98",
        "ADDR_MOD_DST[31]": "0x820d9c",
        "SFPU_STACK[0]": "0x820da0",
        "SFPU_STACK[1]": "0x820da4",
        "SFPU_STACK[2]": "0x820da8",
        "SFPU_STACK[3]": "0x820dac",
        "PERF_CNT_CMD[0]": "0x820db0",
        "PERF_CNT_CMD[1]": "0x820db4",
        "PERF_CNT_CMD[2]": "0x820db8",
        "PERF_CNT_CMD[3]": "0x820dbc",
        "ENABLE_ACC_STATS[0]": "0x820dc0",
        "ENABLE_ACC_STATS[1]": "0x820dc4",
        "ENABLE_ACC_STATS[2]": "0x820dc8",
        "ENABLE_ACC_STATS[3]": "0x820dcc",
        "FP16A_FORCE[0]": "0x820dd0",
        "FP16A_FORCE[1]": "0x820dd4",
        "FP16A_FORCE[2]": "0x820dd8",
        "FP16A_FORCE[3]": "0x820ddc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "global_regs": {
      "KEY": "global_regs",
      "START": "0x1840000",
      "END": "0x18410ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "global_regs.semaphore_regs": {
      "KEY": "global_regs.semaphore_regs",
      "START": "0x1840000",
      "END": "0x18407ff",
      "REGISTERS": {
        "SEMAPHORE[0]": "0x1840000",
        "SEMAPHORE[1]": "0x1840040",
        "SEMAPHORE[2]": "0x1840080",
        "SEMAPHORE[3]": "0x18400c0",
        "SEMAPHORE[4]": "0x1840100",
        "SEMAPHORE[5]": "0x1840140",
        "SEMAPHORE[6]": "0x1840180",
        "SEMAPHORE[7]": "0x18401c0",
        "SEMAPHORE[8]": "0x1840200",
        "SEMAPHORE[9]": "0x1840240",
        "SEMAPHORE[10]": "0x1840280",
        "SEMAPHORE[11]": "0x18402c0",
        "SEMAPHORE[12]": "0x1840300",
        "SEMAPHORE[13]": "0x1840340",
        "SEMAPHORE[14]": "0x1840380",
        "SEMAPHORE[15]": "0x18403c0",
        "SEMAPHORE[16]": "0x1840400",
        "SEMAPHORE[17]": "0x1840440",
        "SEMAPHORE[18]": "0x1840480",
        "SEMAPHORE[19]": "0x18404c0",
        "SEMAPHORE[20]": "0x1840500",
        "SEMAPHORE[21]": "0x1840540",
        "SEMAPHORE[22]": "0x1840580",
        "SEMAPHORE[23]": "0x18405c0",
        "SEMAPHORE[24]": "0x1840600",
        "SEMAPHORE[25]": "0x1840640",
        "SEMAPHORE[26]": "0x1840680",
        "SEMAPHORE[27]": "0x18406c0",
        "SEMAPHORE[28]": "0x1840700",
        "SEMAPHORE[29]": "0x1840740",
        "SEMAPHORE[30]": "0x1840780",
        "SEMAPHORE[31]": "0x18407c0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "global_regs.edc_regs": {
      "KEY": "global_regs.edc_regs",
      "START": "0x1841000",
      "END": "0x184103f",
      "REGISTERS": {
        "ID": "0x1841000",
        "STAT": "0x1841004",
        "CTRL": "0x1841008",
        "IRQ_EN": "0x184100c",
        "RSP_HDR0": "0x1841010",
        "RSP_HDR1": "0x1841014",
        "RSP_DATA[0]": "0x1841018",
        "RSP_DATA[1]": "0x184101c",
        "RSP_DATA[2]": "0x1841020",
        "RSP_DATA[3]": "0x1841024",
        "REQ_HDR0": "0x1841028",
        "REQ_HDR1": "0x184102c",
        "REQ_DATA[0]": "0x1841030",
        "REQ_DATA[1]": "0x1841034",
        "REQ_DATA[2]": "0x1841038",
        "REQ_DATA[3]": "0x184103c"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "global_regs.gsrs_regs": {
      "KEY": "global_regs.gsrs_regs",
      "START": "0x1841080",
      "END": "0x18410ff",
      "REGISTERS": {
        "REG[0]": "0x1841080",
        "REG[1]": "0x1841084",
        "REG[2]": "0x1841088",
        "REG[3]": "0x184108c",
        "REG[4]": "0x1841090",
        "REG[5]": "0x1841094",
        "REG[6]": "0x1841098",
        "REG[7]": "0x184109c",
        "REG[8]": "0x18410a0",
        "REG[9]": "0x18410a4",
        "REG[10]": "0x18410a8",
        "REG[11]": "0x18410ac",
        "REG[12]": "0x18410b0",
        "REG[13]": "0x18410b4",
        "REG[14]": "0x18410b8",
        "REG[15]": "0x18410bc",
        "REG[16]": "0x18410c0",
        "REG[17]": "0x18410c4",
        "REG[18]": "0x18410c8",
        "REG[19]": "0x18410cc",
        "REG[20]": "0x18410d0",
        "REG[21]": "0x18410d4",
        "REG[22]": "0x18410d8",
        "REG[23]": "0x18410dc",
        "REG[24]": "0x18410e0",
        "REG[25]": "0x18410e4",
        "REG[26]": "0x18410e8",
        "REG[27]": "0x18410ec",
        "REG[28]": "0x18410f0",
        "REG[29]": "0x18410f4",
        "REG[30]": "0x18410f8",
        "REG[31]": "0x18410fc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "overlay_regs": {
      "KEY": "overlay_regs",
      "START": "0x2000000",
      "END": "0x3ffffff",
      "NUM_BYTES_PER_REGISTER": 4
    }
  },
  "n1_cluster_map": {
    "tensix_l1": {
      "KEY": "tensix_l1",
      "START": "0x0",
      "END": "0x7fffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0]": {
      "KEY": "neo_regs[0]",
      "START": "0x1800000",
      "END": "0x180a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs": {
      "KEY": "neo_regs[0].local_regs",
      "START": "0x1800000",
      "END": "0x180a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.debug_regs": {
      "KEY": "neo_regs[0].local_regs.debug_regs",
      "START": "0x1800000",
      "END": "0x180039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1800000",
        "PERF_CNT_INSTRN_THREAD1": "0x1800004",
        "PERF_CNT_INSTRN_THREAD2": "0x1800008",
        "PERF_CNT_TDMA_UNPACK0": "0x180000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1800010",
        "PERF_CNT_TDMA_UNPACK2": "0x1800014",
        "PERF_CNT_FPU0": "0x1800018",
        "PERF_CNT_FPU1": "0x180001c",
        "PERF_CNT_FPU2": "0x1800020",
        "PERF_CNT_ALL": "0x1800024",
        "DBG_BUS_CTRL": "0x1800028",
        "TENSIX_CREG_READ": "0x180002c",
        "DBG_RD_DATA": "0x1800030",
        "DBG_ARRAY_RD_EN": "0x1800034",
        "DBG_ARRAY_RD_CMD": "0x1800038",
        "DBG_FEATURE_DISABLE": "0x180003c",
        "DBG_ARRAY_RD_DATA": "0x1800040",
        "CG_CTRL_HYST0": "0x1800044",
        "CG_CTRL_HYST1": "0x1800048",
        "TENSIX_CREG_RDDATA": "0x180004c",
        "CG_CTRL_HYST2": "0x1800050",
        "RISC_DBG_CNTL_0": "0x1800054",
        "RISC_DBG_CNTL_1": "0x1800058",
        "RISC_DBG_STATUS_0": "0x180005c",
        "RISC_DBG_STATUS_1": "0x1800060",
        "TRISC_PC_BUF_OVERRIDE": "0x1800064",
        "DBG_INVALID_INSTRN": "0x1800068",
        "DBG_INSTRN_BUF_CTRL0": "0x180006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1800070",
        "DBG_INSTRN_BUF_STATUS": "0x1800074",
        "STOCH_RND_MASK0": "0x1800078",
        "STOCH_RND_MASK1": "0x180007c",
        "STICKY_BITS": "0x1800080",
        "PERF_CNT_TDMA_PACK0": "0x1800084",
        "PERF_CNT_TDMA_PACK1": "0x1800088",
        "PERF_CNT_TDMA_PACK2": "0x180008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1800090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1800094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1800098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x180009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18000a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18000a4",
        "PERF_CNT_OUT_L_FPU": "0x18000a8",
        "PERF_CNT_OUT_H_FPU": "0x18000ac",
        "SOFT_RESET_0": "0x18000b0",
        "SOFT_RESET_1": "0x18000b4",
        "WATCHDOG_TIMER": "0x18000b8",
        "WDT_CNTL": "0x18000bc",
        "WDT_STATUS": "0x18000c0",
        "WALL_CLOCK_0": "0x18000c4",
        "WALL_CLOCK_1": "0x18000c8",
        "WALL_CLOCK_1_AT": "0x18000cc",
        "TIMESTAMP_DUMP_CMD": "0x18000d0",
        "TIMESTAMP_DUMP_CNTL": "0x18000d4",
        "TIMESTAMP_DUMP_STATUS": "0x18000d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18000dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18000e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18000e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18000e8",
        "PERF_CNT_MUX_CTRL": "0x18000ec",
        "LFSR_HIT_MASK": "0x18000f0",
        "DISABLE_RESET": "0x18000f4",
        "TRISC0_RESET_PC": "0x18000f8",
        "TRISC1_RESET_PC": "0x18000fc",
        "TRISC2_RESET_PC": "0x1800100",
        "TRISC3_RESET_PC": "0x1800104",
        "TRISC_RESET_PC_OVERRIDE": "0x1800108",
        "DEST_CG_CTRL": "0x180010c",
        "CG_CTRL_EN": "0x1800110",
        "CG_KICK": "0x1800114",
        "DBG_IBUFFER_TIMEOUT": "0x1800118",
        "DBG_IBUFFER_CNT_EN": "0x180011c",
        "DBG_PC_BUFF_TIMEOUT": "0x1800120",
        "DBG_PC_BUFF_CNT_EN": "0x1800124",
        "TRISC0_BAR[0]": "0x1800128",
        "TRISC0_BAR[1]": "0x180012c",
        "TRISC0_BAR[2]": "0x1800130",
        "TRISC0_BAR[3]": "0x1800134",
        "TRISC0_BAR_SELECT": "0x1800138",
        "TRISC1_BAR[0]": "0x180013c",
        "TRISC1_BAR[1]": "0x1800140",
        "TRISC1_BAR[2]": "0x1800144",
        "TRISC1_BAR[3]": "0x1800148",
        "TRISC1_BAR_SELECT": "0x180014c",
        "TRISC2_BAR[0]": "0x1800150",
        "TRISC2_BAR[1]": "0x1800154",
        "TRISC2_BAR[2]": "0x1800158",
        "TRISC2_BAR[3]": "0x180015c",
        "TRISC2_BAR_SELECT": "0x1800160",
        "TRISC3_BAR[0]": "0x1800164",
        "TRISC3_BAR[1]": "0x1800168",
        "TRISC3_BAR[2]": "0x180016c",
        "TRISC3_BAR[3]": "0x1800170",
        "TRISC3_BAR_SELECT": "0x1800174",
        "TRISC_MAILBOX[0]": "0x1800178",
        "TRISC_MAILBOX[1]": "0x180017c",
        "TRISC_MAILBOX[2]": "0x1800180",
        "TRISC_MAILBOX[3]": "0x1800184",
        "TRISC_MAILBOX[4]": "0x1800188",
        "TRISC_MAILBOX[5]": "0x180018c",
        "TRISC_MAILBOX[6]": "0x1800190",
        "TRISC_MAILBOX[7]": "0x1800194",
        "TRISC_MAILBOX[8]": "0x1800198",
        "TRISC_MAILBOX[9]": "0x180019c",
        "TRISC_MAILBOX[10]": "0x18001a0",
        "TRISC_MAILBOX[11]": "0x18001a4",
        "TRISC_MAILBOX[12]": "0x18001a8",
        "TRISC_MAILBOX[13]": "0x18001ac",
        "TRISC_MAILBOX[14]": "0x18001b0",
        "TRISC_MAILBOX[15]": "0x18001b4",
        "DBG_HALT_CLR": "0x18001b8",
        "DBG_MOV2D_ADDR": "0x18001bc",
        "DBG_MOV2D": "0x18001c0",
        "DBG_TEMP_REGS[0]": "0x18001c4",
        "DBG_TEMP_REGS[1]": "0x18001c8",
        "DBG_TEMP_REGS[2]": "0x18001cc",
        "DBG_TEMP_REGS[3]": "0x18001d0",
        "DBG_TEMP_REGS[4]": "0x18001d4",
        "DBG_TEMP_REGS[5]": "0x18001d8",
        "DBG_TEMP_REGS[6]": "0x18001dc",
        "DBG_TEMP_REGS[7]": "0x18001e0",
        "DBG_TEMP_REGS[8]": "0x18001e4",
        "DBG_TEMP_REGS[9]": "0x18001e8",
        "DBG_TEMP_REGS[10]": "0x18001ec",
        "DBG_TEMP_REGS[11]": "0x18001f0",
        "DBG_TEMP_REGS[12]": "0x18001f4",
        "DBG_TEMP_REGS[13]": "0x18001f8",
        "DBG_TEMP_REGS[14]": "0x18001fc",
        "DBG_TEMP_REGS[15]": "0x1800200",
        "DBG_TEMP_REGS[16]": "0x1800204",
        "DBG_TEMP_REGS[17]": "0x1800208",
        "DBG_TEMP_REGS[18]": "0x180020c",
        "DBG_TEMP_REGS[19]": "0x1800210",
        "DBG_TEMP_REGS[20]": "0x1800214",
        "DBG_TEMP_REGS[21]": "0x1800218",
        "DBG_TEMP_REGS[22]": "0x180021c",
        "DBG_TEMP_REGS[23]": "0x1800220",
        "DBG_TEMP_REGS[24]": "0x1800224",
        "DBG_TEMP_REGS[25]": "0x1800228",
        "DBG_TEMP_REGS[26]": "0x180022c",
        "DBG_TEMP_REGS[27]": "0x1800230",
        "DBG_TEMP_REGS[28]": "0x1800234",
        "DBG_TEMP_REGS[29]": "0x1800238",
        "DBG_TEMP_REGS[30]": "0x180023c",
        "DBG_TEMP_REGS[31]": "0x1800240",
        "DBG_BACKDOOR_INST": "0x1800244",
        "DBG_BACKDOOR_INST_ISSUE": "0x1800248",
        "DBG_TRISC_STACK_LIMIT": "0x180024c",
        "RISCV_IC_INVALIDATE": "0x1800250",
        "TRISC_END_PC[0]": "0x1800254",
        "TRISC_END_PC[1]": "0x1800258",
        "TRISC_END_PC[2]": "0x180025c",
        "TRISC_END_PC[3]": "0x1800260",
        "RISC_PREFETCH_CTRL": "0x1800264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1800268",
        "CHICKEN_BITS": "0x180026c",
        "TENSIX_TRISC_SYNC[0]": "0x1800270",
        "TENSIX_TRISC_SYNC[1]": "0x1800274",
        "TENSIX_TRISC_SYNC[2]": "0x1800278",
        "TENSIX_TRISC_SYNC[3]": "0x180027c",
        "TENSIX_CSR_CONFIG[0]": "0x1800280",
        "TENSIX_CSR_CONFIG[1]": "0x1800284",
        "TENSIX_CSR_CONFIG[2]": "0x1800288",
        "TENSIX_CSR_CONFIG[3]": "0x180028c",
        "POWER_RAMP_PROFILE_CTRL": "0x1800290",
        "POWER_RAMP_MISC_CTRL": "0x1800294",
        "ERR_MASK": "0x1800298",
        "ERR_DATA": "0x180029c",
        "FPU_SAFETY": "0x18002a0",
        "SFPU_SAFETY": "0x18002a4",
        "CFG_WATCHPOINT_STATUS": "0x18002a8",
        "DROOP_MASK": "0x18002ac",
        "MVMUL_ACTIVE_CYCLES": "0x18002b0",
        "TRISC_L1_START_ADDR[0]": "0x18002b4",
        "TRISC_L1_START_ADDR[1]": "0x18002b8",
        "TRISC_L1_START_ADDR[2]": "0x18002bc",
        "TRISC_L1_START_ADDR[3]": "0x18002c0",
        "TRISC_L1_START_ADDR[4]": "0x18002c4",
        "TRISC_L1_START_ADDR[5]": "0x18002c8",
        "TRISC_L1_START_ADDR[6]": "0x18002cc",
        "TRISC_L1_START_ADDR[7]": "0x18002d0",
        "TRISC_L1_END_ADDR[0]": "0x18002d4",
        "TRISC_L1_END_ADDR[1]": "0x18002d8",
        "TRISC_L1_END_ADDR[2]": "0x18002dc",
        "TRISC_L1_END_ADDR[3]": "0x18002e0",
        "TRISC_L1_END_ADDR[4]": "0x18002e4",
        "TRISC_L1_END_ADDR[5]": "0x18002e8",
        "TRISC_L1_END_ADDR[6]": "0x18002ec",
        "TRISC_L1_END_ADDR[7]": "0x18002f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.pic_regs": {
      "KEY": "neo_regs[0].local_regs.pic_regs",
      "START": "0x1800400",
      "END": "0x18007ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[0]": {
      "KEY": "neo_regs[0].local_regs.ldm[0]",
      "START": "0x1802000",
      "END": "0x1803fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[1]": {
      "KEY": "neo_regs[0].local_regs.ldm[1]",
      "START": "0x1804000",
      "END": "0x1805fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[2]": {
      "KEY": "neo_regs[0].local_regs.ldm[2]",
      "START": "0x1806000",
      "END": "0x1807fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[3]": {
      "KEY": "neo_regs[0].local_regs.ldm[3]",
      "START": "0x1808000",
      "END": "0x1809fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.l1_client": {
      "KEY": "neo_regs[0].local_regs.l1_client",
      "START": "0x180a000",
      "END": "0x180a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x180a000",
        "GROUP_HASH_FN0_MASK": "0x180a004",
        "GROUP_HASH_FN0_MATCH": "0x180a008",
        "GROUP_HASH_FN0_ADDR4": "0x180a00c",
        "GROUP_HASH_FN0_ADDR5": "0x180a010",
        "GROUP_HASH_FN0_ADDR6": "0x180a014",
        "GROUP_HASH_FN0_ADDR7": "0x180a018",
        "GROUP_HASH_FN0_ADDR8": "0x180a01c",
        "GROUP_HASH_FN0_ADDR9": "0x180a020",
        "GROUP_HASH_FN0_ADDR10": "0x180a024",
        "GROUP_HASH_FN0_ADDR11": "0x180a028",
        "GROUP_HASH_FN0_ADDR12": "0x180a02c",
        "GROUP_HASH_FN0_ADDR13": "0x180a030",
        "GROUP_HASH_FN0_ADDR14": "0x180a034",
        "GROUP_HASH_FN0_ADDR15": "0x180a038",
        "GROUP_HASH_FN0_ADDR16": "0x180a03c",
        "GROUP_HASH_FN0_ADDR17": "0x180a040",
        "GROUP_HASH_FN0_ADDR18": "0x180a044",
        "GROUP_HASH_FN0_ADDR19": "0x180a048",
        "GROUP_HASH_FN0_ADDR20": "0x180a04c",
        "GROUP_HASH_FN0_ADDR21": "0x180a050",
        "GROUP_HASH_FN1_MASK": "0x180a054",
        "GROUP_HASH_FN1_MATCH": "0x180a058",
        "GROUP_HASH_FN1_ADDR4": "0x180a05c",
        "GROUP_HASH_FN1_ADDR5": "0x180a060",
        "GROUP_HASH_FN1_ADDR6": "0x180a064",
        "GROUP_HASH_FN1_ADDR7": "0x180a068",
        "GROUP_HASH_FN1_ADDR8": "0x180a06c",
        "GROUP_HASH_FN1_ADDR9": "0x180a070",
        "GROUP_HASH_FN1_ADDR10": "0x180a074",
        "GROUP_HASH_FN1_ADDR11": "0x180a078",
        "GROUP_HASH_FN1_ADDR12": "0x180a07c",
        "GROUP_HASH_FN1_ADDR13": "0x180a080",
        "GROUP_HASH_FN1_ADDR14": "0x180a084",
        "GROUP_HASH_FN1_ADDR15": "0x180a088",
        "GROUP_HASH_FN1_ADDR16": "0x180a08c",
        "GROUP_HASH_FN1_ADDR17": "0x180a090",
        "GROUP_HASH_FN1_ADDR18": "0x180a094",
        "GROUP_HASH_FN1_ADDR19": "0x180a098",
        "GROUP_HASH_FN1_ADDR20": "0x180a09c",
        "GROUP_HASH_FN1_ADDR21": "0x180a0a0",
        "IN_ORDER_MASK": "0x180a0a4",
        "IN_ORDER_MATCH": "0x180a0a8",
        "GROUP_PERF_CTRL": "0x180a0ac",
        "GROUP_PERF_CNT": "0x180a0b0",
        "TRISC_PORT_CTRL": "0x180a0b4",
        "TRISC_PORT_STATUS": "0x180a0b8",
        "PACK_PORT_CTRL[0]": "0x180a0bc",
        "PACK_PORT_CTRL[1]": "0x180a0c0",
        "PACK_PORT_STATUS[0]": "0x180a0c4",
        "PACK_PORT_STATUS[1]": "0x180a0c8",
        "UNPACK_PORT_CTRL[0]": "0x180a0cc",
        "UNPACK_PORT_CTRL[1]": "0x180a0d0",
        "UNPACK_PORT_CTRL[2]": "0x180a0d4",
        "UNPACK_PORT_STATUS[0]": "0x180a0d8",
        "UNPACK_PORT_STATUS[1]": "0x180a0dc",
        "UNPACK_PORT_STATUS[2]": "0x180a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs": {
      "KEY": "tensix_global_regs",
      "START": "0x1840000",
      "END": "0x18410ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.semaphore_regs": {
      "KEY": "tensix_global_regs.semaphore_regs",
      "START": "0x1840000",
      "END": "0x18407ff",
      "REGISTERS": {
        "SEMAPHORE[0]": "0x1840000",
        "SEMAPHORE[1]": "0x1840040",
        "SEMAPHORE[2]": "0x1840080",
        "SEMAPHORE[3]": "0x18400c0",
        "SEMAPHORE[4]": "0x1840100",
        "SEMAPHORE[5]": "0x1840140",
        "SEMAPHORE[6]": "0x1840180",
        "SEMAPHORE[7]": "0x18401c0",
        "SEMAPHORE[8]": "0x1840200",
        "SEMAPHORE[9]": "0x1840240",
        "SEMAPHORE[10]": "0x1840280",
        "SEMAPHORE[11]": "0x18402c0",
        "SEMAPHORE[12]": "0x1840300",
        "SEMAPHORE[13]": "0x1840340",
        "SEMAPHORE[14]": "0x1840380",
        "SEMAPHORE[15]": "0x18403c0",
        "SEMAPHORE[16]": "0x1840400",
        "SEMAPHORE[17]": "0x1840440",
        "SEMAPHORE[18]": "0x1840480",
        "SEMAPHORE[19]": "0x18404c0",
        "SEMAPHORE[20]": "0x1840500",
        "SEMAPHORE[21]": "0x1840540",
        "SEMAPHORE[22]": "0x1840580",
        "SEMAPHORE[23]": "0x18405c0",
        "SEMAPHORE[24]": "0x1840600",
        "SEMAPHORE[25]": "0x1840640",
        "SEMAPHORE[26]": "0x1840680",
        "SEMAPHORE[27]": "0x18406c0",
        "SEMAPHORE[28]": "0x1840700",
        "SEMAPHORE[29]": "0x1840740",
        "SEMAPHORE[30]": "0x1840780",
        "SEMAPHORE[31]": "0x18407c0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.edc_regs": {
      "KEY": "tensix_global_regs.edc_regs",
      "START": "0x1841000",
      "END": "0x184103f",
      "REGISTERS": {
        "ID": "0x1841000",
        "STAT": "0x1841004",
        "CTRL": "0x1841008",
        "IRQ_EN": "0x184100c",
        "RSP_HDR0": "0x1841010",
        "RSP_HDR1": "0x1841014",
        "RSP_DATA[0]": "0x1841018",
        "RSP_DATA[1]": "0x184101c",
        "RSP_DATA[2]": "0x1841020",
        "RSP_DATA[3]": "0x1841024",
        "REQ_HDR0": "0x1841028",
        "REQ_HDR1": "0x184102c",
        "REQ_DATA[0]": "0x1841030",
        "REQ_DATA[1]": "0x1841034",
        "REQ_DATA[2]": "0x1841038",
        "REQ_DATA[3]": "0x184103c"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.gsrs_regs": {
      "KEY": "tensix_global_regs.gsrs_regs",
      "START": "0x1841080",
      "END": "0x18410ff",
      "REGISTERS": {
        "REG[0]": "0x1841080",
        "REG[1]": "0x1841084",
        "REG[2]": "0x1841088",
        "REG[3]": "0x184108c",
        "REG[4]": "0x1841090",
        "REG[5]": "0x1841094",
        "REG[6]": "0x1841098",
        "REG[7]": "0x184109c",
        "REG[8]": "0x18410a0",
        "REG[9]": "0x18410a4",
        "REG[10]": "0x18410a8",
        "REG[11]": "0x18410ac",
        "REG[12]": "0x18410b0",
        "REG[13]": "0x18410b4",
        "REG[14]": "0x18410b8",
        "REG[15]": "0x18410bc",
        "REG[16]": "0x18410c0",
        "REG[17]": "0x18410c4",
        "REG[18]": "0x18410c8",
        "REG[19]": "0x18410cc",
        "REG[20]": "0x18410d0",
        "REG[21]": "0x18410d4",
        "REG[22]": "0x18410d8",
        "REG[23]": "0x18410dc",
        "REG[24]": "0x18410e0",
        "REG[25]": "0x18410e4",
        "REG[26]": "0x18410e8",
        "REG[27]": "0x18410ec",
        "REG[28]": "0x18410f0",
        "REG[29]": "0x18410f4",
        "REG[30]": "0x18410f8",
        "REG[31]": "0x18410fc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "noc_overlay_regs": {
      "KEY": "noc_overlay_regs",
      "START": "0x2000000",
      "END": "0x3ffffff",
      "NUM_BYTES_PER_REGISTER": 4
    }
  },
  "n4_cluster_map": {
    "tensix_l1": {
      "KEY": "tensix_l1",
      "START": "0x0",
      "END": "0x7fffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0]": {
      "KEY": "neo_regs[0]",
      "START": "0x1800000",
      "END": "0x180a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs": {
      "KEY": "neo_regs[0].local_regs",
      "START": "0x1800000",
      "END": "0x180a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.debug_regs": {
      "KEY": "neo_regs[0].local_regs.debug_regs",
      "START": "0x1800000",
      "END": "0x180039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1800000",
        "PERF_CNT_INSTRN_THREAD1": "0x1800004",
        "PERF_CNT_INSTRN_THREAD2": "0x1800008",
        "PERF_CNT_TDMA_UNPACK0": "0x180000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1800010",
        "PERF_CNT_TDMA_UNPACK2": "0x1800014",
        "PERF_CNT_FPU0": "0x1800018",
        "PERF_CNT_FPU1": "0x180001c",
        "PERF_CNT_FPU2": "0x1800020",
        "PERF_CNT_ALL": "0x1800024",
        "DBG_BUS_CTRL": "0x1800028",
        "TENSIX_CREG_READ": "0x180002c",
        "DBG_RD_DATA": "0x1800030",
        "DBG_ARRAY_RD_EN": "0x1800034",
        "DBG_ARRAY_RD_CMD": "0x1800038",
        "DBG_FEATURE_DISABLE": "0x180003c",
        "DBG_ARRAY_RD_DATA": "0x1800040",
        "CG_CTRL_HYST0": "0x1800044",
        "CG_CTRL_HYST1": "0x1800048",
        "TENSIX_CREG_RDDATA": "0x180004c",
        "CG_CTRL_HYST2": "0x1800050",
        "RISC_DBG_CNTL_0": "0x1800054",
        "RISC_DBG_CNTL_1": "0x1800058",
        "RISC_DBG_STATUS_0": "0x180005c",
        "RISC_DBG_STATUS_1": "0x1800060",
        "TRISC_PC_BUF_OVERRIDE": "0x1800064",
        "DBG_INVALID_INSTRN": "0x1800068",
        "DBG_INSTRN_BUF_CTRL0": "0x180006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1800070",
        "DBG_INSTRN_BUF_STATUS": "0x1800074",
        "STOCH_RND_MASK0": "0x1800078",
        "STOCH_RND_MASK1": "0x180007c",
        "STICKY_BITS": "0x1800080",
        "PERF_CNT_TDMA_PACK0": "0x1800084",
        "PERF_CNT_TDMA_PACK1": "0x1800088",
        "PERF_CNT_TDMA_PACK2": "0x180008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1800090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1800094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1800098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x180009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18000a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18000a4",
        "PERF_CNT_OUT_L_FPU": "0x18000a8",
        "PERF_CNT_OUT_H_FPU": "0x18000ac",
        "SOFT_RESET_0": "0x18000b0",
        "SOFT_RESET_1": "0x18000b4",
        "WATCHDOG_TIMER": "0x18000b8",
        "WDT_CNTL": "0x18000bc",
        "WDT_STATUS": "0x18000c0",
        "WALL_CLOCK_0": "0x18000c4",
        "WALL_CLOCK_1": "0x18000c8",
        "WALL_CLOCK_1_AT": "0x18000cc",
        "TIMESTAMP_DUMP_CMD": "0x18000d0",
        "TIMESTAMP_DUMP_CNTL": "0x18000d4",
        "TIMESTAMP_DUMP_STATUS": "0x18000d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18000dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18000e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18000e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18000e8",
        "PERF_CNT_MUX_CTRL": "0x18000ec",
        "LFSR_HIT_MASK": "0x18000f0",
        "DISABLE_RESET": "0x18000f4",
        "TRISC0_RESET_PC": "0x18000f8",
        "TRISC1_RESET_PC": "0x18000fc",
        "TRISC2_RESET_PC": "0x1800100",
        "TRISC3_RESET_PC": "0x1800104",
        "TRISC_RESET_PC_OVERRIDE": "0x1800108",
        "DEST_CG_CTRL": "0x180010c",
        "CG_CTRL_EN": "0x1800110",
        "CG_KICK": "0x1800114",
        "DBG_IBUFFER_TIMEOUT": "0x1800118",
        "DBG_IBUFFER_CNT_EN": "0x180011c",
        "DBG_PC_BUFF_TIMEOUT": "0x1800120",
        "DBG_PC_BUFF_CNT_EN": "0x1800124",
        "TRISC0_BAR[0]": "0x1800128",
        "TRISC0_BAR[1]": "0x180012c",
        "TRISC0_BAR[2]": "0x1800130",
        "TRISC0_BAR[3]": "0x1800134",
        "TRISC0_BAR_SELECT": "0x1800138",
        "TRISC1_BAR[0]": "0x180013c",
        "TRISC1_BAR[1]": "0x1800140",
        "TRISC1_BAR[2]": "0x1800144",
        "TRISC1_BAR[3]": "0x1800148",
        "TRISC1_BAR_SELECT": "0x180014c",
        "TRISC2_BAR[0]": "0x1800150",
        "TRISC2_BAR[1]": "0x1800154",
        "TRISC2_BAR[2]": "0x1800158",
        "TRISC2_BAR[3]": "0x180015c",
        "TRISC2_BAR_SELECT": "0x1800160",
        "TRISC3_BAR[0]": "0x1800164",
        "TRISC3_BAR[1]": "0x1800168",
        "TRISC3_BAR[2]": "0x180016c",
        "TRISC3_BAR[3]": "0x1800170",
        "TRISC3_BAR_SELECT": "0x1800174",
        "TRISC_MAILBOX[0]": "0x1800178",
        "TRISC_MAILBOX[1]": "0x180017c",
        "TRISC_MAILBOX[2]": "0x1800180",
        "TRISC_MAILBOX[3]": "0x1800184",
        "TRISC_MAILBOX[4]": "0x1800188",
        "TRISC_MAILBOX[5]": "0x180018c",
        "TRISC_MAILBOX[6]": "0x1800190",
        "TRISC_MAILBOX[7]": "0x1800194",
        "TRISC_MAILBOX[8]": "0x1800198",
        "TRISC_MAILBOX[9]": "0x180019c",
        "TRISC_MAILBOX[10]": "0x18001a0",
        "TRISC_MAILBOX[11]": "0x18001a4",
        "TRISC_MAILBOX[12]": "0x18001a8",
        "TRISC_MAILBOX[13]": "0x18001ac",
        "TRISC_MAILBOX[14]": "0x18001b0",
        "TRISC_MAILBOX[15]": "0x18001b4",
        "DBG_HALT_CLR": "0x18001b8",
        "DBG_MOV2D_ADDR": "0x18001bc",
        "DBG_MOV2D": "0x18001c0",
        "DBG_TEMP_REGS[0]": "0x18001c4",
        "DBG_TEMP_REGS[1]": "0x18001c8",
        "DBG_TEMP_REGS[2]": "0x18001cc",
        "DBG_TEMP_REGS[3]": "0x18001d0",
        "DBG_TEMP_REGS[4]": "0x18001d4",
        "DBG_TEMP_REGS[5]": "0x18001d8",
        "DBG_TEMP_REGS[6]": "0x18001dc",
        "DBG_TEMP_REGS[7]": "0x18001e0",
        "DBG_TEMP_REGS[8]": "0x18001e4",
        "DBG_TEMP_REGS[9]": "0x18001e8",
        "DBG_TEMP_REGS[10]": "0x18001ec",
        "DBG_TEMP_REGS[11]": "0x18001f0",
        "DBG_TEMP_REGS[12]": "0x18001f4",
        "DBG_TEMP_REGS[13]": "0x18001f8",
        "DBG_TEMP_REGS[14]": "0x18001fc",
        "DBG_TEMP_REGS[15]": "0x1800200",
        "DBG_TEMP_REGS[16]": "0x1800204",
        "DBG_TEMP_REGS[17]": "0x1800208",
        "DBG_TEMP_REGS[18]": "0x180020c",
        "DBG_TEMP_REGS[19]": "0x1800210",
        "DBG_TEMP_REGS[20]": "0x1800214",
        "DBG_TEMP_REGS[21]": "0x1800218",
        "DBG_TEMP_REGS[22]": "0x180021c",
        "DBG_TEMP_REGS[23]": "0x1800220",
        "DBG_TEMP_REGS[24]": "0x1800224",
        "DBG_TEMP_REGS[25]": "0x1800228",
        "DBG_TEMP_REGS[26]": "0x180022c",
        "DBG_TEMP_REGS[27]": "0x1800230",
        "DBG_TEMP_REGS[28]": "0x1800234",
        "DBG_TEMP_REGS[29]": "0x1800238",
        "DBG_TEMP_REGS[30]": "0x180023c",
        "DBG_TEMP_REGS[31]": "0x1800240",
        "DBG_BACKDOOR_INST": "0x1800244",
        "DBG_BACKDOOR_INST_ISSUE": "0x1800248",
        "DBG_TRISC_STACK_LIMIT": "0x180024c",
        "RISCV_IC_INVALIDATE": "0x1800250",
        "TRISC_END_PC[0]": "0x1800254",
        "TRISC_END_PC[1]": "0x1800258",
        "TRISC_END_PC[2]": "0x180025c",
        "TRISC_END_PC[3]": "0x1800260",
        "RISC_PREFETCH_CTRL": "0x1800264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1800268",
        "CHICKEN_BITS": "0x180026c",
        "TENSIX_TRISC_SYNC[0]": "0x1800270",
        "TENSIX_TRISC_SYNC[1]": "0x1800274",
        "TENSIX_TRISC_SYNC[2]": "0x1800278",
        "TENSIX_TRISC_SYNC[3]": "0x180027c",
        "TENSIX_CSR_CONFIG[0]": "0x1800280",
        "TENSIX_CSR_CONFIG[1]": "0x1800284",
        "TENSIX_CSR_CONFIG[2]": "0x1800288",
        "TENSIX_CSR_CONFIG[3]": "0x180028c",
        "POWER_RAMP_PROFILE_CTRL": "0x1800290",
        "POWER_RAMP_MISC_CTRL": "0x1800294",
        "ERR_MASK": "0x1800298",
        "ERR_DATA": "0x180029c",
        "FPU_SAFETY": "0x18002a0",
        "SFPU_SAFETY": "0x18002a4",
        "CFG_WATCHPOINT_STATUS": "0x18002a8",
        "DROOP_MASK": "0x18002ac",
        "MVMUL_ACTIVE_CYCLES": "0x18002b0",
        "TRISC_L1_START_ADDR[0]": "0x18002b4",
        "TRISC_L1_START_ADDR[1]": "0x18002b8",
        "TRISC_L1_START_ADDR[2]": "0x18002bc",
        "TRISC_L1_START_ADDR[3]": "0x18002c0",
        "TRISC_L1_START_ADDR[4]": "0x18002c4",
        "TRISC_L1_START_ADDR[5]": "0x18002c8",
        "TRISC_L1_START_ADDR[6]": "0x18002cc",
        "TRISC_L1_START_ADDR[7]": "0x18002d0",
        "TRISC_L1_END_ADDR[0]": "0x18002d4",
        "TRISC_L1_END_ADDR[1]": "0x18002d8",
        "TRISC_L1_END_ADDR[2]": "0x18002dc",
        "TRISC_L1_END_ADDR[3]": "0x18002e0",
        "TRISC_L1_END_ADDR[4]": "0x18002e4",
        "TRISC_L1_END_ADDR[5]": "0x18002e8",
        "TRISC_L1_END_ADDR[6]": "0x18002ec",
        "TRISC_L1_END_ADDR[7]": "0x18002f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.pic_regs": {
      "KEY": "neo_regs[0].local_regs.pic_regs",
      "START": "0x1800400",
      "END": "0x18007ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[0]": {
      "KEY": "neo_regs[0].local_regs.ldm[0]",
      "START": "0x1802000",
      "END": "0x1803fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[1]": {
      "KEY": "neo_regs[0].local_regs.ldm[1]",
      "START": "0x1804000",
      "END": "0x1805fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[2]": {
      "KEY": "neo_regs[0].local_regs.ldm[2]",
      "START": "0x1806000",
      "END": "0x1807fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.ldm[3]": {
      "KEY": "neo_regs[0].local_regs.ldm[3]",
      "START": "0x1808000",
      "END": "0x1809fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0].local_regs.l1_client": {
      "KEY": "neo_regs[0].local_regs.l1_client",
      "START": "0x180a000",
      "END": "0x180a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x180a000",
        "GROUP_HASH_FN0_MASK": "0x180a004",
        "GROUP_HASH_FN0_MATCH": "0x180a008",
        "GROUP_HASH_FN0_ADDR4": "0x180a00c",
        "GROUP_HASH_FN0_ADDR5": "0x180a010",
        "GROUP_HASH_FN0_ADDR6": "0x180a014",
        "GROUP_HASH_FN0_ADDR7": "0x180a018",
        "GROUP_HASH_FN0_ADDR8": "0x180a01c",
        "GROUP_HASH_FN0_ADDR9": "0x180a020",
        "GROUP_HASH_FN0_ADDR10": "0x180a024",
        "GROUP_HASH_FN0_ADDR11": "0x180a028",
        "GROUP_HASH_FN0_ADDR12": "0x180a02c",
        "GROUP_HASH_FN0_ADDR13": "0x180a030",
        "GROUP_HASH_FN0_ADDR14": "0x180a034",
        "GROUP_HASH_FN0_ADDR15": "0x180a038",
        "GROUP_HASH_FN0_ADDR16": "0x180a03c",
        "GROUP_HASH_FN0_ADDR17": "0x180a040",
        "GROUP_HASH_FN0_ADDR18": "0x180a044",
        "GROUP_HASH_FN0_ADDR19": "0x180a048",
        "GROUP_HASH_FN0_ADDR20": "0x180a04c",
        "GROUP_HASH_FN0_ADDR21": "0x180a050",
        "GROUP_HASH_FN1_MASK": "0x180a054",
        "GROUP_HASH_FN1_MATCH": "0x180a058",
        "GROUP_HASH_FN1_ADDR4": "0x180a05c",
        "GROUP_HASH_FN1_ADDR5": "0x180a060",
        "GROUP_HASH_FN1_ADDR6": "0x180a064",
        "GROUP_HASH_FN1_ADDR7": "0x180a068",
        "GROUP_HASH_FN1_ADDR8": "0x180a06c",
        "GROUP_HASH_FN1_ADDR9": "0x180a070",
        "GROUP_HASH_FN1_ADDR10": "0x180a074",
        "GROUP_HASH_FN1_ADDR11": "0x180a078",
        "GROUP_HASH_FN1_ADDR12": "0x180a07c",
        "GROUP_HASH_FN1_ADDR13": "0x180a080",
        "GROUP_HASH_FN1_ADDR14": "0x180a084",
        "GROUP_HASH_FN1_ADDR15": "0x180a088",
        "GROUP_HASH_FN1_ADDR16": "0x180a08c",
        "GROUP_HASH_FN1_ADDR17": "0x180a090",
        "GROUP_HASH_FN1_ADDR18": "0x180a094",
        "GROUP_HASH_FN1_ADDR19": "0x180a098",
        "GROUP_HASH_FN1_ADDR20": "0x180a09c",
        "GROUP_HASH_FN1_ADDR21": "0x180a0a0",
        "IN_ORDER_MASK": "0x180a0a4",
        "IN_ORDER_MATCH": "0x180a0a8",
        "GROUP_PERF_CTRL": "0x180a0ac",
        "GROUP_PERF_CNT": "0x180a0b0",
        "TRISC_PORT_CTRL": "0x180a0b4",
        "TRISC_PORT_STATUS": "0x180a0b8",
        "PACK_PORT_CTRL[0]": "0x180a0bc",
        "PACK_PORT_CTRL[1]": "0x180a0c0",
        "PACK_PORT_STATUS[0]": "0x180a0c4",
        "PACK_PORT_STATUS[1]": "0x180a0c8",
        "UNPACK_PORT_CTRL[0]": "0x180a0cc",
        "UNPACK_PORT_CTRL[1]": "0x180a0d0",
        "UNPACK_PORT_CTRL[2]": "0x180a0d4",
        "UNPACK_PORT_STATUS[0]": "0x180a0d8",
        "UNPACK_PORT_STATUS[1]": "0x180a0dc",
        "UNPACK_PORT_STATUS[2]": "0x180a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1]": {
      "KEY": "neo_regs[1]",
      "START": "0x1810000",
      "END": "0x181a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs": {
      "KEY": "neo_regs[1].local_regs",
      "START": "0x1810000",
      "END": "0x181a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.debug_regs": {
      "KEY": "neo_regs[1].local_regs.debug_regs",
      "START": "0x1810000",
      "END": "0x181039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1810000",
        "PERF_CNT_INSTRN_THREAD1": "0x1810004",
        "PERF_CNT_INSTRN_THREAD2": "0x1810008",
        "PERF_CNT_TDMA_UNPACK0": "0x181000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1810010",
        "PERF_CNT_TDMA_UNPACK2": "0x1810014",
        "PERF_CNT_FPU0": "0x1810018",
        "PERF_CNT_FPU1": "0x181001c",
        "PERF_CNT_FPU2": "0x1810020",
        "PERF_CNT_ALL": "0x1810024",
        "DBG_BUS_CTRL": "0x1810028",
        "TENSIX_CREG_READ": "0x181002c",
        "DBG_RD_DATA": "0x1810030",
        "DBG_ARRAY_RD_EN": "0x1810034",
        "DBG_ARRAY_RD_CMD": "0x1810038",
        "DBG_FEATURE_DISABLE": "0x181003c",
        "DBG_ARRAY_RD_DATA": "0x1810040",
        "CG_CTRL_HYST0": "0x1810044",
        "CG_CTRL_HYST1": "0x1810048",
        "TENSIX_CREG_RDDATA": "0x181004c",
        "CG_CTRL_HYST2": "0x1810050",
        "RISC_DBG_CNTL_0": "0x1810054",
        "RISC_DBG_CNTL_1": "0x1810058",
        "RISC_DBG_STATUS_0": "0x181005c",
        "RISC_DBG_STATUS_1": "0x1810060",
        "TRISC_PC_BUF_OVERRIDE": "0x1810064",
        "DBG_INVALID_INSTRN": "0x1810068",
        "DBG_INSTRN_BUF_CTRL0": "0x181006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1810070",
        "DBG_INSTRN_BUF_STATUS": "0x1810074",
        "STOCH_RND_MASK0": "0x1810078",
        "STOCH_RND_MASK1": "0x181007c",
        "STICKY_BITS": "0x1810080",
        "PERF_CNT_TDMA_PACK0": "0x1810084",
        "PERF_CNT_TDMA_PACK1": "0x1810088",
        "PERF_CNT_TDMA_PACK2": "0x181008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1810090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1810094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1810098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x181009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18100a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18100a4",
        "PERF_CNT_OUT_L_FPU": "0x18100a8",
        "PERF_CNT_OUT_H_FPU": "0x18100ac",
        "SOFT_RESET_0": "0x18100b0",
        "SOFT_RESET_1": "0x18100b4",
        "WATCHDOG_TIMER": "0x18100b8",
        "WDT_CNTL": "0x18100bc",
        "WDT_STATUS": "0x18100c0",
        "WALL_CLOCK_0": "0x18100c4",
        "WALL_CLOCK_1": "0x18100c8",
        "WALL_CLOCK_1_AT": "0x18100cc",
        "TIMESTAMP_DUMP_CMD": "0x18100d0",
        "TIMESTAMP_DUMP_CNTL": "0x18100d4",
        "TIMESTAMP_DUMP_STATUS": "0x18100d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18100dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18100e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18100e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18100e8",
        "PERF_CNT_MUX_CTRL": "0x18100ec",
        "LFSR_HIT_MASK": "0x18100f0",
        "DISABLE_RESET": "0x18100f4",
        "TRISC0_RESET_PC": "0x18100f8",
        "TRISC1_RESET_PC": "0x18100fc",
        "TRISC2_RESET_PC": "0x1810100",
        "TRISC3_RESET_PC": "0x1810104",
        "TRISC_RESET_PC_OVERRIDE": "0x1810108",
        "DEST_CG_CTRL": "0x181010c",
        "CG_CTRL_EN": "0x1810110",
        "CG_KICK": "0x1810114",
        "DBG_IBUFFER_TIMEOUT": "0x1810118",
        "DBG_IBUFFER_CNT_EN": "0x181011c",
        "DBG_PC_BUFF_TIMEOUT": "0x1810120",
        "DBG_PC_BUFF_CNT_EN": "0x1810124",
        "TRISC0_BAR[0]": "0x1810128",
        "TRISC0_BAR[1]": "0x181012c",
        "TRISC0_BAR[2]": "0x1810130",
        "TRISC0_BAR[3]": "0x1810134",
        "TRISC0_BAR_SELECT": "0x1810138",
        "TRISC1_BAR[0]": "0x181013c",
        "TRISC1_BAR[1]": "0x1810140",
        "TRISC1_BAR[2]": "0x1810144",
        "TRISC1_BAR[3]": "0x1810148",
        "TRISC1_BAR_SELECT": "0x181014c",
        "TRISC2_BAR[0]": "0x1810150",
        "TRISC2_BAR[1]": "0x1810154",
        "TRISC2_BAR[2]": "0x1810158",
        "TRISC2_BAR[3]": "0x181015c",
        "TRISC2_BAR_SELECT": "0x1810160",
        "TRISC3_BAR[0]": "0x1810164",
        "TRISC3_BAR[1]": "0x1810168",
        "TRISC3_BAR[2]": "0x181016c",
        "TRISC3_BAR[3]": "0x1810170",
        "TRISC3_BAR_SELECT": "0x1810174",
        "TRISC_MAILBOX[0]": "0x1810178",
        "TRISC_MAILBOX[1]": "0x181017c",
        "TRISC_MAILBOX[2]": "0x1810180",
        "TRISC_MAILBOX[3]": "0x1810184",
        "TRISC_MAILBOX[4]": "0x1810188",
        "TRISC_MAILBOX[5]": "0x181018c",
        "TRISC_MAILBOX[6]": "0x1810190",
        "TRISC_MAILBOX[7]": "0x1810194",
        "TRISC_MAILBOX[8]": "0x1810198",
        "TRISC_MAILBOX[9]": "0x181019c",
        "TRISC_MAILBOX[10]": "0x18101a0",
        "TRISC_MAILBOX[11]": "0x18101a4",
        "TRISC_MAILBOX[12]": "0x18101a8",
        "TRISC_MAILBOX[13]": "0x18101ac",
        "TRISC_MAILBOX[14]": "0x18101b0",
        "TRISC_MAILBOX[15]": "0x18101b4",
        "DBG_HALT_CLR": "0x18101b8",
        "DBG_MOV2D_ADDR": "0x18101bc",
        "DBG_MOV2D": "0x18101c0",
        "DBG_TEMP_REGS[0]": "0x18101c4",
        "DBG_TEMP_REGS[1]": "0x18101c8",
        "DBG_TEMP_REGS[2]": "0x18101cc",
        "DBG_TEMP_REGS[3]": "0x18101d0",
        "DBG_TEMP_REGS[4]": "0x18101d4",
        "DBG_TEMP_REGS[5]": "0x18101d8",
        "DBG_TEMP_REGS[6]": "0x18101dc",
        "DBG_TEMP_REGS[7]": "0x18101e0",
        "DBG_TEMP_REGS[8]": "0x18101e4",
        "DBG_TEMP_REGS[9]": "0x18101e8",
        "DBG_TEMP_REGS[10]": "0x18101ec",
        "DBG_TEMP_REGS[11]": "0x18101f0",
        "DBG_TEMP_REGS[12]": "0x18101f4",
        "DBG_TEMP_REGS[13]": "0x18101f8",
        "DBG_TEMP_REGS[14]": "0x18101fc",
        "DBG_TEMP_REGS[15]": "0x1810200",
        "DBG_TEMP_REGS[16]": "0x1810204",
        "DBG_TEMP_REGS[17]": "0x1810208",
        "DBG_TEMP_REGS[18]": "0x181020c",
        "DBG_TEMP_REGS[19]": "0x1810210",
        "DBG_TEMP_REGS[20]": "0x1810214",
        "DBG_TEMP_REGS[21]": "0x1810218",
        "DBG_TEMP_REGS[22]": "0x181021c",
        "DBG_TEMP_REGS[23]": "0x1810220",
        "DBG_TEMP_REGS[24]": "0x1810224",
        "DBG_TEMP_REGS[25]": "0x1810228",
        "DBG_TEMP_REGS[26]": "0x181022c",
        "DBG_TEMP_REGS[27]": "0x1810230",
        "DBG_TEMP_REGS[28]": "0x1810234",
        "DBG_TEMP_REGS[29]": "0x1810238",
        "DBG_TEMP_REGS[30]": "0x181023c",
        "DBG_TEMP_REGS[31]": "0x1810240",
        "DBG_BACKDOOR_INST": "0x1810244",
        "DBG_BACKDOOR_INST_ISSUE": "0x1810248",
        "DBG_TRISC_STACK_LIMIT": "0x181024c",
        "RISCV_IC_INVALIDATE": "0x1810250",
        "TRISC_END_PC[0]": "0x1810254",
        "TRISC_END_PC[1]": "0x1810258",
        "TRISC_END_PC[2]": "0x181025c",
        "TRISC_END_PC[3]": "0x1810260",
        "RISC_PREFETCH_CTRL": "0x1810264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1810268",
        "CHICKEN_BITS": "0x181026c",
        "TENSIX_TRISC_SYNC[0]": "0x1810270",
        "TENSIX_TRISC_SYNC[1]": "0x1810274",
        "TENSIX_TRISC_SYNC[2]": "0x1810278",
        "TENSIX_TRISC_SYNC[3]": "0x181027c",
        "TENSIX_CSR_CONFIG[0]": "0x1810280",
        "TENSIX_CSR_CONFIG[1]": "0x1810284",
        "TENSIX_CSR_CONFIG[2]": "0x1810288",
        "TENSIX_CSR_CONFIG[3]": "0x181028c",
        "POWER_RAMP_PROFILE_CTRL": "0x1810290",
        "POWER_RAMP_MISC_CTRL": "0x1810294",
        "ERR_MASK": "0x1810298",
        "ERR_DATA": "0x181029c",
        "FPU_SAFETY": "0x18102a0",
        "SFPU_SAFETY": "0x18102a4",
        "CFG_WATCHPOINT_STATUS": "0x18102a8",
        "DROOP_MASK": "0x18102ac",
        "MVMUL_ACTIVE_CYCLES": "0x18102b0",
        "TRISC_L1_START_ADDR[0]": "0x18102b4",
        "TRISC_L1_START_ADDR[1]": "0x18102b8",
        "TRISC_L1_START_ADDR[2]": "0x18102bc",
        "TRISC_L1_START_ADDR[3]": "0x18102c0",
        "TRISC_L1_START_ADDR[4]": "0x18102c4",
        "TRISC_L1_START_ADDR[5]": "0x18102c8",
        "TRISC_L1_START_ADDR[6]": "0x18102cc",
        "TRISC_L1_START_ADDR[7]": "0x18102d0",
        "TRISC_L1_END_ADDR[0]": "0x18102d4",
        "TRISC_L1_END_ADDR[1]": "0x18102d8",
        "TRISC_L1_END_ADDR[2]": "0x18102dc",
        "TRISC_L1_END_ADDR[3]": "0x18102e0",
        "TRISC_L1_END_ADDR[4]": "0x18102e4",
        "TRISC_L1_END_ADDR[5]": "0x18102e8",
        "TRISC_L1_END_ADDR[6]": "0x18102ec",
        "TRISC_L1_END_ADDR[7]": "0x18102f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.pic_regs": {
      "KEY": "neo_regs[1].local_regs.pic_regs",
      "START": "0x1810400",
      "END": "0x18107ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.ldm[0]": {
      "KEY": "neo_regs[1].local_regs.ldm[0]",
      "START": "0x1812000",
      "END": "0x1813fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.ldm[1]": {
      "KEY": "neo_regs[1].local_regs.ldm[1]",
      "START": "0x1814000",
      "END": "0x1815fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.ldm[2]": {
      "KEY": "neo_regs[1].local_regs.ldm[2]",
      "START": "0x1816000",
      "END": "0x1817fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.ldm[3]": {
      "KEY": "neo_regs[1].local_regs.ldm[3]",
      "START": "0x1818000",
      "END": "0x1819fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1].local_regs.l1_client": {
      "KEY": "neo_regs[1].local_regs.l1_client",
      "START": "0x181a000",
      "END": "0x181a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x181a000",
        "GROUP_HASH_FN0_MASK": "0x181a004",
        "GROUP_HASH_FN0_MATCH": "0x181a008",
        "GROUP_HASH_FN0_ADDR4": "0x181a00c",
        "GROUP_HASH_FN0_ADDR5": "0x181a010",
        "GROUP_HASH_FN0_ADDR6": "0x181a014",
        "GROUP_HASH_FN0_ADDR7": "0x181a018",
        "GROUP_HASH_FN0_ADDR8": "0x181a01c",
        "GROUP_HASH_FN0_ADDR9": "0x181a020",
        "GROUP_HASH_FN0_ADDR10": "0x181a024",
        "GROUP_HASH_FN0_ADDR11": "0x181a028",
        "GROUP_HASH_FN0_ADDR12": "0x181a02c",
        "GROUP_HASH_FN0_ADDR13": "0x181a030",
        "GROUP_HASH_FN0_ADDR14": "0x181a034",
        "GROUP_HASH_FN0_ADDR15": "0x181a038",
        "GROUP_HASH_FN0_ADDR16": "0x181a03c",
        "GROUP_HASH_FN0_ADDR17": "0x181a040",
        "GROUP_HASH_FN0_ADDR18": "0x181a044",
        "GROUP_HASH_FN0_ADDR19": "0x181a048",
        "GROUP_HASH_FN0_ADDR20": "0x181a04c",
        "GROUP_HASH_FN0_ADDR21": "0x181a050",
        "GROUP_HASH_FN1_MASK": "0x181a054",
        "GROUP_HASH_FN1_MATCH": "0x181a058",
        "GROUP_HASH_FN1_ADDR4": "0x181a05c",
        "GROUP_HASH_FN1_ADDR5": "0x181a060",
        "GROUP_HASH_FN1_ADDR6": "0x181a064",
        "GROUP_HASH_FN1_ADDR7": "0x181a068",
        "GROUP_HASH_FN1_ADDR8": "0x181a06c",
        "GROUP_HASH_FN1_ADDR9": "0x181a070",
        "GROUP_HASH_FN1_ADDR10": "0x181a074",
        "GROUP_HASH_FN1_ADDR11": "0x181a078",
        "GROUP_HASH_FN1_ADDR12": "0x181a07c",
        "GROUP_HASH_FN1_ADDR13": "0x181a080",
        "GROUP_HASH_FN1_ADDR14": "0x181a084",
        "GROUP_HASH_FN1_ADDR15": "0x181a088",
        "GROUP_HASH_FN1_ADDR16": "0x181a08c",
        "GROUP_HASH_FN1_ADDR17": "0x181a090",
        "GROUP_HASH_FN1_ADDR18": "0x181a094",
        "GROUP_HASH_FN1_ADDR19": "0x181a098",
        "GROUP_HASH_FN1_ADDR20": "0x181a09c",
        "GROUP_HASH_FN1_ADDR21": "0x181a0a0",
        "IN_ORDER_MASK": "0x181a0a4",
        "IN_ORDER_MATCH": "0x181a0a8",
        "GROUP_PERF_CTRL": "0x181a0ac",
        "GROUP_PERF_CNT": "0x181a0b0",
        "TRISC_PORT_CTRL": "0x181a0b4",
        "TRISC_PORT_STATUS": "0x181a0b8",
        "PACK_PORT_CTRL[0]": "0x181a0bc",
        "PACK_PORT_CTRL[1]": "0x181a0c0",
        "PACK_PORT_STATUS[0]": "0x181a0c4",
        "PACK_PORT_STATUS[1]": "0x181a0c8",
        "UNPACK_PORT_CTRL[0]": "0x181a0cc",
        "UNPACK_PORT_CTRL[1]": "0x181a0d0",
        "UNPACK_PORT_CTRL[2]": "0x181a0d4",
        "UNPACK_PORT_STATUS[0]": "0x181a0d8",
        "UNPACK_PORT_STATUS[1]": "0x181a0dc",
        "UNPACK_PORT_STATUS[2]": "0x181a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2]": {
      "KEY": "neo_regs[2]",
      "START": "0x1820000",
      "END": "0x182a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs": {
      "KEY": "neo_regs[2].local_regs",
      "START": "0x1820000",
      "END": "0x182a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.debug_regs": {
      "KEY": "neo_regs[2].local_regs.debug_regs",
      "START": "0x1820000",
      "END": "0x182039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1820000",
        "PERF_CNT_INSTRN_THREAD1": "0x1820004",
        "PERF_CNT_INSTRN_THREAD2": "0x1820008",
        "PERF_CNT_TDMA_UNPACK0": "0x182000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1820010",
        "PERF_CNT_TDMA_UNPACK2": "0x1820014",
        "PERF_CNT_FPU0": "0x1820018",
        "PERF_CNT_FPU1": "0x182001c",
        "PERF_CNT_FPU2": "0x1820020",
        "PERF_CNT_ALL": "0x1820024",
        "DBG_BUS_CTRL": "0x1820028",
        "TENSIX_CREG_READ": "0x182002c",
        "DBG_RD_DATA": "0x1820030",
        "DBG_ARRAY_RD_EN": "0x1820034",
        "DBG_ARRAY_RD_CMD": "0x1820038",
        "DBG_FEATURE_DISABLE": "0x182003c",
        "DBG_ARRAY_RD_DATA": "0x1820040",
        "CG_CTRL_HYST0": "0x1820044",
        "CG_CTRL_HYST1": "0x1820048",
        "TENSIX_CREG_RDDATA": "0x182004c",
        "CG_CTRL_HYST2": "0x1820050",
        "RISC_DBG_CNTL_0": "0x1820054",
        "RISC_DBG_CNTL_1": "0x1820058",
        "RISC_DBG_STATUS_0": "0x182005c",
        "RISC_DBG_STATUS_1": "0x1820060",
        "TRISC_PC_BUF_OVERRIDE": "0x1820064",
        "DBG_INVALID_INSTRN": "0x1820068",
        "DBG_INSTRN_BUF_CTRL0": "0x182006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1820070",
        "DBG_INSTRN_BUF_STATUS": "0x1820074",
        "STOCH_RND_MASK0": "0x1820078",
        "STOCH_RND_MASK1": "0x182007c",
        "STICKY_BITS": "0x1820080",
        "PERF_CNT_TDMA_PACK0": "0x1820084",
        "PERF_CNT_TDMA_PACK1": "0x1820088",
        "PERF_CNT_TDMA_PACK2": "0x182008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1820090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1820094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1820098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x182009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18200a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18200a4",
        "PERF_CNT_OUT_L_FPU": "0x18200a8",
        "PERF_CNT_OUT_H_FPU": "0x18200ac",
        "SOFT_RESET_0": "0x18200b0",
        "SOFT_RESET_1": "0x18200b4",
        "WATCHDOG_TIMER": "0x18200b8",
        "WDT_CNTL": "0x18200bc",
        "WDT_STATUS": "0x18200c0",
        "WALL_CLOCK_0": "0x18200c4",
        "WALL_CLOCK_1": "0x18200c8",
        "WALL_CLOCK_1_AT": "0x18200cc",
        "TIMESTAMP_DUMP_CMD": "0x18200d0",
        "TIMESTAMP_DUMP_CNTL": "0x18200d4",
        "TIMESTAMP_DUMP_STATUS": "0x18200d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18200dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18200e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18200e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18200e8",
        "PERF_CNT_MUX_CTRL": "0x18200ec",
        "LFSR_HIT_MASK": "0x18200f0",
        "DISABLE_RESET": "0x18200f4",
        "TRISC0_RESET_PC": "0x18200f8",
        "TRISC1_RESET_PC": "0x18200fc",
        "TRISC2_RESET_PC": "0x1820100",
        "TRISC3_RESET_PC": "0x1820104",
        "TRISC_RESET_PC_OVERRIDE": "0x1820108",
        "DEST_CG_CTRL": "0x182010c",
        "CG_CTRL_EN": "0x1820110",
        "CG_KICK": "0x1820114",
        "DBG_IBUFFER_TIMEOUT": "0x1820118",
        "DBG_IBUFFER_CNT_EN": "0x182011c",
        "DBG_PC_BUFF_TIMEOUT": "0x1820120",
        "DBG_PC_BUFF_CNT_EN": "0x1820124",
        "TRISC0_BAR[0]": "0x1820128",
        "TRISC0_BAR[1]": "0x182012c",
        "TRISC0_BAR[2]": "0x1820130",
        "TRISC0_BAR[3]": "0x1820134",
        "TRISC0_BAR_SELECT": "0x1820138",
        "TRISC1_BAR[0]": "0x182013c",
        "TRISC1_BAR[1]": "0x1820140",
        "TRISC1_BAR[2]": "0x1820144",
        "TRISC1_BAR[3]": "0x1820148",
        "TRISC1_BAR_SELECT": "0x182014c",
        "TRISC2_BAR[0]": "0x1820150",
        "TRISC2_BAR[1]": "0x1820154",
        "TRISC2_BAR[2]": "0x1820158",
        "TRISC2_BAR[3]": "0x182015c",
        "TRISC2_BAR_SELECT": "0x1820160",
        "TRISC3_BAR[0]": "0x1820164",
        "TRISC3_BAR[1]": "0x1820168",
        "TRISC3_BAR[2]": "0x182016c",
        "TRISC3_BAR[3]": "0x1820170",
        "TRISC3_BAR_SELECT": "0x1820174",
        "TRISC_MAILBOX[0]": "0x1820178",
        "TRISC_MAILBOX[1]": "0x182017c",
        "TRISC_MAILBOX[2]": "0x1820180",
        "TRISC_MAILBOX[3]": "0x1820184",
        "TRISC_MAILBOX[4]": "0x1820188",
        "TRISC_MAILBOX[5]": "0x182018c",
        "TRISC_MAILBOX[6]": "0x1820190",
        "TRISC_MAILBOX[7]": "0x1820194",
        "TRISC_MAILBOX[8]": "0x1820198",
        "TRISC_MAILBOX[9]": "0x182019c",
        "TRISC_MAILBOX[10]": "0x18201a0",
        "TRISC_MAILBOX[11]": "0x18201a4",
        "TRISC_MAILBOX[12]": "0x18201a8",
        "TRISC_MAILBOX[13]": "0x18201ac",
        "TRISC_MAILBOX[14]": "0x18201b0",
        "TRISC_MAILBOX[15]": "0x18201b4",
        "DBG_HALT_CLR": "0x18201b8",
        "DBG_MOV2D_ADDR": "0x18201bc",
        "DBG_MOV2D": "0x18201c0",
        "DBG_TEMP_REGS[0]": "0x18201c4",
        "DBG_TEMP_REGS[1]": "0x18201c8",
        "DBG_TEMP_REGS[2]": "0x18201cc",
        "DBG_TEMP_REGS[3]": "0x18201d0",
        "DBG_TEMP_REGS[4]": "0x18201d4",
        "DBG_TEMP_REGS[5]": "0x18201d8",
        "DBG_TEMP_REGS[6]": "0x18201dc",
        "DBG_TEMP_REGS[7]": "0x18201e0",
        "DBG_TEMP_REGS[8]": "0x18201e4",
        "DBG_TEMP_REGS[9]": "0x18201e8",
        "DBG_TEMP_REGS[10]": "0x18201ec",
        "DBG_TEMP_REGS[11]": "0x18201f0",
        "DBG_TEMP_REGS[12]": "0x18201f4",
        "DBG_TEMP_REGS[13]": "0x18201f8",
        "DBG_TEMP_REGS[14]": "0x18201fc",
        "DBG_TEMP_REGS[15]": "0x1820200",
        "DBG_TEMP_REGS[16]": "0x1820204",
        "DBG_TEMP_REGS[17]": "0x1820208",
        "DBG_TEMP_REGS[18]": "0x182020c",
        "DBG_TEMP_REGS[19]": "0x1820210",
        "DBG_TEMP_REGS[20]": "0x1820214",
        "DBG_TEMP_REGS[21]": "0x1820218",
        "DBG_TEMP_REGS[22]": "0x182021c",
        "DBG_TEMP_REGS[23]": "0x1820220",
        "DBG_TEMP_REGS[24]": "0x1820224",
        "DBG_TEMP_REGS[25]": "0x1820228",
        "DBG_TEMP_REGS[26]": "0x182022c",
        "DBG_TEMP_REGS[27]": "0x1820230",
        "DBG_TEMP_REGS[28]": "0x1820234",
        "DBG_TEMP_REGS[29]": "0x1820238",
        "DBG_TEMP_REGS[30]": "0x182023c",
        "DBG_TEMP_REGS[31]": "0x1820240",
        "DBG_BACKDOOR_INST": "0x1820244",
        "DBG_BACKDOOR_INST_ISSUE": "0x1820248",
        "DBG_TRISC_STACK_LIMIT": "0x182024c",
        "RISCV_IC_INVALIDATE": "0x1820250",
        "TRISC_END_PC[0]": "0x1820254",
        "TRISC_END_PC[1]": "0x1820258",
        "TRISC_END_PC[2]": "0x182025c",
        "TRISC_END_PC[3]": "0x1820260",
        "RISC_PREFETCH_CTRL": "0x1820264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1820268",
        "CHICKEN_BITS": "0x182026c",
        "TENSIX_TRISC_SYNC[0]": "0x1820270",
        "TENSIX_TRISC_SYNC[1]": "0x1820274",
        "TENSIX_TRISC_SYNC[2]": "0x1820278",
        "TENSIX_TRISC_SYNC[3]": "0x182027c",
        "TENSIX_CSR_CONFIG[0]": "0x1820280",
        "TENSIX_CSR_CONFIG[1]": "0x1820284",
        "TENSIX_CSR_CONFIG[2]": "0x1820288",
        "TENSIX_CSR_CONFIG[3]": "0x182028c",
        "POWER_RAMP_PROFILE_CTRL": "0x1820290",
        "POWER_RAMP_MISC_CTRL": "0x1820294",
        "ERR_MASK": "0x1820298",
        "ERR_DATA": "0x182029c",
        "FPU_SAFETY": "0x18202a0",
        "SFPU_SAFETY": "0x18202a4",
        "CFG_WATCHPOINT_STATUS": "0x18202a8",
        "DROOP_MASK": "0x18202ac",
        "MVMUL_ACTIVE_CYCLES": "0x18202b0",
        "TRISC_L1_START_ADDR[0]": "0x18202b4",
        "TRISC_L1_START_ADDR[1]": "0x18202b8",
        "TRISC_L1_START_ADDR[2]": "0x18202bc",
        "TRISC_L1_START_ADDR[3]": "0x18202c0",
        "TRISC_L1_START_ADDR[4]": "0x18202c4",
        "TRISC_L1_START_ADDR[5]": "0x18202c8",
        "TRISC_L1_START_ADDR[6]": "0x18202cc",
        "TRISC_L1_START_ADDR[7]": "0x18202d0",
        "TRISC_L1_END_ADDR[0]": "0x18202d4",
        "TRISC_L1_END_ADDR[1]": "0x18202d8",
        "TRISC_L1_END_ADDR[2]": "0x18202dc",
        "TRISC_L1_END_ADDR[3]": "0x18202e0",
        "TRISC_L1_END_ADDR[4]": "0x18202e4",
        "TRISC_L1_END_ADDR[5]": "0x18202e8",
        "TRISC_L1_END_ADDR[6]": "0x18202ec",
        "TRISC_L1_END_ADDR[7]": "0x18202f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.pic_regs": {
      "KEY": "neo_regs[2].local_regs.pic_regs",
      "START": "0x1820400",
      "END": "0x18207ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.ldm[0]": {
      "KEY": "neo_regs[2].local_regs.ldm[0]",
      "START": "0x1822000",
      "END": "0x1823fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.ldm[1]": {
      "KEY": "neo_regs[2].local_regs.ldm[1]",
      "START": "0x1824000",
      "END": "0x1825fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.ldm[2]": {
      "KEY": "neo_regs[2].local_regs.ldm[2]",
      "START": "0x1826000",
      "END": "0x1827fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.ldm[3]": {
      "KEY": "neo_regs[2].local_regs.ldm[3]",
      "START": "0x1828000",
      "END": "0x1829fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2].local_regs.l1_client": {
      "KEY": "neo_regs[2].local_regs.l1_client",
      "START": "0x182a000",
      "END": "0x182a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x182a000",
        "GROUP_HASH_FN0_MASK": "0x182a004",
        "GROUP_HASH_FN0_MATCH": "0x182a008",
        "GROUP_HASH_FN0_ADDR4": "0x182a00c",
        "GROUP_HASH_FN0_ADDR5": "0x182a010",
        "GROUP_HASH_FN0_ADDR6": "0x182a014",
        "GROUP_HASH_FN0_ADDR7": "0x182a018",
        "GROUP_HASH_FN0_ADDR8": "0x182a01c",
        "GROUP_HASH_FN0_ADDR9": "0x182a020",
        "GROUP_HASH_FN0_ADDR10": "0x182a024",
        "GROUP_HASH_FN0_ADDR11": "0x182a028",
        "GROUP_HASH_FN0_ADDR12": "0x182a02c",
        "GROUP_HASH_FN0_ADDR13": "0x182a030",
        "GROUP_HASH_FN0_ADDR14": "0x182a034",
        "GROUP_HASH_FN0_ADDR15": "0x182a038",
        "GROUP_HASH_FN0_ADDR16": "0x182a03c",
        "GROUP_HASH_FN0_ADDR17": "0x182a040",
        "GROUP_HASH_FN0_ADDR18": "0x182a044",
        "GROUP_HASH_FN0_ADDR19": "0x182a048",
        "GROUP_HASH_FN0_ADDR20": "0x182a04c",
        "GROUP_HASH_FN0_ADDR21": "0x182a050",
        "GROUP_HASH_FN1_MASK": "0x182a054",
        "GROUP_HASH_FN1_MATCH": "0x182a058",
        "GROUP_HASH_FN1_ADDR4": "0x182a05c",
        "GROUP_HASH_FN1_ADDR5": "0x182a060",
        "GROUP_HASH_FN1_ADDR6": "0x182a064",
        "GROUP_HASH_FN1_ADDR7": "0x182a068",
        "GROUP_HASH_FN1_ADDR8": "0x182a06c",
        "GROUP_HASH_FN1_ADDR9": "0x182a070",
        "GROUP_HASH_FN1_ADDR10": "0x182a074",
        "GROUP_HASH_FN1_ADDR11": "0x182a078",
        "GROUP_HASH_FN1_ADDR12": "0x182a07c",
        "GROUP_HASH_FN1_ADDR13": "0x182a080",
        "GROUP_HASH_FN1_ADDR14": "0x182a084",
        "GROUP_HASH_FN1_ADDR15": "0x182a088",
        "GROUP_HASH_FN1_ADDR16": "0x182a08c",
        "GROUP_HASH_FN1_ADDR17": "0x182a090",
        "GROUP_HASH_FN1_ADDR18": "0x182a094",
        "GROUP_HASH_FN1_ADDR19": "0x182a098",
        "GROUP_HASH_FN1_ADDR20": "0x182a09c",
        "GROUP_HASH_FN1_ADDR21": "0x182a0a0",
        "IN_ORDER_MASK": "0x182a0a4",
        "IN_ORDER_MATCH": "0x182a0a8",
        "GROUP_PERF_CTRL": "0x182a0ac",
        "GROUP_PERF_CNT": "0x182a0b0",
        "TRISC_PORT_CTRL": "0x182a0b4",
        "TRISC_PORT_STATUS": "0x182a0b8",
        "PACK_PORT_CTRL[0]": "0x182a0bc",
        "PACK_PORT_CTRL[1]": "0x182a0c0",
        "PACK_PORT_STATUS[0]": "0x182a0c4",
        "PACK_PORT_STATUS[1]": "0x182a0c8",
        "UNPACK_PORT_CTRL[0]": "0x182a0cc",
        "UNPACK_PORT_CTRL[1]": "0x182a0d0",
        "UNPACK_PORT_CTRL[2]": "0x182a0d4",
        "UNPACK_PORT_STATUS[0]": "0x182a0d8",
        "UNPACK_PORT_STATUS[1]": "0x182a0dc",
        "UNPACK_PORT_STATUS[2]": "0x182a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3]": {
      "KEY": "neo_regs[3]",
      "START": "0x1830000",
      "END": "0x183a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs": {
      "KEY": "neo_regs[3].local_regs",
      "START": "0x1830000",
      "END": "0x183a0e3",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.debug_regs": {
      "KEY": "neo_regs[3].local_regs.debug_regs",
      "START": "0x1830000",
      "END": "0x183039b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1830000",
        "PERF_CNT_INSTRN_THREAD1": "0x1830004",
        "PERF_CNT_INSTRN_THREAD2": "0x1830008",
        "PERF_CNT_TDMA_UNPACK0": "0x183000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1830010",
        "PERF_CNT_TDMA_UNPACK2": "0x1830014",
        "PERF_CNT_FPU0": "0x1830018",
        "PERF_CNT_FPU1": "0x183001c",
        "PERF_CNT_FPU2": "0x1830020",
        "PERF_CNT_ALL": "0x1830024",
        "DBG_BUS_CTRL": "0x1830028",
        "TENSIX_CREG_READ": "0x183002c",
        "DBG_RD_DATA": "0x1830030",
        "DBG_ARRAY_RD_EN": "0x1830034",
        "DBG_ARRAY_RD_CMD": "0x1830038",
        "DBG_FEATURE_DISABLE": "0x183003c",
        "DBG_ARRAY_RD_DATA": "0x1830040",
        "CG_CTRL_HYST0": "0x1830044",
        "CG_CTRL_HYST1": "0x1830048",
        "TENSIX_CREG_RDDATA": "0x183004c",
        "CG_CTRL_HYST2": "0x1830050",
        "RISC_DBG_CNTL_0": "0x1830054",
        "RISC_DBG_CNTL_1": "0x1830058",
        "RISC_DBG_STATUS_0": "0x183005c",
        "RISC_DBG_STATUS_1": "0x1830060",
        "TRISC_PC_BUF_OVERRIDE": "0x1830064",
        "DBG_INVALID_INSTRN": "0x1830068",
        "DBG_INSTRN_BUF_CTRL0": "0x183006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1830070",
        "DBG_INSTRN_BUF_STATUS": "0x1830074",
        "STOCH_RND_MASK0": "0x1830078",
        "STOCH_RND_MASK1": "0x183007c",
        "STICKY_BITS": "0x1830080",
        "PERF_CNT_TDMA_PACK0": "0x1830084",
        "PERF_CNT_TDMA_PACK1": "0x1830088",
        "PERF_CNT_TDMA_PACK2": "0x183008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1830090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1830094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1830098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x183009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18300a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18300a4",
        "PERF_CNT_OUT_L_FPU": "0x18300a8",
        "PERF_CNT_OUT_H_FPU": "0x18300ac",
        "SOFT_RESET_0": "0x18300b0",
        "SOFT_RESET_1": "0x18300b4",
        "WATCHDOG_TIMER": "0x18300b8",
        "WDT_CNTL": "0x18300bc",
        "WDT_STATUS": "0x18300c0",
        "WALL_CLOCK_0": "0x18300c4",
        "WALL_CLOCK_1": "0x18300c8",
        "WALL_CLOCK_1_AT": "0x18300cc",
        "TIMESTAMP_DUMP_CMD": "0x18300d0",
        "TIMESTAMP_DUMP_CNTL": "0x18300d4",
        "TIMESTAMP_DUMP_STATUS": "0x18300d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18300dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18300e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18300e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18300e8",
        "PERF_CNT_MUX_CTRL": "0x18300ec",
        "LFSR_HIT_MASK": "0x18300f0",
        "DISABLE_RESET": "0x18300f4",
        "TRISC0_RESET_PC": "0x18300f8",
        "TRISC1_RESET_PC": "0x18300fc",
        "TRISC2_RESET_PC": "0x1830100",
        "TRISC3_RESET_PC": "0x1830104",
        "TRISC_RESET_PC_OVERRIDE": "0x1830108",
        "DEST_CG_CTRL": "0x183010c",
        "CG_CTRL_EN": "0x1830110",
        "CG_KICK": "0x1830114",
        "DBG_IBUFFER_TIMEOUT": "0x1830118",
        "DBG_IBUFFER_CNT_EN": "0x183011c",
        "DBG_PC_BUFF_TIMEOUT": "0x1830120",
        "DBG_PC_BUFF_CNT_EN": "0x1830124",
        "TRISC0_BAR[0]": "0x1830128",
        "TRISC0_BAR[1]": "0x183012c",
        "TRISC0_BAR[2]": "0x1830130",
        "TRISC0_BAR[3]": "0x1830134",
        "TRISC0_BAR_SELECT": "0x1830138",
        "TRISC1_BAR[0]": "0x183013c",
        "TRISC1_BAR[1]": "0x1830140",
        "TRISC1_BAR[2]": "0x1830144",
        "TRISC1_BAR[3]": "0x1830148",
        "TRISC1_BAR_SELECT": "0x183014c",
        "TRISC2_BAR[0]": "0x1830150",
        "TRISC2_BAR[1]": "0x1830154",
        "TRISC2_BAR[2]": "0x1830158",
        "TRISC2_BAR[3]": "0x183015c",
        "TRISC2_BAR_SELECT": "0x1830160",
        "TRISC3_BAR[0]": "0x1830164",
        "TRISC3_BAR[1]": "0x1830168",
        "TRISC3_BAR[2]": "0x183016c",
        "TRISC3_BAR[3]": "0x1830170",
        "TRISC3_BAR_SELECT": "0x1830174",
        "TRISC_MAILBOX[0]": "0x1830178",
        "TRISC_MAILBOX[1]": "0x183017c",
        "TRISC_MAILBOX[2]": "0x1830180",
        "TRISC_MAILBOX[3]": "0x1830184",
        "TRISC_MAILBOX[4]": "0x1830188",
        "TRISC_MAILBOX[5]": "0x183018c",
        "TRISC_MAILBOX[6]": "0x1830190",
        "TRISC_MAILBOX[7]": "0x1830194",
        "TRISC_MAILBOX[8]": "0x1830198",
        "TRISC_MAILBOX[9]": "0x183019c",
        "TRISC_MAILBOX[10]": "0x18301a0",
        "TRISC_MAILBOX[11]": "0x18301a4",
        "TRISC_MAILBOX[12]": "0x18301a8",
        "TRISC_MAILBOX[13]": "0x18301ac",
        "TRISC_MAILBOX[14]": "0x18301b0",
        "TRISC_MAILBOX[15]": "0x18301b4",
        "DBG_HALT_CLR": "0x18301b8",
        "DBG_MOV2D_ADDR": "0x18301bc",
        "DBG_MOV2D": "0x18301c0",
        "DBG_TEMP_REGS[0]": "0x18301c4",
        "DBG_TEMP_REGS[1]": "0x18301c8",
        "DBG_TEMP_REGS[2]": "0x18301cc",
        "DBG_TEMP_REGS[3]": "0x18301d0",
        "DBG_TEMP_REGS[4]": "0x18301d4",
        "DBG_TEMP_REGS[5]": "0x18301d8",
        "DBG_TEMP_REGS[6]": "0x18301dc",
        "DBG_TEMP_REGS[7]": "0x18301e0",
        "DBG_TEMP_REGS[8]": "0x18301e4",
        "DBG_TEMP_REGS[9]": "0x18301e8",
        "DBG_TEMP_REGS[10]": "0x18301ec",
        "DBG_TEMP_REGS[11]": "0x18301f0",
        "DBG_TEMP_REGS[12]": "0x18301f4",
        "DBG_TEMP_REGS[13]": "0x18301f8",
        "DBG_TEMP_REGS[14]": "0x18301fc",
        "DBG_TEMP_REGS[15]": "0x1830200",
        "DBG_TEMP_REGS[16]": "0x1830204",
        "DBG_TEMP_REGS[17]": "0x1830208",
        "DBG_TEMP_REGS[18]": "0x183020c",
        "DBG_TEMP_REGS[19]": "0x1830210",
        "DBG_TEMP_REGS[20]": "0x1830214",
        "DBG_TEMP_REGS[21]": "0x1830218",
        "DBG_TEMP_REGS[22]": "0x183021c",
        "DBG_TEMP_REGS[23]": "0x1830220",
        "DBG_TEMP_REGS[24]": "0x1830224",
        "DBG_TEMP_REGS[25]": "0x1830228",
        "DBG_TEMP_REGS[26]": "0x183022c",
        "DBG_TEMP_REGS[27]": "0x1830230",
        "DBG_TEMP_REGS[28]": "0x1830234",
        "DBG_TEMP_REGS[29]": "0x1830238",
        "DBG_TEMP_REGS[30]": "0x183023c",
        "DBG_TEMP_REGS[31]": "0x1830240",
        "DBG_BACKDOOR_INST": "0x1830244",
        "DBG_BACKDOOR_INST_ISSUE": "0x1830248",
        "DBG_TRISC_STACK_LIMIT": "0x183024c",
        "RISCV_IC_INVALIDATE": "0x1830250",
        "TRISC_END_PC[0]": "0x1830254",
        "TRISC_END_PC[1]": "0x1830258",
        "TRISC_END_PC[2]": "0x183025c",
        "TRISC_END_PC[3]": "0x1830260",
        "RISC_PREFETCH_CTRL": "0x1830264",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1830268",
        "CHICKEN_BITS": "0x183026c",
        "TENSIX_TRISC_SYNC[0]": "0x1830270",
        "TENSIX_TRISC_SYNC[1]": "0x1830274",
        "TENSIX_TRISC_SYNC[2]": "0x1830278",
        "TENSIX_TRISC_SYNC[3]": "0x183027c",
        "TENSIX_CSR_CONFIG[0]": "0x1830280",
        "TENSIX_CSR_CONFIG[1]": "0x1830284",
        "TENSIX_CSR_CONFIG[2]": "0x1830288",
        "TENSIX_CSR_CONFIG[3]": "0x183028c",
        "POWER_RAMP_PROFILE_CTRL": "0x1830290",
        "POWER_RAMP_MISC_CTRL": "0x1830294",
        "ERR_MASK": "0x1830298",
        "ERR_DATA": "0x183029c",
        "FPU_SAFETY": "0x18302a0",
        "SFPU_SAFETY": "0x18302a4",
        "CFG_WATCHPOINT_STATUS": "0x18302a8",
        "DROOP_MASK": "0x18302ac",
        "MVMUL_ACTIVE_CYCLES": "0x18302b0",
        "TRISC_L1_START_ADDR[0]": "0x18302b4",
        "TRISC_L1_START_ADDR[1]": "0x18302b8",
        "TRISC_L1_START_ADDR[2]": "0x18302bc",
        "TRISC_L1_START_ADDR[3]": "0x18302c0",
        "TRISC_L1_START_ADDR[4]": "0x18302c4",
        "TRISC_L1_START_ADDR[5]": "0x18302c8",
        "TRISC_L1_START_ADDR[6]": "0x18302cc",
        "TRISC_L1_START_ADDR[7]": "0x18302d0",
        "TRISC_L1_END_ADDR[0]": "0x18302d4",
        "TRISC_L1_END_ADDR[1]": "0x18302d8",
        "TRISC_L1_END_ADDR[2]": "0x18302dc",
        "TRISC_L1_END_ADDR[3]": "0x18302e0",
        "TRISC_L1_END_ADDR[4]": "0x18302e4",
        "TRISC_L1_END_ADDR[5]": "0x18302e8",
        "TRISC_L1_END_ADDR[6]": "0x18302ec",
        "TRISC_L1_END_ADDR[7]": "0x18302f0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.pic_regs": {
      "KEY": "neo_regs[3].local_regs.pic_regs",
      "START": "0x1830400",
      "END": "0x18307ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.ldm[0]": {
      "KEY": "neo_regs[3].local_regs.ldm[0]",
      "START": "0x1832000",
      "END": "0x1833fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.ldm[1]": {
      "KEY": "neo_regs[3].local_regs.ldm[1]",
      "START": "0x1834000",
      "END": "0x1835fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.ldm[2]": {
      "KEY": "neo_regs[3].local_regs.ldm[2]",
      "START": "0x1836000",
      "END": "0x1837fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.ldm[3]": {
      "KEY": "neo_regs[3].local_regs.ldm[3]",
      "START": "0x1838000",
      "END": "0x1839fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3].local_regs.l1_client": {
      "KEY": "neo_regs[3].local_regs.l1_client",
      "START": "0x183a000",
      "END": "0x183a0e3",
      "REGISTERS": {
        "GROUP_HASH_FN_CTRL": "0x183a000",
        "GROUP_HASH_FN0_MASK": "0x183a004",
        "GROUP_HASH_FN0_MATCH": "0x183a008",
        "GROUP_HASH_FN0_ADDR4": "0x183a00c",
        "GROUP_HASH_FN0_ADDR5": "0x183a010",
        "GROUP_HASH_FN0_ADDR6": "0x183a014",
        "GROUP_HASH_FN0_ADDR7": "0x183a018",
        "GROUP_HASH_FN0_ADDR8": "0x183a01c",
        "GROUP_HASH_FN0_ADDR9": "0x183a020",
        "GROUP_HASH_FN0_ADDR10": "0x183a024",
        "GROUP_HASH_FN0_ADDR11": "0x183a028",
        "GROUP_HASH_FN0_ADDR12": "0x183a02c",
        "GROUP_HASH_FN0_ADDR13": "0x183a030",
        "GROUP_HASH_FN0_ADDR14": "0x183a034",
        "GROUP_HASH_FN0_ADDR15": "0x183a038",
        "GROUP_HASH_FN0_ADDR16": "0x183a03c",
        "GROUP_HASH_FN0_ADDR17": "0x183a040",
        "GROUP_HASH_FN0_ADDR18": "0x183a044",
        "GROUP_HASH_FN0_ADDR19": "0x183a048",
        "GROUP_HASH_FN0_ADDR20": "0x183a04c",
        "GROUP_HASH_FN0_ADDR21": "0x183a050",
        "GROUP_HASH_FN1_MASK": "0x183a054",
        "GROUP_HASH_FN1_MATCH": "0x183a058",
        "GROUP_HASH_FN1_ADDR4": "0x183a05c",
        "GROUP_HASH_FN1_ADDR5": "0x183a060",
        "GROUP_HASH_FN1_ADDR6": "0x183a064",
        "GROUP_HASH_FN1_ADDR7": "0x183a068",
        "GROUP_HASH_FN1_ADDR8": "0x183a06c",
        "GROUP_HASH_FN1_ADDR9": "0x183a070",
        "GROUP_HASH_FN1_ADDR10": "0x183a074",
        "GROUP_HASH_FN1_ADDR11": "0x183a078",
        "GROUP_HASH_FN1_ADDR12": "0x183a07c",
        "GROUP_HASH_FN1_ADDR13": "0x183a080",
        "GROUP_HASH_FN1_ADDR14": "0x183a084",
        "GROUP_HASH_FN1_ADDR15": "0x183a088",
        "GROUP_HASH_FN1_ADDR16": "0x183a08c",
        "GROUP_HASH_FN1_ADDR17": "0x183a090",
        "GROUP_HASH_FN1_ADDR18": "0x183a094",
        "GROUP_HASH_FN1_ADDR19": "0x183a098",
        "GROUP_HASH_FN1_ADDR20": "0x183a09c",
        "GROUP_HASH_FN1_ADDR21": "0x183a0a0",
        "IN_ORDER_MASK": "0x183a0a4",
        "IN_ORDER_MATCH": "0x183a0a8",
        "GROUP_PERF_CTRL": "0x183a0ac",
        "GROUP_PERF_CNT": "0x183a0b0",
        "TRISC_PORT_CTRL": "0x183a0b4",
        "TRISC_PORT_STATUS": "0x183a0b8",
        "PACK_PORT_CTRL[0]": "0x183a0bc",
        "PACK_PORT_CTRL[1]": "0x183a0c0",
        "PACK_PORT_STATUS[0]": "0x183a0c4",
        "PACK_PORT_STATUS[1]": "0x183a0c8",
        "UNPACK_PORT_CTRL[0]": "0x183a0cc",
        "UNPACK_PORT_CTRL[1]": "0x183a0d0",
        "UNPACK_PORT_CTRL[2]": "0x183a0d4",
        "UNPACK_PORT_STATUS[0]": "0x183a0d8",
        "UNPACK_PORT_STATUS[1]": "0x183a0dc",
        "UNPACK_PORT_STATUS[2]": "0x183a0e0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs": {
      "KEY": "tensix_global_regs",
      "START": "0x1840000",
      "END": "0x18410ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.semaphore_regs": {
      "KEY": "tensix_global_regs.semaphore_regs",
      "START": "0x1840000",
      "END": "0x18407ff",
      "REGISTERS": {
        "SEMAPHORE[0]": "0x1840000",
        "SEMAPHORE[1]": "0x1840040",
        "SEMAPHORE[2]": "0x1840080",
        "SEMAPHORE[3]": "0x18400c0",
        "SEMAPHORE[4]": "0x1840100",
        "SEMAPHORE[5]": "0x1840140",
        "SEMAPHORE[6]": "0x1840180",
        "SEMAPHORE[7]": "0x18401c0",
        "SEMAPHORE[8]": "0x1840200",
        "SEMAPHORE[9]": "0x1840240",
        "SEMAPHORE[10]": "0x1840280",
        "SEMAPHORE[11]": "0x18402c0",
        "SEMAPHORE[12]": "0x1840300",
        "SEMAPHORE[13]": "0x1840340",
        "SEMAPHORE[14]": "0x1840380",
        "SEMAPHORE[15]": "0x18403c0",
        "SEMAPHORE[16]": "0x1840400",
        "SEMAPHORE[17]": "0x1840440",
        "SEMAPHORE[18]": "0x1840480",
        "SEMAPHORE[19]": "0x18404c0",
        "SEMAPHORE[20]": "0x1840500",
        "SEMAPHORE[21]": "0x1840540",
        "SEMAPHORE[22]": "0x1840580",
        "SEMAPHORE[23]": "0x18405c0",
        "SEMAPHORE[24]": "0x1840600",
        "SEMAPHORE[25]": "0x1840640",
        "SEMAPHORE[26]": "0x1840680",
        "SEMAPHORE[27]": "0x18406c0",
        "SEMAPHORE[28]": "0x1840700",
        "SEMAPHORE[29]": "0x1840740",
        "SEMAPHORE[30]": "0x1840780",
        "SEMAPHORE[31]": "0x18407c0"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.edc_regs": {
      "KEY": "tensix_global_regs.edc_regs",
      "START": "0x1841000",
      "END": "0x184103f",
      "REGISTERS": {
        "ID": "0x1841000",
        "STAT": "0x1841004",
        "CTRL": "0x1841008",
        "IRQ_EN": "0x184100c",
        "RSP_HDR0": "0x1841010",
        "RSP_HDR1": "0x1841014",
        "RSP_DATA[0]": "0x1841018",
        "RSP_DATA[1]": "0x184101c",
        "RSP_DATA[2]": "0x1841020",
        "RSP_DATA[3]": "0x1841024",
        "REQ_HDR0": "0x1841028",
        "REQ_HDR1": "0x184102c",
        "REQ_DATA[0]": "0x1841030",
        "REQ_DATA[1]": "0x1841034",
        "REQ_DATA[2]": "0x1841038",
        "REQ_DATA[3]": "0x184103c"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs.gsrs_regs": {
      "KEY": "tensix_global_regs.gsrs_regs",
      "START": "0x1841080",
      "END": "0x18410ff",
      "REGISTERS": {
        "REG[0]": "0x1841080",
        "REG[1]": "0x1841084",
        "REG[2]": "0x1841088",
        "REG[3]": "0x184108c",
        "REG[4]": "0x1841090",
        "REG[5]": "0x1841094",
        "REG[6]": "0x1841098",
        "REG[7]": "0x184109c",
        "REG[8]": "0x18410a0",
        "REG[9]": "0x18410a4",
        "REG[10]": "0x18410a8",
        "REG[11]": "0x18410ac",
        "REG[12]": "0x18410b0",
        "REG[13]": "0x18410b4",
        "REG[14]": "0x18410b8",
        "REG[15]": "0x18410bc",
        "REG[16]": "0x18410c0",
        "REG[17]": "0x18410c4",
        "REG[18]": "0x18410c8",
        "REG[19]": "0x18410cc",
        "REG[20]": "0x18410d0",
        "REG[21]": "0x18410d4",
        "REG[22]": "0x18410d8",
        "REG[23]": "0x18410dc",
        "REG[24]": "0x18410e0",
        "REG[25]": "0x18410e4",
        "REG[26]": "0x18410e8",
        "REG[27]": "0x18410ec",
        "REG[28]": "0x18410f0",
        "REG[29]": "0x18410f4",
        "REG[30]": "0x18410f8",
        "REG[31]": "0x18410fc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "noc_overlay_regs": {
      "KEY": "noc_overlay_regs",
      "START": "0x2000000",
      "END": "0x3ffffff",
      "NUM_BYTES_PER_REGISTER": 4
    }
  }
}