read -sv run_verilog_mid/adder_32b_20_52_9b661da6a53c69632195759366dd8650.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_52_9b661da6a53c69632195759366dd8650_yosys.v
