Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 458f9ca56ba740f9a955e64f7629de6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Topmodule_behav xil_defaultlib.tb_Topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'sqrt_out' [D:/SoC_lab/canny/canny.srcs/sources_1/new/canny_get_gradient.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'pipline_level' [D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/Topmodule.v" Line 1. Module Topmodule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/image_gaussian_filter.v" Line 1. Module image_gaussian_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/canny_get_gradient.v" Line 1. Module canny_get_gradient doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_sqrt.v" Line 1. Module cordic_sqrt(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/cordic_pipline.v" Line 1. Module cordic_pipline(Pipeline=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/canny_nonLocalMaxValue.v" Line 1. Module canny_nonLocalMaxValue doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/one_column_ram.v" Line 1. Module one_column_ram(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/canny_doubleThreshold.v" Line 1. Module canny_doubleThreshold doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3(DATA_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/one_column_ram.v" Line 1. Module one_column_ram(DATA_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram(DATA_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SoC_lab/canny/canny.srcs/sources_1/new/fifo_ram.v" Line 1. Module fifo_ram(DATA_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.image_gaussian_filter
Compiling module xil_defaultlib.cordic_pipline(Pipeline=9)
Compiling module xil_defaultlib.cordic_sqrt(Pipeline=9)
Compiling module xil_defaultlib.canny_get_gradient
Compiling module xil_defaultlib.fifo_ram(DATA_WIDTH=16)
Compiling module xil_defaultlib.one_column_ram(DATA_WIDTH=16)
Compiling module xil_defaultlib.matrix_generate_3x3(DATA_WIDTH=1...
Compiling module xil_defaultlib.canny_nonLocalMaxValue
Compiling module xil_defaultlib.fifo_ram(DATA_WIDTH=2)
Compiling module xil_defaultlib.one_column_ram(DATA_WIDTH=2)
Compiling module xil_defaultlib.matrix_generate_3x3(DATA_WIDTH=2...
Compiling module xil_defaultlib.canny_doubleThreshold
Compiling module xil_defaultlib.Topmodule
Compiling module xil_defaultlib.tb_Topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Topmodule_behav
