<profile>

<section name = "Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_69_6'" level="0">
<item name = "Date">Wed May 25 16:34:15 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">normalRNG.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">60.00 ns, 40.689 ns, 16.20 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39, 39, 2.340 us, 2.340 us, 39, 39, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_69_6">37, 37, 10, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 22, 0, 1628, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 249, -</column>
<column name="Register">-, -, 727, 32, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_1_full_dsp_1_U64">dadd_64ns_64ns_64_1_full_dsp_1, 0, 3, 0, 708, 0</column>
<column name="dadd_64ns_64ns_64_1_full_dsp_1_U65">dadd_64ns_64ns_64_1_full_dsp_1, 0, 3, 0, 708, 0</column>
<column name="dmul_64ns_64ns_64_1_max_dsp_1_U66">dmul_64ns_64ns_64_1_max_dsp_1, 0, 8, 0, 106, 0</column>
<column name="dmul_64ns_64ns_64_1_max_dsp_1_U67">dmul_64ns_64ns_64_1_max_dsp_1, 0, 8, 0, 106, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_fu_203_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln69_fu_197_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="or_ln73_1_fu_242_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln73_2_fu_256_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln73_3_fu_270_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln73_4_fu_284_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln73_5_fu_298_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln73_6_fu_312_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln73_fu_222_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="H_rvd_address0">26, 5, 6, 30</column>
<column name="H_rvd_address1">26, 5, 6, 30</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 4, 8</column>
<column name="grp_fu_148_p0">14, 3, 64, 192</column>
<column name="grp_fu_148_p1">26, 5, 64, 320</column>
<column name="grp_fu_153_p0">14, 3, 64, 192</column>
<column name="grp_fu_153_p1">26, 5, 64, 320</column>
<column name="grp_fu_158_p1">14, 3, 64, 192</column>
<column name="grp_fu_164_p1">14, 3, 64, 192</column>
<column name="i_fu_58">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_3_reg_337">4, 0, 4, 0</column>
<column name="i_fu_58">4, 0, 4, 0</column>
<column name="icmp_ln69_reg_342">1, 0, 1, 0</column>
<column name="icmp_ln69_reg_342_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_1_reg_376">64, 0, 64, 0</column>
<column name="mul_3_reg_391">64, 0, 64, 0</column>
<column name="mul_4_reg_406">64, 0, 64, 0</column>
<column name="mul_5_reg_411">64, 0, 64, 0</column>
<column name="mul_6_reg_416">64, 0, 64, 0</column>
<column name="mul_7_reg_421">64, 0, 64, 0</column>
<column name="mul_7_reg_421_pp0_iter2_reg">64, 0, 64, 0</column>
<column name="reg_172">64, 0, 64, 0</column>
<column name="reg_178">64, 0, 64, 0</column>
<column name="reg_184">64, 0, 64, 0</column>
<column name="tmp_s_reg_346">4, 0, 7, 3</column>
<column name="i_3_reg_337">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Rayleigh_Pipeline_VITIS_LOOP_69_6, return value</column>
<column name="H_rvd_address0">out, 6, ap_memory, H_rvd, array</column>
<column name="H_rvd_ce0">out, 1, ap_memory, H_rvd, array</column>
<column name="H_rvd_q0">in, 64, ap_memory, H_rvd, array</column>
<column name="H_rvd_address1">out, 6, ap_memory, H_rvd, array</column>
<column name="H_rvd_ce1">out, 1, ap_memory, H_rvd, array</column>
<column name="H_rvd_q1">in, 64, ap_memory, H_rvd, array</column>
<column name="H_mul_x_address0">out, 3, ap_memory, H_mul_x, array</column>
<column name="H_mul_x_ce0">out, 1, ap_memory, H_mul_x, array</column>
<column name="H_mul_x_we0">out, 1, ap_memory, H_mul_x, array</column>
<column name="H_mul_x_d0">out, 64, ap_memory, H_mul_x, array</column>
</table>
</item>
</section>
</profile>
