
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 54 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 54 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9517577 heartbeat IPC: 1.81114 cumulative IPC: 1.81114 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14524345 heartbeat IPC: 1.9973 cumulative IPC: 1.89967 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 20582506 heartbeat IPC: 1.65067 cumulative IPC: 1.80872 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 26450490 heartbeat IPC: 1.70416 cumulative IPC: 1.7814 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 31775248 heartbeat IPC: 1.87802 cumulative IPC: 1.79992 (Simulation time: 0 hr 7 min 22 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 36168732 heartbeat IPC: 2.2761 cumulative IPC: 1.86494 (Simulation time: 0 hr 8 min 35 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 40514046 heartbeat IPC: 2.30133 cumulative IPC: 1.91687 (Simulation time: 0 hr 9 min 45 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 44872945 heartbeat IPC: 2.29416 cumulative IPC: 1.9571 (Simulation time: 0 hr 10 min 55 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49208873 heartbeat IPC: 2.30631 cumulative IPC: 1.99059 (Simulation time: 0 hr 12 min 5 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 53556442 heartbeat IPC: 2.30014 cumulative IPC: 2.01775 (Simulation time: 0 hr 13 min 14 sec) 
Finished CPU 0 instructions: 100000001 cycles: 49560253 cumulative IPC: 2.01775 (Simulation time: 0 hr 13 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.01775 instructions: 100000001 cycles: 49560253
cpu0_DTLB TOTAL     ACCESS:   40464351  HIT:   40456401  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32300777  HIT:   32297906  MISS:       2871
cpu0_DTLB RFO       ACCESS:    8163574  HIT:    8158495  MISS:       5079
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.586 cycles
cpu0_ITLB TOTAL     ACCESS:     793276  HIT:     793169  MISS:        107
cpu0_ITLB LOAD      ACCESS:     793276  HIT:     793169  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 81.7664 cycles
cpu0_L1I TOTAL     ACCESS:      64618  HIT:      64282  MISS:        336
cpu0_L1I LOAD      ACCESS:      64618  HIT:      64282  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 255.866 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2978  HIT:       2811  MISS:        167
cpu0_STLB RFO       ACCESS:       5079  HIT:       4466  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.942 cycles
cpu0_L1D TOTAL     ACCESS:   32583710  HIT:   32118066  MISS:     465644
cpu0_L1D LOAD      ACCESS:   28661258  HIT:   28504778  MISS:     156480
cpu0_L1D RFO       ACCESS:    3921682  HIT:    3612697  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        591  MISS:        179
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 473.583 cycles
cpu0_L2C TOTAL     ACCESS:     770377  HIT:     483191  MISS:     287186
cpu0_L2C LOAD      ACCESS:     156816  HIT:     142139  MISS:      14677
cpu0_L2C RFO       ACCESS:     308985  HIT:      36530  MISS:     272455
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     304397  HIT:     304360  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        179  HIT:        162  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 750.306 cycles
LLC TOTAL     ACCESS:     555645  HIT:     398304  MISS:     157341
LLC LOAD      ACCESS:      14677  HIT:       9084  MISS:       5593
LLC RFO       ACCESS:     272306  HIT:     134689  MISS:     137617
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     268645  HIT:     254523  MISS:      14122
LLC TRANSLATION ACCESS:         17  HIT:          8  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1331.19 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1642  ROW_BUFFER_MISS:     141574
 DBUS AVG_CONGESTED_CYCLE:    3.99748
 WQ ROW_BUFFER_HIT:       4075  ROW_BUFFER_MISS:     129637  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.245
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

