
iot_obd_monitoring_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  08008880  08008880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bbc  08008bbc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008bbc  08008bbc  00018bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bc4  08008bc4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bc4  08008bc4  00018bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bc8  08008bc8  00018bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008bcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a3c  20000070  08008c3c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000aac  08008c3c  00020aac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa8b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d96  00000000  00000000  0003ab2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f0  00000000  00000000  0003e8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001440  00000000  00000000  0003feb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e63  00000000  00000000  000412f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d683  00000000  00000000  0006815b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3fe1  00000000  00000000  000857de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001697bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000652c  00000000  00000000  00169810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008868 	.word	0x08008868

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08008868 	.word	0x08008868

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b974 	b.w	8000bec <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	4604      	mov	r4, r0
 8000924:	468e      	mov	lr, r1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d14d      	bne.n	80009c6 <__udivmoddi4+0xaa>
 800092a:	428a      	cmp	r2, r1
 800092c:	4694      	mov	ip, r2
 800092e:	d969      	bls.n	8000a04 <__udivmoddi4+0xe8>
 8000930:	fab2 f282 	clz	r2, r2
 8000934:	b152      	cbz	r2, 800094c <__udivmoddi4+0x30>
 8000936:	fa01 f302 	lsl.w	r3, r1, r2
 800093a:	f1c2 0120 	rsb	r1, r2, #32
 800093e:	fa20 f101 	lsr.w	r1, r0, r1
 8000942:	fa0c fc02 	lsl.w	ip, ip, r2
 8000946:	ea41 0e03 	orr.w	lr, r1, r3
 800094a:	4094      	lsls	r4, r2
 800094c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000950:	0c21      	lsrs	r1, r4, #16
 8000952:	fbbe f6f8 	udiv	r6, lr, r8
 8000956:	fa1f f78c 	uxth.w	r7, ip
 800095a:	fb08 e316 	mls	r3, r8, r6, lr
 800095e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000962:	fb06 f107 	mul.w	r1, r6, r7
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000972:	f080 811f 	bcs.w	8000bb4 <__udivmoddi4+0x298>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 811c 	bls.w	8000bb4 <__udivmoddi4+0x298>
 800097c:	3e02      	subs	r6, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a5b      	subs	r3, r3, r1
 8000982:	b2a4      	uxth	r4, r4
 8000984:	fbb3 f0f8 	udiv	r0, r3, r8
 8000988:	fb08 3310 	mls	r3, r8, r0, r3
 800098c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000990:	fb00 f707 	mul.w	r7, r0, r7
 8000994:	42a7      	cmp	r7, r4
 8000996:	d90a      	bls.n	80009ae <__udivmoddi4+0x92>
 8000998:	eb1c 0404 	adds.w	r4, ip, r4
 800099c:	f100 33ff 	add.w	r3, r0, #4294967295
 80009a0:	f080 810a 	bcs.w	8000bb8 <__udivmoddi4+0x29c>
 80009a4:	42a7      	cmp	r7, r4
 80009a6:	f240 8107 	bls.w	8000bb8 <__udivmoddi4+0x29c>
 80009aa:	4464      	add	r4, ip
 80009ac:	3802      	subs	r0, #2
 80009ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009b2:	1be4      	subs	r4, r4, r7
 80009b4:	2600      	movs	r6, #0
 80009b6:	b11d      	cbz	r5, 80009c0 <__udivmoddi4+0xa4>
 80009b8:	40d4      	lsrs	r4, r2
 80009ba:	2300      	movs	r3, #0
 80009bc:	e9c5 4300 	strd	r4, r3, [r5]
 80009c0:	4631      	mov	r1, r6
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0xc2>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	f000 80ef 	beq.w	8000bae <__udivmoddi4+0x292>
 80009d0:	2600      	movs	r6, #0
 80009d2:	e9c5 0100 	strd	r0, r1, [r5]
 80009d6:	4630      	mov	r0, r6
 80009d8:	4631      	mov	r1, r6
 80009da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009de:	fab3 f683 	clz	r6, r3
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d14a      	bne.n	8000a7c <__udivmoddi4+0x160>
 80009e6:	428b      	cmp	r3, r1
 80009e8:	d302      	bcc.n	80009f0 <__udivmoddi4+0xd4>
 80009ea:	4282      	cmp	r2, r0
 80009ec:	f200 80f9 	bhi.w	8000be2 <__udivmoddi4+0x2c6>
 80009f0:	1a84      	subs	r4, r0, r2
 80009f2:	eb61 0303 	sbc.w	r3, r1, r3
 80009f6:	2001      	movs	r0, #1
 80009f8:	469e      	mov	lr, r3
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d0e0      	beq.n	80009c0 <__udivmoddi4+0xa4>
 80009fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a02:	e7dd      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000a04:	b902      	cbnz	r2, 8000a08 <__udivmoddi4+0xec>
 8000a06:	deff      	udf	#255	; 0xff
 8000a08:	fab2 f282 	clz	r2, r2
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	f040 8092 	bne.w	8000b36 <__udivmoddi4+0x21a>
 8000a12:	eba1 010c 	sub.w	r1, r1, ip
 8000a16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a1a:	fa1f fe8c 	uxth.w	lr, ip
 8000a1e:	2601      	movs	r6, #1
 8000a20:	0c20      	lsrs	r0, r4, #16
 8000a22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a26:	fb07 1113 	mls	r1, r7, r3, r1
 8000a2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a2e:	fb0e f003 	mul.w	r0, lr, r3
 8000a32:	4288      	cmp	r0, r1
 8000a34:	d908      	bls.n	8000a48 <__udivmoddi4+0x12c>
 8000a36:	eb1c 0101 	adds.w	r1, ip, r1
 8000a3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a3e:	d202      	bcs.n	8000a46 <__udivmoddi4+0x12a>
 8000a40:	4288      	cmp	r0, r1
 8000a42:	f200 80cb 	bhi.w	8000bdc <__udivmoddi4+0x2c0>
 8000a46:	4643      	mov	r3, r8
 8000a48:	1a09      	subs	r1, r1, r0
 8000a4a:	b2a4      	uxth	r4, r4
 8000a4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a50:	fb07 1110 	mls	r1, r7, r0, r1
 8000a54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a58:	fb0e fe00 	mul.w	lr, lr, r0
 8000a5c:	45a6      	cmp	lr, r4
 8000a5e:	d908      	bls.n	8000a72 <__udivmoddi4+0x156>
 8000a60:	eb1c 0404 	adds.w	r4, ip, r4
 8000a64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a68:	d202      	bcs.n	8000a70 <__udivmoddi4+0x154>
 8000a6a:	45a6      	cmp	lr, r4
 8000a6c:	f200 80bb 	bhi.w	8000be6 <__udivmoddi4+0x2ca>
 8000a70:	4608      	mov	r0, r1
 8000a72:	eba4 040e 	sub.w	r4, r4, lr
 8000a76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a7a:	e79c      	b.n	80009b6 <__udivmoddi4+0x9a>
 8000a7c:	f1c6 0720 	rsb	r7, r6, #32
 8000a80:	40b3      	lsls	r3, r6
 8000a82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a92:	431c      	orrs	r4, r3
 8000a94:	40f9      	lsrs	r1, r7
 8000a96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000aa2:	0c20      	lsrs	r0, r4, #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ab0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ab4:	4288      	cmp	r0, r1
 8000ab6:	fa02 f206 	lsl.w	r2, r2, r6
 8000aba:	d90b      	bls.n	8000ad4 <__udivmoddi4+0x1b8>
 8000abc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ac0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ac4:	f080 8088 	bcs.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ac8:	4288      	cmp	r0, r1
 8000aca:	f240 8085 	bls.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ace:	f1a8 0802 	sub.w	r8, r8, #2
 8000ad2:	4461      	add	r1, ip
 8000ad4:	1a09      	subs	r1, r1, r0
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000adc:	fb09 1110 	mls	r1, r9, r0, r1
 8000ae0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ae4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae8:	458e      	cmp	lr, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x1e2>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000af4:	d26c      	bcs.n	8000bd0 <__udivmoddi4+0x2b4>
 8000af6:	458e      	cmp	lr, r1
 8000af8:	d96a      	bls.n	8000bd0 <__udivmoddi4+0x2b4>
 8000afa:	3802      	subs	r0, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b02:	fba0 9402 	umull	r9, r4, r0, r2
 8000b06:	eba1 010e 	sub.w	r1, r1, lr
 8000b0a:	42a1      	cmp	r1, r4
 8000b0c:	46c8      	mov	r8, r9
 8000b0e:	46a6      	mov	lr, r4
 8000b10:	d356      	bcc.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b12:	d053      	beq.n	8000bbc <__udivmoddi4+0x2a0>
 8000b14:	b15d      	cbz	r5, 8000b2e <__udivmoddi4+0x212>
 8000b16:	ebb3 0208 	subs.w	r2, r3, r8
 8000b1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b22:	fa22 f306 	lsr.w	r3, r2, r6
 8000b26:	40f1      	lsrs	r1, r6
 8000b28:	431f      	orrs	r7, r3
 8000b2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b2e:	2600      	movs	r6, #0
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	f1c2 0320 	rsb	r3, r2, #32
 8000b3a:	40d8      	lsrs	r0, r3
 8000b3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b40:	fa21 f303 	lsr.w	r3, r1, r3
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4301      	orrs	r1, r0
 8000b48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b4c:	fa1f fe8c 	uxth.w	lr, ip
 8000b50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b54:	fb07 3610 	mls	r6, r7, r0, r3
 8000b58:	0c0b      	lsrs	r3, r1, #16
 8000b5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b62:	429e      	cmp	r6, r3
 8000b64:	fa04 f402 	lsl.w	r4, r4, r2
 8000b68:	d908      	bls.n	8000b7c <__udivmoddi4+0x260>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b72:	d22f      	bcs.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b74:	429e      	cmp	r6, r3
 8000b76:	d92d      	bls.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	1b9b      	subs	r3, r3, r6
 8000b7e:	b289      	uxth	r1, r1
 8000b80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b84:	fb07 3316 	mls	r3, r7, r6, r3
 8000b88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d908      	bls.n	8000ba6 <__udivmoddi4+0x28a>
 8000b94:	eb1c 0101 	adds.w	r1, ip, r1
 8000b98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b9c:	d216      	bcs.n	8000bcc <__udivmoddi4+0x2b0>
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d914      	bls.n	8000bcc <__udivmoddi4+0x2b0>
 8000ba2:	3e02      	subs	r6, #2
 8000ba4:	4461      	add	r1, ip
 8000ba6:	1ac9      	subs	r1, r1, r3
 8000ba8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bac:	e738      	b.n	8000a20 <__udivmoddi4+0x104>
 8000bae:	462e      	mov	r6, r5
 8000bb0:	4628      	mov	r0, r5
 8000bb2:	e705      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000bb4:	4606      	mov	r6, r0
 8000bb6:	e6e3      	b.n	8000980 <__udivmoddi4+0x64>
 8000bb8:	4618      	mov	r0, r3
 8000bba:	e6f8      	b.n	80009ae <__udivmoddi4+0x92>
 8000bbc:	454b      	cmp	r3, r9
 8000bbe:	d2a9      	bcs.n	8000b14 <__udivmoddi4+0x1f8>
 8000bc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000bc4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bc8:	3801      	subs	r0, #1
 8000bca:	e7a3      	b.n	8000b14 <__udivmoddi4+0x1f8>
 8000bcc:	4646      	mov	r6, r8
 8000bce:	e7ea      	b.n	8000ba6 <__udivmoddi4+0x28a>
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	e794      	b.n	8000afe <__udivmoddi4+0x1e2>
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	e7d1      	b.n	8000b7c <__udivmoddi4+0x260>
 8000bd8:	46d0      	mov	r8, sl
 8000bda:	e77b      	b.n	8000ad4 <__udivmoddi4+0x1b8>
 8000bdc:	3b02      	subs	r3, #2
 8000bde:	4461      	add	r1, ip
 8000be0:	e732      	b.n	8000a48 <__udivmoddi4+0x12c>
 8000be2:	4630      	mov	r0, r6
 8000be4:	e709      	b.n	80009fa <__udivmoddi4+0xde>
 8000be6:	4464      	add	r4, ip
 8000be8:	3802      	subs	r0, #2
 8000bea:	e742      	b.n	8000a72 <__udivmoddi4+0x156>

08000bec <__aeabi_idiv0>:
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <Verify_Checksum>:

	HAL_Delay(60);
}

static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	460b      	mov	r3, r1
 8000bfa:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght - 1; i++)
 8000c00:	2300      	movs	r3, #0
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	e009      	b.n	8000c1a <Verify_Checksum+0x2a>
	{
		checksum += data[i];
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	781a      	ldrb	r2, [r3, #0]
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	4413      	add	r3, r2
 8000c12:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght - 1; i++)
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	3301      	adds	r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	78fb      	ldrb	r3, [r7, #3]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	dbf0      	blt.n	8000c06 <Verify_Checksum+0x16>
	}
	checksum = checksum % 256;
	if(data[lenght - 1] == checksum)
 8000c24:	78fb      	ldrb	r3, [r7, #3]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	7bfa      	ldrb	r2, [r7, #15]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d101      	bne.n	8000c38 <Verify_Checksum+0x48>
	{
		return 1;
 8000c34:	2301      	movs	r3, #1
 8000c36:	e000      	b.n	8000c3a <Verify_Checksum+0x4a>
	}
	return 0;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3714      	adds	r7, #20
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <kline_rx_callback>:

void kline_rx_callback(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
	if(obd_comm.msg_type == 1)
 8000c4e:	4b23      	ldr	r3, [pc, #140]	; (8000cdc <kline_rx_callback+0x94>)
 8000c50:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d107      	bne.n	8000c68 <kline_rx_callback+0x20>
	{
		HAL_TIM_Base_Stop_IT(&htim6);
 8000c58:	4821      	ldr	r0, [pc, #132]	; (8000ce0 <kline_rx_callback+0x98>)
 8000c5a:	f004 fe78 	bl	800594e <HAL_TIM_Base_Stop_IT>
		obd_comm.msg_type = 0;
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	; (8000cdc <kline_rx_callback+0x94>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			obd_comm.current_value = OBD2_PID_Parse(rx_frame);
//			OBD2_ShowOnDisplay(obd_comm.current_value);
			HAL_IWDG_Refresh(&hiwdg);
		}
	}
}
 8000c66:	e035      	b.n	8000cd4 <kline_rx_callback+0x8c>
	else if (obd_comm.msg_type == 2)
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <kline_rx_callback+0x94>)
 8000c6a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d130      	bne.n	8000cd4 <kline_rx_callback+0x8c>
		if(Verify_Checksum(kline_rx_buf, pid_length + 5))
 8000c72:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <kline_rx_callback+0x9c>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	3305      	adds	r3, #5
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	481a      	ldr	r0, [pc, #104]	; (8000ce8 <kline_rx_callback+0xa0>)
 8000c7e:	f7ff ffb7 	bl	8000bf0 <Verify_Checksum>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d025      	beq.n	8000cd4 <kline_rx_callback+0x8c>
			uint8_t j = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	71fb      	strb	r3, [r7, #7]
			for(uint8_t i = 2; i <= pid_length + 4; i++)
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	71bb      	strb	r3, [r7, #6]
 8000c90:	e00b      	b.n	8000caa <kline_rx_callback+0x62>
				rx_frame[j] = kline_rx_buf[i];
 8000c92:	79ba      	ldrb	r2, [r7, #6]
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	4914      	ldr	r1, [pc, #80]	; (8000ce8 <kline_rx_callback+0xa0>)
 8000c98:	5c89      	ldrb	r1, [r1, r2]
 8000c9a:	4a14      	ldr	r2, [pc, #80]	; (8000cec <kline_rx_callback+0xa4>)
 8000c9c:	54d1      	strb	r1, [r2, r3]
				j++;
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	71fb      	strb	r3, [r7, #7]
			for(uint8_t i = 2; i <= pid_length + 4; i++)
 8000ca4:	79bb      	ldrb	r3, [r7, #6]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	71bb      	strb	r3, [r7, #6]
 8000caa:	79ba      	ldrb	r2, [r7, #6]
 8000cac:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <kline_rx_callback+0x9c>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	dded      	ble.n	8000c92 <kline_rx_callback+0x4a>
			obd_comm.msg_type = 0;
 8000cb6:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <kline_rx_callback+0x94>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			obd_comm.current_value = OBD2_PID_Parse(rx_frame);
 8000cbe:	480b      	ldr	r0, [pc, #44]	; (8000cec <kline_rx_callback+0xa4>)
 8000cc0:	f000 f872 	bl	8000da8 <OBD2_PID_Parse>
 8000cc4:	eef0 7a40 	vmov.f32	s15, s0
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <kline_rx_callback+0x94>)
 8000cca:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			HAL_IWDG_Refresh(&hiwdg);
 8000cce:	4808      	ldr	r0, [pc, #32]	; (8000cf0 <kline_rx_callback+0xa8>)
 8000cd0:	f003 fc32 	bl	8004538 <HAL_IWDG_Refresh>
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20000188 	.word	0x20000188
 8000ce0:	20000250 	.word	0x20000250
 8000ce4:	200000a3 	.word	0x200000a3
 8000ce8:	2000008c 	.word	0x2000008c
 8000cec:	2000009c 	.word	0x2000009c
 8000cf0:	20000178 	.word	0x20000178

08000cf4 <OBD2_PID_Decode>:
extern uint32_t adc_buffer;

static void OBD2_PID_Decode(uint8_t* rx_frame);

static void OBD2_PID_Decode(uint8_t* rx_frame)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b087      	sub	sp, #28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	int number = (rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6];
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	3303      	adds	r3, #3
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	061a      	lsls	r2, r3, #24
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3304      	adds	r3, #4
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	041b      	lsls	r3, r3, #16
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	3305      	adds	r3, #5
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	021b      	lsls	r3, r3, #8
 8000d16:	4313      	orrs	r3, r2
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	3206      	adds	r2, #6
 8000d1c:	7812      	ldrb	r2, [r2, #0]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
	int j = 0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 8000d26:	231f      	movs	r3, #31
 8000d28:	613b      	str	r3, [r7, #16]
 8000d2a:	e030      	b.n	8000d8e <OBD2_PID_Decode+0x9a>
	{
		int digit = number >> i;
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	fa42 f303 	asr.w	r3, r2, r3
 8000d34:	60bb      	str	r3, [r7, #8]
		digit &= 1;
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
		if(obd_comm.pid == 0x00)
 8000d3e:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <OBD2_PID_Decode+0xb0>)
 8000d40:	785b      	ldrb	r3, [r3, #1]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d108      	bne.n	8000d58 <OBD2_PID_Decode+0x64>
		{
			obd_comm.available_pids_1[j] = digit;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	b2d9      	uxtb	r1, r3
 8000d4a:	4a16      	ldr	r2, [pc, #88]	; (8000da4 <OBD2_PID_Decode+0xb0>)
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	4413      	add	r3, r2
 8000d50:	3303      	adds	r3, #3
 8000d52:	460a      	mov	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
 8000d56:	e014      	b.n	8000d82 <OBD2_PID_Decode+0x8e>
		}
		else if(obd_comm.pid == 0x20)
 8000d58:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <OBD2_PID_Decode+0xb0>)
 8000d5a:	785b      	ldrb	r3, [r3, #1]
 8000d5c:	2b20      	cmp	r3, #32
 8000d5e:	d108      	bne.n	8000d72 <OBD2_PID_Decode+0x7e>
		{
			obd_comm.available_pids_2[j] = digit;
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	b2d9      	uxtb	r1, r3
 8000d64:	4a0f      	ldr	r2, [pc, #60]	; (8000da4 <OBD2_PID_Decode+0xb0>)
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	4413      	add	r3, r2
 8000d6a:	3323      	adds	r3, #35	; 0x23
 8000d6c:	460a      	mov	r2, r1
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e007      	b.n	8000d82 <OBD2_PID_Decode+0x8e>
		}
		else
		{
			obd_comm.available_pids_3[j] = digit;
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	b2d9      	uxtb	r1, r3
 8000d76:	4a0b      	ldr	r2, [pc, #44]	; (8000da4 <OBD2_PID_Decode+0xb0>)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	3343      	adds	r3, #67	; 0x43
 8000d7e:	460a      	mov	r2, r1
 8000d80:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	dacb      	bge.n	8000d2c <OBD2_PID_Decode+0x38>
	}
}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	371c      	adds	r7, #28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	20000188 	.word	0x20000188

08000da8 <OBD2_PID_Parse>:
		}
	}
}

float OBD2_PID_Parse(uint8_t* rx_frame)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	float value = 0;
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
	switch(rx_frame[2])
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3302      	adds	r3, #2
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2ba6      	cmp	r3, #166	; 0xa6
 8000dbe:	f200 83b2 	bhi.w	8001526 <OBD2_PID_Parse+0x77e>
 8000dc2:	a201      	add	r2, pc, #4	; (adr r2, 8000dc8 <OBD2_PID_Parse+0x20>)
 8000dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc8:	08001065 	.word	0x08001065
 8000dcc:	08001527 	.word	0x08001527
 8000dd0:	08001527 	.word	0x08001527
 8000dd4:	08001527 	.word	0x08001527
 8000dd8:	08001073 	.word	0x08001073
 8000ddc:	0800107b 	.word	0x0800107b
 8000de0:	08001091 	.word	0x08001091
 8000de4:	08001091 	.word	0x08001091
 8000de8:	08001091 	.word	0x08001091
 8000dec:	08001091 	.word	0x08001091
 8000df0:	08001097 	.word	0x08001097
 8000df4:	080010b3 	.word	0x080010b3
 8000df8:	080010c7 	.word	0x080010c7
 8000dfc:	080010ed 	.word	0x080010ed
 8000e00:	08001101 	.word	0x08001101
 8000e04:	0800111b 	.word	0x0800111b
 8000e08:	08001131 	.word	0x08001131
 8000e0c:	0800115b 	.word	0x0800115b
 8000e10:	08001527 	.word	0x08001527
 8000e14:	08001527 	.word	0x08001527
 8000e18:	08001163 	.word	0x08001163
 8000e1c:	08001163 	.word	0x08001163
 8000e20:	08001163 	.word	0x08001163
 8000e24:	08001163 	.word	0x08001163
 8000e28:	08001163 	.word	0x08001163
 8000e2c:	08001163 	.word	0x08001163
 8000e30:	08001163 	.word	0x08001163
 8000e34:	08001163 	.word	0x08001163
 8000e38:	08001527 	.word	0x08001527
 8000e3c:	08001527 	.word	0x08001527
 8000e40:	08001527 	.word	0x08001527
 8000e44:	08001181 	.word	0x08001181
 8000e48:	0800119f 	.word	0x0800119f
 8000e4c:	08001181 	.word	0x08001181
 8000e50:	080011ad 	.word	0x080011ad
 8000e54:	080011dd 	.word	0x080011dd
 8000e58:	08001203 	.word	0x08001203
 8000e5c:	08001203 	.word	0x08001203
 8000e60:	08001203 	.word	0x08001203
 8000e64:	08001203 	.word	0x08001203
 8000e68:	08001203 	.word	0x08001203
 8000e6c:	08001203 	.word	0x08001203
 8000e70:	08001203 	.word	0x08001203
 8000e74:	08001203 	.word	0x08001203
 8000e78:	0800120b 	.word	0x0800120b
 8000e7c:	08001213 	.word	0x08001213
 8000e80:	08001219 	.word	0x08001219
 8000e84:	08001219 	.word	0x08001219
 8000e88:	08001221 	.word	0x08001221
 8000e8c:	08001235 	.word	0x08001235
 8000e90:	08001253 	.word	0x08001253
 8000e94:	08001279 	.word	0x08001279
 8000e98:	0800128d 	.word	0x0800128d
 8000e9c:	0800128d 	.word	0x0800128d
 8000ea0:	0800128d 	.word	0x0800128d
 8000ea4:	0800128d 	.word	0x0800128d
 8000ea8:	0800128d 	.word	0x0800128d
 8000eac:	0800128d 	.word	0x0800128d
 8000eb0:	0800128d 	.word	0x0800128d
 8000eb4:	0800128d 	.word	0x0800128d
 8000eb8:	08001295 	.word	0x08001295
 8000ebc:	08001295 	.word	0x08001295
 8000ec0:	08001295 	.word	0x08001295
 8000ec4:	08001295 	.word	0x08001295
 8000ec8:	080012c1 	.word	0x080012c1
 8000ecc:	08001527 	.word	0x08001527
 8000ed0:	080012cf 	.word	0x080012cf
 8000ed4:	080012f9 	.word	0x080012f9
 8000ed8:	08001301 	.word	0x08001301
 8000edc:	08001309 	.word	0x08001309
 8000ee0:	08001311 	.word	0x08001311
 8000ee4:	08001327 	.word	0x08001327
 8000ee8:	08001327 	.word	0x08001327
 8000eec:	08001327 	.word	0x08001327
 8000ef0:	08001327 	.word	0x08001327
 8000ef4:	08001327 	.word	0x08001327
 8000ef8:	08001327 	.word	0x08001327
 8000efc:	0800132f 	.word	0x0800132f
 8000f00:	0800132f 	.word	0x0800132f
 8000f04:	0800134d 	.word	0x0800134d
 8000f08:	08001527 	.word	0x08001527
 8000f0c:	08001527 	.word	0x08001527
 8000f10:	08001361 	.word	0x08001361
 8000f14:	0800137d 	.word	0x0800137d
 8000f18:	080013af 	.word	0x080013af
 8000f1c:	080013d3 	.word	0x080013d3
 8000f20:	080013d3 	.word	0x080013d3
 8000f24:	080013d3 	.word	0x080013d3
 8000f28:	080013d3 	.word	0x080013d3
 8000f2c:	080013d9 	.word	0x080013d9
 8000f30:	080013f7 	.word	0x080013f7
 8000f34:	080013f7 	.word	0x080013f7
 8000f38:	080013ff 	.word	0x080013ff
 8000f3c:	08001415 	.word	0x08001415
 8000f40:	0800141b 	.word	0x0800141b
 8000f44:	08001527 	.word	0x08001527
 8000f48:	08001527 	.word	0x08001527
 8000f4c:	0800144d 	.word	0x0800144d
 8000f50:	0800144d 	.word	0x0800144d
 8000f54:	08001463 	.word	0x08001463
 8000f58:	08001481 	.word	0x08001481
 8000f5c:	08001527 	.word	0x08001527
 8000f60:	08001497 	.word	0x08001497
 8000f64:	0800149f 	.word	0x0800149f
 8000f68:	0800149f 	.word	0x0800149f
 8000f6c:	08001527 	.word	0x08001527
 8000f70:	08001527 	.word	0x08001527
 8000f74:	08001527 	.word	0x08001527
 8000f78:	08001527 	.word	0x08001527
 8000f7c:	08001527 	.word	0x08001527
 8000f80:	08001527 	.word	0x08001527
 8000f84:	08001527 	.word	0x08001527
 8000f88:	08001527 	.word	0x08001527
 8000f8c:	08001527 	.word	0x08001527
 8000f90:	08001527 	.word	0x08001527
 8000f94:	08001527 	.word	0x08001527
 8000f98:	08001527 	.word	0x08001527
 8000f9c:	08001527 	.word	0x08001527
 8000fa0:	08001527 	.word	0x08001527
 8000fa4:	08001527 	.word	0x08001527
 8000fa8:	08001527 	.word	0x08001527
 8000fac:	08001527 	.word	0x08001527
 8000fb0:	08001527 	.word	0x08001527
 8000fb4:	08001527 	.word	0x08001527
 8000fb8:	080014b5 	.word	0x080014b5
 8000fbc:	08001527 	.word	0x08001527
 8000fc0:	08001527 	.word	0x08001527
 8000fc4:	08001527 	.word	0x08001527
 8000fc8:	08001527 	.word	0x08001527
 8000fcc:	08001527 	.word	0x08001527
 8000fd0:	08001527 	.word	0x08001527
 8000fd4:	08001527 	.word	0x08001527
 8000fd8:	08001527 	.word	0x08001527
 8000fdc:	08001527 	.word	0x08001527
 8000fe0:	08001527 	.word	0x08001527
 8000fe4:	08001527 	.word	0x08001527
 8000fe8:	08001527 	.word	0x08001527
 8000fec:	08001527 	.word	0x08001527
 8000ff0:	08001527 	.word	0x08001527
 8000ff4:	08001527 	.word	0x08001527
 8000ff8:	08001527 	.word	0x08001527
 8000ffc:	08001527 	.word	0x08001527
 8001000:	08001527 	.word	0x08001527
 8001004:	08001527 	.word	0x08001527
 8001008:	08001527 	.word	0x08001527
 800100c:	08001527 	.word	0x08001527
 8001010:	08001527 	.word	0x08001527
 8001014:	08001527 	.word	0x08001527
 8001018:	08001527 	.word	0x08001527
 800101c:	08001527 	.word	0x08001527
 8001020:	08001527 	.word	0x08001527
 8001024:	08001527 	.word	0x08001527
 8001028:	08001527 	.word	0x08001527
 800102c:	08001527 	.word	0x08001527
 8001030:	08001527 	.word	0x08001527
 8001034:	08001527 	.word	0x08001527
 8001038:	08001527 	.word	0x08001527
 800103c:	08001527 	.word	0x08001527
 8001040:	08001527 	.word	0x08001527
 8001044:	08001527 	.word	0x08001527
 8001048:	08001527 	.word	0x08001527
 800104c:	08001527 	.word	0x08001527
 8001050:	08001527 	.word	0x08001527
 8001054:	08001527 	.word	0x08001527
 8001058:	08001527 	.word	0x08001527
 800105c:	08001527 	.word	0x08001527
 8001060:	080014e1 	.word	0x080014e1
	{
	case 0x00:
		OBD2_PID_Decode(rx_frame);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff fe45 	bl	8000cf4 <OBD2_PID_Decode>
		value = 0;
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
		break;
 8001070:	e259      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x04:
		value = (100/255)*rx_frame[3];
 8001072:	f04f 0300 	mov.w	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]
		break;
 8001078:	e255      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x05:
		value = rx_frame[3] - 40;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3303      	adds	r3, #3
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	3b28      	subs	r3, #40	; 0x28
 8001082:	ee07 3a90 	vmov	s15, r3
 8001086:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800108e:	e24a      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x06: case 0x07: case 0x08: case 0x09:
		value = (100/128)*rx_frame[3] - 100;
 8001090:	4bb7      	ldr	r3, [pc, #732]	; (8001370 <OBD2_PID_Parse+0x5c8>)
 8001092:	60fb      	str	r3, [r7, #12]
		break;
 8001094:	e247      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0A:
		value = 3 * rx_frame[3];
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3303      	adds	r3, #3
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	4613      	mov	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ac:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80010b0:	e239      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0B:
		value = rx_frame[3];
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3303      	adds	r3, #3
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010c0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80010c4:	e22f      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0C:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3303      	adds	r3, #3
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	3204      	adds	r2, #4
 80010d2:	7812      	ldrb	r2, [r2, #0]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	da00      	bge.n	80010dc <OBD2_PID_Parse+0x334>
 80010da:	3303      	adds	r3, #3
 80010dc:	109b      	asrs	r3, r3, #2
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e6:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80010ea:	e21c      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0D:
		value = rx_frame[3];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3303      	adds	r3, #3
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010fa:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80010fe:	e212      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0E:
		value = (rx_frame[3] / 2) - 64;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3303      	adds	r3, #3
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	085b      	lsrs	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	3b40      	subs	r3, #64	; 0x40
 800110c:	ee07 3a90 	vmov	s15, r3
 8001110:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001114:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001118:	e205      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x0F:
		value = rx_frame[3] - 40;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3303      	adds	r3, #3
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	3b28      	subs	r3, #40	; 0x28
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800112e:	e1fa      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x10:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 100;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3303      	adds	r3, #3
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	3204      	adds	r2, #4
 800113c:	7812      	ldrb	r2, [r2, #0]
 800113e:	4313      	orrs	r3, r2
 8001140:	4a8c      	ldr	r2, [pc, #560]	; (8001374 <OBD2_PID_Parse+0x5cc>)
 8001142:	fb82 1203 	smull	r1, r2, r2, r3
 8001146:	1152      	asrs	r2, r2, #5
 8001148:	17db      	asrs	r3, r3, #31
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	ee07 3a90 	vmov	s15, r3
 8001150:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001154:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001158:	e1e5      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x11:
		value = (100/255)*rx_frame[3];
 800115a:	f04f 0300 	mov.w	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
		break;
 8001160:	e1e1      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x14: case 0x15: case 0x16: case 0x17: case 0x18: case 0x19: case 0x1A: case 0x1B:
		value = rx_frame[3] / 200;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3303      	adds	r3, #3
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4a82      	ldr	r2, [pc, #520]	; (8001374 <OBD2_PID_Parse+0x5cc>)
 800116a:	fba2 2303 	umull	r2, r3, r2, r3
 800116e:	099b      	lsrs	r3, r3, #6
 8001170:	b2db      	uxtb	r3, r3
 8001172:	ee07 3a90 	vmov	s15, r3
 8001176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800117e:	e1d2      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x1F: case 0x21:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3303      	adds	r3, #3
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	3204      	adds	r2, #4
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	4313      	orrs	r3, r2
 8001190:	ee07 3a90 	vmov	s15, r3
 8001194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001198:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800119c:	e1c3      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x20:
		OBD2_PID_Decode(rx_frame);
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff fda8 	bl	8000cf4 <OBD2_PID_Decode>
		value = 0;
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
		break;
 80011aa:	e1bc      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x22:
		value = ((rx_frame[3] << 8) | rx_frame[4])*0.079;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3303      	adds	r3, #3
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	3204      	adds	r2, #4
 80011b8:	7812      	ldrb	r2, [r2, #0]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fadb 	bl	8000778 <__aeabi_i2d>
 80011c2:	a369      	add	r3, pc, #420	; (adr r3, 8001368 <OBD2_PID_Parse+0x5c0>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	f7ff f85a 	bl	8000280 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4610      	mov	r0, r2
 80011d2:	4619      	mov	r1, r3
 80011d4:	f7ff fb3a 	bl	800084c <__aeabi_d2f>
 80011d8:	4603      	mov	r3, r0
 80011da:	60fb      	str	r3, [r7, #12]
	case 0x23:
		value = 10*((rx_frame[3] << 8) | rx_frame[4]);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3303      	adds	r3, #3
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	3204      	adds	r2, #4
 80011e8:	7812      	ldrb	r2, [r2, #0]
 80011ea:	431a      	orrs	r2, r3
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011fc:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001200:	e191      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x24: case 0x25: case 0x26: case 0x27: case 0x28: case 0x29: case 0x2A: case 0x2B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001202:	f04f 0300 	mov.w	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
		break;
 8001208:	e18d      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x2C:
		value = (100/255)*rx_frame[3];
 800120a:	f04f 0300 	mov.w	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
		break;
 8001210:	e189      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x2D:
		value = (100/128)*rx_frame[3] - 100;
 8001212:	4b57      	ldr	r3, [pc, #348]	; (8001370 <OBD2_PID_Parse+0x5c8>)
 8001214:	60fb      	str	r3, [r7, #12]
		break;
 8001216:	e186      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x2E: case 0x2F:
		value = (100/255)*rx_frame[3];
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
		break;
 800121e:	e182      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x30:
		value = rx_frame[3];
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3303      	adds	r3, #3
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	ee07 3a90 	vmov	s15, r3
 800122a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800122e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001232:	e178      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x31:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3303      	adds	r3, #3
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	3204      	adds	r2, #4
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	4313      	orrs	r3, r2
 8001244:	ee07 3a90 	vmov	s15, r3
 8001248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001250:	e169      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x32:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3303      	adds	r3, #3
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	3204      	adds	r2, #4
 800125e:	7812      	ldrb	r2, [r2, #0]
 8001260:	4313      	orrs	r3, r2
 8001262:	2b00      	cmp	r3, #0
 8001264:	da00      	bge.n	8001268 <OBD2_PID_Parse+0x4c0>
 8001266:	3303      	adds	r3, #3
 8001268:	109b      	asrs	r3, r3, #2
 800126a:	ee07 3a90 	vmov	s15, r3
 800126e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001272:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001276:	e156      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x33:
		value = rx_frame[3];
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3303      	adds	r3, #3
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001286:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800128a:	e14c      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x34: case 0x35: case 0x36: case 0x37: case 0x38: case 0x39: case 0x3A: case 0x3B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
		break;
 8001292:	e148      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x3C: case 0x3D: case 0x3E: case 0x3F:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3303      	adds	r3, #3
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	3204      	adds	r2, #4
 80012a0:	7812      	ldrb	r2, [r2, #0]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	4a33      	ldr	r2, [pc, #204]	; (8001374 <OBD2_PID_Parse+0x5cc>)
 80012a6:	fb82 1203 	smull	r1, r2, r2, r3
 80012aa:	1152      	asrs	r2, r2, #5
 80012ac:	17db      	asrs	r3, r3, #31
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	3b28      	subs	r3, #40	; 0x28
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ba:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80012be:	e132      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x40:
		OBD2_PID_Decode(rx_frame);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff fd17 	bl	8000cf4 <OBD2_PID_Decode>
		value = 0;
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
		break;
 80012cc:	e12b      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x42:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 1000;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3303      	adds	r3, #3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	3204      	adds	r2, #4
 80012da:	7812      	ldrb	r2, [r2, #0]
 80012dc:	4313      	orrs	r3, r2
 80012de:	4a26      	ldr	r2, [pc, #152]	; (8001378 <OBD2_PID_Parse+0x5d0>)
 80012e0:	fb82 1203 	smull	r1, r2, r2, r3
 80012e4:	1192      	asrs	r2, r2, #6
 80012e6:	17db      	asrs	r3, r3, #31
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	ee07 3a90 	vmov	s15, r3
 80012ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012f2:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80012f6:	e116      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x43:
		value = (100/255)* ((rx_frame[3] << 8) | rx_frame[4]);
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
		break;
 80012fe:	e112      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x44:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
		break;
 8001306:	e10e      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x45:
		value = (100/255)*rx_frame[3];
 8001308:	f04f 0300 	mov.w	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
		break;
 800130e:	e10a      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x46:
		value = rx_frame[3] - 40;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3303      	adds	r3, #3
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	3b28      	subs	r3, #40	; 0x28
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001320:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001324:	e0ff      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x47: case 0x48: case 0x49: case 0x4A: case 0x4B: case 0x4C:
		value = (100/255)*rx_frame[3];
 8001326:	f04f 0300 	mov.w	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
		break;
 800132c:	e0fb      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x4D: case 0x4E:
		value = (rx_frame[3] << 8) | rx_frame[4];
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3303      	adds	r3, #3
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	3204      	adds	r2, #4
 800133a:	7812      	ldrb	r2, [r2, #0]
 800133c:	4313      	orrs	r3, r2
 800133e:	ee07 3a90 	vmov	s15, r3
 8001342:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001346:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800134a:	e0ec      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x4F:
		value = rx_frame[3];
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3303      	adds	r3, #3
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	ee07 3a90 	vmov	s15, r3
 8001356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800135a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800135e:	e0e2      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x52:
		value = (100/255)*rx_frame[3];
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
		break;
 8001366:	e0de      	b.n	8001526 <OBD2_PID_Parse+0x77e>
 8001368:	10624dd3 	.word	0x10624dd3
 800136c:	3fb43958 	.word	0x3fb43958
 8001370:	c2c80000 	.word	0xc2c80000
 8001374:	51eb851f 	.word	0x51eb851f
 8001378:	10624dd3 	.word	0x10624dd3
	case 0x53:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.005;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3303      	adds	r3, #3
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	3204      	adds	r2, #4
 8001388:	7812      	ldrb	r2, [r2, #0]
 800138a:	4313      	orrs	r3, r2
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f9f3 	bl	8000778 <__aeabi_i2d>
 8001392:	a370      	add	r3, pc, #448	; (adr r3, 8001554 <OBD2_PID_Parse+0x7ac>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	f7fe ff72 	bl	8000280 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4610      	mov	r0, r2
 80013a2:	4619      	mov	r1, r3
 80013a4:	f7ff fa52 	bl	800084c <__aeabi_d2f>
 80013a8:	4603      	mov	r3, r0
 80013aa:	60fb      	str	r3, [r7, #12]
		break;
 80013ac:	e0bb      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x54:
		value = ((rx_frame[3] << 8) | rx_frame[4]) - 32767;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3303      	adds	r3, #3
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	3204      	adds	r2, #4
 80013ba:	7812      	ldrb	r2, [r2, #0]
 80013bc:	4313      	orrs	r3, r2
 80013be:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80013c2:	3b7f      	subs	r3, #127	; 0x7f
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013cc:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80013d0:	e0a9      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x55: case 0x56: case 0x57: case 0x58:
		value = ((100/128)*rx_frame[3]) - 100;
 80013d2:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <OBD2_PID_Parse+0x7a0>)
 80013d4:	60fb      	str	r3, [r7, #12]
		break;
 80013d6:	e0a6      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x59:
		value = (rx_frame[3] << 8) | rx_frame[4];
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3303      	adds	r3, #3
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	3204      	adds	r2, #4
 80013e4:	7812      	ldrb	r2, [r2, #0]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80013f4:	e097      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x5A: case 0x5B:
		value = (100/255)*rx_frame[3];
 80013f6:	f04f 0300 	mov.w	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
		break;
 80013fc:	e093      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x5C:
		value =  rx_frame[3] - 40;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3303      	adds	r3, #3
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	3b28      	subs	r3, #40	; 0x28
 8001406:	ee07 3a90 	vmov	s15, r3
 800140a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800140e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001412:	e088      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x5D:
		value = ((100/128)*rx_frame[3]) - 210;
 8001414:	4b4d      	ldr	r3, [pc, #308]	; (800154c <OBD2_PID_Parse+0x7a4>)
 8001416:	60fb      	str	r3, [r7, #12]
		break;
 8001418:	e085      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x5E:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.05;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	3303      	adds	r3, #3
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	3204      	adds	r2, #4
 8001426:	7812      	ldrb	r2, [r2, #0]
 8001428:	4313      	orrs	r3, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f9a4 	bl	8000778 <__aeabi_i2d>
 8001430:	a341      	add	r3, pc, #260	; (adr r3, 8001538 <OBD2_PID_Parse+0x790>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7fe ff23 	bl	8000280 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fa03 	bl	800084c <__aeabi_d2f>
 8001446:	4603      	mov	r3, r0
 8001448:	60fb      	str	r3, [r7, #12]
		break;
 800144a:	e06c      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x61: case 0x62:
		value = rx_frame[3] - 125;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3303      	adds	r3, #3
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3b7d      	subs	r3, #125	; 0x7d
 8001454:	ee07 3a90 	vmov	s15, r3
 8001458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001460:	e061      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x63:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3303      	adds	r3, #3
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	3204      	adds	r2, #4
 800146e:	7812      	ldrb	r2, [r2, #0]
 8001470:	4313      	orrs	r3, r2
 8001472:	ee07 3a90 	vmov	s15, r3
 8001476:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800147e:	e052      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x64:
		value = rx_frame[3] - 125;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3303      	adds	r3, #3
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	3b7d      	subs	r3, #125	; 0x7d
 8001488:	ee07 3a90 	vmov	s15, r3
 800148c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001490:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001494:	e047      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x66:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * (1/32);
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
		break;
 800149c:	e043      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x67: case 0x68:
		value = rx_frame[3] - 40;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3303      	adds	r3, #3
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	3b28      	subs	r3, #40	; 0x28
 80014a6:	ee07 3a90 	vmov	s15, r3
 80014aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ae:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80014b2:	e038      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0x7C:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3303      	adds	r3, #3
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	3204      	adds	r2, #4
 80014c0:	7812      	ldrb	r2, [r2, #0]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	4a22      	ldr	r2, [pc, #136]	; (8001550 <OBD2_PID_Parse+0x7a8>)
 80014c6:	fb82 1203 	smull	r1, r2, r2, r3
 80014ca:	1152      	asrs	r2, r2, #5
 80014cc:	17db      	asrs	r3, r3, #31
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	3b28      	subs	r3, #40	; 0x28
 80014d2:	ee07 3a90 	vmov	s15, r3
 80014d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014da:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 80014de:	e022      	b.n	8001526 <OBD2_PID_Parse+0x77e>
	case 0xA6:
		value = ((rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6]) * 0.1;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3303      	adds	r3, #3
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	061a      	lsls	r2, r3, #24
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	3304      	adds	r3, #4
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	041b      	lsls	r3, r3, #16
 80014f0:	431a      	orrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3305      	adds	r3, #5
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	4313      	orrs	r3, r2
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	3206      	adds	r2, #6
 8001500:	7812      	ldrb	r2, [r2, #0]
 8001502:	4313      	orrs	r3, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f937 	bl	8000778 <__aeabi_i2d>
 800150a:	a30d      	add	r3, pc, #52	; (adr r3, 8001540 <OBD2_PID_Parse+0x798>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7fe feb6 	bl	8000280 <__aeabi_dmul>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	4610      	mov	r0, r2
 800151a:	4619      	mov	r1, r3
 800151c:	f7ff f996 	bl	800084c <__aeabi_d2f>
 8001520:	4603      	mov	r3, r0
 8001522:	60fb      	str	r3, [r7, #12]
		break;
 8001524:	bf00      	nop
	}
	return value;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	ee07 3a90 	vmov	s15, r3
}
 800152c:	eeb0 0a67 	vmov.f32	s0, s15
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	9999999a 	.word	0x9999999a
 800153c:	3fa99999 	.word	0x3fa99999
 8001540:	9999999a 	.word	0x9999999a
 8001544:	3fb99999 	.word	0x3fb99999
 8001548:	c2c80000 	.word	0xc2c80000
 800154c:	c3520000 	.word	0xc3520000
 8001550:	51eb851f 	.word	0x51eb851f
 8001554:	47ae147b 	.word	0x47ae147b
 8001558:	3f747ae1 	.word	0x3f747ae1

0800155c <HAL_CAN_RxFifo0MsgPendingCallback>:
	}

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08c      	sub	sp, #48	; 0x30
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[RX_DATA_LENGTH];

	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rx_header, rx_data);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	f107 0214 	add.w	r2, r7, #20
 800156c:	2100      	movs	r1, #0
 800156e:	480a      	ldr	r0, [pc, #40]	; (8001598 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001570:	f001 ff90 	bl	8003494 <HAL_CAN_GetRxMessage>

	obd_comm.current_value = OBD2_PID_Parse(rx_data);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fc15 	bl	8000da8 <OBD2_PID_Parse>
 800157e:	eef0 7a40 	vmov.f32	s15, s0
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001584:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	HAL_IWDG_Refresh(&hiwdg);
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800158a:	f002 ffd5 	bl	8004538 <HAL_IWDG_Refresh>
}
 800158e:	bf00      	nop
 8001590:	3730      	adds	r7, #48	; 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200000a4 	.word	0x200000a4
 800159c:	20000188 	.word	0x20000188
 80015a0:	20000178 	.word	0x20000178

080015a4 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2210      	movs	r2, #16
 80015b2:	60da      	str	r2, [r3, #12]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015c6:	463b      	mov	r3, r7
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
 80015d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015d6:	4b29      	ldr	r3, [pc, #164]	; (800167c <MX_ADC1_Init+0xbc>)
 80015d8:	4a29      	ldr	r2, [pc, #164]	; (8001680 <MX_ADC1_Init+0xc0>)
 80015da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015dc:	4b27      	ldr	r3, [pc, #156]	; (800167c <MX_ADC1_Init+0xbc>)
 80015de:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015e4:	4b25      	ldr	r3, [pc, #148]	; (800167c <MX_ADC1_Init+0xbc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015ea:	4b24      	ldr	r3, [pc, #144]	; (800167c <MX_ADC1_Init+0xbc>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015f0:	4b22      	ldr	r3, [pc, #136]	; (800167c <MX_ADC1_Init+0xbc>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f6:	4b21      	ldr	r3, [pc, #132]	; (800167c <MX_ADC1_Init+0xbc>)
 80015f8:	2204      	movs	r2, #4
 80015fa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015fc:	4b1f      	ldr	r3, [pc, #124]	; (800167c <MX_ADC1_Init+0xbc>)
 80015fe:	2200      	movs	r2, #0
 8001600:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001602:	4b1e      	ldr	r3, [pc, #120]	; (800167c <MX_ADC1_Init+0xbc>)
 8001604:	2201      	movs	r2, #1
 8001606:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001608:	4b1c      	ldr	r3, [pc, #112]	; (800167c <MX_ADC1_Init+0xbc>)
 800160a:	2201      	movs	r2, #1
 800160c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800160e:	4b1b      	ldr	r3, [pc, #108]	; (800167c <MX_ADC1_Init+0xbc>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001616:	4b19      	ldr	r3, [pc, #100]	; (800167c <MX_ADC1_Init+0xbc>)
 8001618:	2200      	movs	r2, #0
 800161a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800161c:	4b17      	ldr	r3, [pc, #92]	; (800167c <MX_ADC1_Init+0xbc>)
 800161e:	2200      	movs	r2, #0
 8001620:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_ADC1_Init+0xbc>)
 8001624:	2201      	movs	r2, #1
 8001626:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <MX_ADC1_Init+0xbc>)
 800162c:	2200      	movs	r2, #0
 800162e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001630:	4b12      	ldr	r3, [pc, #72]	; (800167c <MX_ADC1_Init+0xbc>)
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001638:	4810      	ldr	r0, [pc, #64]	; (800167c <MX_ADC1_Init+0xbc>)
 800163a:	f001 fa03 	bl	8002a44 <HAL_ADC_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001644:	f000 fa33 	bl	8001aae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_ADC1_Init+0xc4>)
 800164a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800164c:	2306      	movs	r3, #6
 800164e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001650:	2300      	movs	r3, #0
 8001652:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001654:	237f      	movs	r3, #127	; 0x7f
 8001656:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001658:	2304      	movs	r3, #4
 800165a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001660:	463b      	mov	r3, r7
 8001662:	4619      	mov	r1, r3
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_ADC1_Init+0xbc>)
 8001666:	f001 fb35 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001670:	f000 fa1d 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001674:	bf00      	nop
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	200000cc 	.word	0x200000cc
 8001680:	50040000 	.word	0x50040000
 8001684:	3ac04000 	.word	0x3ac04000

08001688 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b0a0      	sub	sp, #128	; 0x80
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	225c      	movs	r2, #92	; 0x5c
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f005 ffdd 	bl	8007668 <memset>
  if(adcHandle->Instance==ADC1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a3a      	ldr	r2, [pc, #232]	; (800179c <HAL_ADC_MspInit+0x114>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d16d      	bne.n	8001794 <HAL_ADC_MspInit+0x10c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016bc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80016be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80016c2:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80016c4:	2303      	movs	r3, #3
 80016c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80016cc:	2308      	movs	r3, #8
 80016ce:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80016d0:	2307      	movs	r3, #7
 80016d2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016d4:	2302      	movs	r3, #2
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016d8:	2302      	movs	r3, #2
 80016da:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80016dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e2:	f107 0310 	add.w	r3, r7, #16
 80016e6:	4618      	mov	r0, r3
 80016e8:	f003 fdd0 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80016f2:	f000 f9dc 	bl	8001aae <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016f6:	4b2a      	ldr	r3, [pc, #168]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	4a29      	ldr	r2, [pc, #164]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 80016fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001702:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800170e:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001712:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171a:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <HAL_ADC_MspInit+0x118>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = BAT_V_Pin;
 8001726:	2320      	movs	r3, #32
 8001728:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800172a:	230b      	movs	r3, #11
 800172c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(BAT_V_GPIO_Port, &GPIO_InitStruct);
 8001732:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001736:	4619      	mov	r1, r3
 8001738:	481a      	ldr	r0, [pc, #104]	; (80017a4 <HAL_ADC_MspInit+0x11c>)
 800173a:	f002 fd6b 	bl	8004214 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001740:	4a1a      	ldr	r2, [pc, #104]	; (80017ac <HAL_ADC_MspInit+0x124>)
 8001742:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001746:	2200      	movs	r2, #0
 8001748:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001750:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001756:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 800175e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001762:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800176a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 800176e:	2220      	movs	r2, #32
 8001770:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001772:	4b0d      	ldr	r3, [pc, #52]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001778:	480b      	ldr	r0, [pc, #44]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 800177a:	f002 fad5 	bl	8003d28 <HAL_DMA_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 8001784:	f000 f993 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 800178c:	64da      	str	r2, [r3, #76]	; 0x4c
 800178e:	4a06      	ldr	r2, [pc, #24]	; (80017a8 <HAL_ADC_MspInit+0x120>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001794:	bf00      	nop
 8001796:	3780      	adds	r7, #128	; 0x80
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	50040000 	.word	0x50040000
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48000800 	.word	0x48000800
 80017a8:	20000130 	.word	0x20000130
 80017ac:	40020008 	.word	0x40020008

080017b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <MX_DMA_Init+0x48>)
 80017b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ba:	4a0f      	ldr	r2, [pc, #60]	; (80017f8 <MX_DMA_Init+0x48>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6493      	str	r3, [r2, #72]	; 0x48
 80017c2:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <MX_DMA_Init+0x48>)
 80017c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2100      	movs	r1, #0
 80017d2:	200b      	movs	r0, #11
 80017d4:	f002 fa71 	bl	8003cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017d8:	200b      	movs	r0, #11
 80017da:	f002 fa8a 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	2100      	movs	r1, #0
 80017e2:	200f      	movs	r0, #15
 80017e4:	f002 fa69 	bl	8003cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80017e8:	200f      	movs	r0, #15
 80017ea:	f002 fa82 	bl	8003cf2 <HAL_NVIC_EnableIRQ>

}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000

080017fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	; 0x28
 8001800:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001812:	4b4b      	ldr	r3, [pc, #300]	; (8001940 <MX_GPIO_Init+0x144>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	4a4a      	ldr	r2, [pc, #296]	; (8001940 <MX_GPIO_Init+0x144>)
 8001818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800181c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800181e:	4b48      	ldr	r3, [pc, #288]	; (8001940 <MX_GPIO_Init+0x144>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182a:	4b45      	ldr	r3, [pc, #276]	; (8001940 <MX_GPIO_Init+0x144>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	4a44      	ldr	r2, [pc, #272]	; (8001940 <MX_GPIO_Init+0x144>)
 8001830:	f043 0304 	orr.w	r3, r3, #4
 8001834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001836:	4b42      	ldr	r3, [pc, #264]	; (8001940 <MX_GPIO_Init+0x144>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001842:	4b3f      	ldr	r3, [pc, #252]	; (8001940 <MX_GPIO_Init+0x144>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	4a3e      	ldr	r2, [pc, #248]	; (8001940 <MX_GPIO_Init+0x144>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184e:	4b3c      	ldr	r3, [pc, #240]	; (8001940 <MX_GPIO_Init+0x144>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800185a:	4b39      	ldr	r3, [pc, #228]	; (8001940 <MX_GPIO_Init+0x144>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	4a38      	ldr	r2, [pc, #224]	; (8001940 <MX_GPIO_Init+0x144>)
 8001860:	f043 0308 	orr.w	r3, r3, #8
 8001864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <MX_GPIO_Init+0x144>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	4b33      	ldr	r3, [pc, #204]	; (8001940 <MX_GPIO_Init+0x144>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	4a32      	ldr	r2, [pc, #200]	; (8001940 <MX_GPIO_Init+0x144>)
 8001878:	f043 0302 	orr.w	r3, r3, #2
 800187c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187e:	4b30      	ldr	r3, [pc, #192]	; (8001940 <MX_GPIO_Init+0x144>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AP_READY_Pin|PON_TRIG_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	210c      	movs	r1, #12
 800188e:	482d      	ldr	r0, [pc, #180]	; (8001944 <MX_GPIO_Init+0x148>)
 8001890:	f002 fe3a 	bl	8004508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IoT_PWR_Pin|L_Line_Pin, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 800189a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189e:	f002 fe33 	bl	8004508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_S_GPIO_Port, CAN_S_Pin, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2104      	movs	r1, #4
 80018a6:	4828      	ldr	r0, [pc, #160]	; (8001948 <MX_GPIO_Init+0x14c>)
 80018a8:	f002 fe2e 	bl	8004508 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = AP_READY_Pin|PON_TRIG_Pin;
 80018ac:	230c      	movs	r3, #12
 80018ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b0:	2301      	movs	r3, #1
 80018b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	2300      	movs	r3, #0
 80018ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	4820      	ldr	r0, [pc, #128]	; (8001944 <MX_GPIO_Init+0x148>)
 80018c4:	f002 fca6 	bl	8004214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IoT_RI_Pin|IoT_DTR_Pin;
 80018c8:	2350      	movs	r3, #80	; 0x50
 80018ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018de:	f002 fc99 	bl	8004214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IoT_PWR_Pin|L_Line_Pin;
 80018e2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e8:	2301      	movs	r3, #1
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4619      	mov	r1, r3
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fe:	f002 fc89 	bl	8004214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_S_Pin;
 8001902:	2304      	movs	r3, #4
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2300      	movs	r3, #0
 8001910:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_S_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	480b      	ldr	r0, [pc, #44]	; (8001948 <MX_GPIO_Init+0x14c>)
 800191a:	f002 fc7b 	bl	8004214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT0_Pin;
 800191e:	2308      	movs	r3, #8
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT0_GPIO_Port, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	4806      	ldr	r0, [pc, #24]	; (800194c <MX_GPIO_Init+0x150>)
 8001932:	f002 fc6f 	bl	8004214 <HAL_GPIO_Init>

}
 8001936:	bf00      	nop
 8001938:	3728      	adds	r7, #40	; 0x28
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000
 8001944:	48000800 	.word	0x48000800
 8001948:	48000c00 	.word	0x48000c00
 800194c:	48001c00 	.word	0x48001c00

08001950 <HAL_TIM_PeriodElapsedCallback>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim6;
extern OBD obd_comm;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d10d      	bne.n	800197e <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		if(obd_comm.msg_type == 0)
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001964:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_TIM_PeriodElapsedCallback+0x20>
		{
			__NOP();
 800196c:	bf00      	nop
 800196e:	e003      	b.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x28>
		}
		else
			obd_comm.msg_type = 3;
 8001970:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001972:	2203      	movs	r2, #3
 8001974:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		HAL_TIM_Base_Stop_IT(&htim6);
 8001978:	4805      	ldr	r0, [pc, #20]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800197a:	f003 ffe8 	bl	800594e <HAL_TIM_Base_Stop_IT>
	}
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40001000 	.word	0x40001000
 800198c:	20000188 	.word	0x20000188
 8001990:	20000250 	.word	0x20000250

08001994 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001998:	f000 fe30 	bl	80025fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800199c:	f000 f822 	bl	80019e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019a0:	f7ff ff2c 	bl	80017fc <MX_GPIO_Init>
  MX_DMA_Init();
 80019a4:	f7ff ff04 	bl	80017b0 <MX_DMA_Init>
  MX_ADC1_Init();
 80019a8:	f7ff fe0a 	bl	80015c0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80019ac:	f000 fb08 	bl	8001fc0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80019b0:	f000 fb3a 	bl	8002028 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80019b4:	f000 fb6c 	bl	8002090 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80019b8:	f000 fa1c 	bl	8001df4 <MX_TIM1_Init>
  MX_TIM6_Init();
 80019bc:	f000 fa6e 	bl	8001e9c <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80019c0:	f000 f861 	bl	8001a86 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  module.initialized = module_init();
 80019c4:	f000 fd54 	bl	8002470 <module_init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	461a      	mov	r2, r3
 80019cc:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <main+0x4c>)
 80019ce:	701a      	strb	r2, [r3, #0]
  module.rssi = check_signal();
 80019d0:	f000 fdb6 	bl	8002540 <check_signal>
 80019d4:	4603      	mov	r3, r0
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b01      	ldr	r3, [pc, #4]	; (80019e0 <main+0x4c>)
 80019da:	715a      	strb	r2, [r3, #5]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <main+0x48>
 80019de:	bf00      	nop
 80019e0:	200001f8 	.word	0x200001f8

080019e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b096      	sub	sp, #88	; 0x58
 80019e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	2244      	movs	r2, #68	; 0x44
 80019f0:	2100      	movs	r1, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f005 fe38 	bl	8007668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f8:	463b      	mov	r3, r7
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a06:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a0a:	f002 fdb3 	bl	8004574 <HAL_PWREx_ControlVoltageScaling>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a14:	f000 f84b 	bl	8001aae <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a18:	2309      	movs	r3, #9
 8001a1a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a22:	2301      	movs	r3, #1
 8001a24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a26:	2302      	movs	r3, #2
 8001a28:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001a32:	230a      	movs	r3, #10
 8001a34:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a36:	2307      	movs	r3, #7
 8001a38:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	4618      	mov	r0, r3
 8001a48:	f002 fdea 	bl	8004620 <HAL_RCC_OscConfig>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a52:	f000 f82c 	bl	8001aae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a56:	230f      	movs	r3, #15
 8001a58:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a6a:	463b      	mov	r3, r7
 8001a6c:	2104      	movs	r1, #4
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 f9ea 	bl	8004e48 <HAL_RCC_ClockConfig>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a7a:	f000 f818 	bl	8001aae <Error_Handler>
  }
}
 8001a7e:	bf00      	nop
 8001a80:	3758      	adds	r7, #88	; 0x58
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2010      	movs	r0, #16
 8001a90:	f002 f913 	bl	8003cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001a94:	2010      	movs	r0, #16
 8001a96:	f002 f92c 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2026      	movs	r0, #38	; 0x26
 8001aa0:	f002 f90b 	bl	8003cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001aa4:	2026      	movs	r0, #38	; 0x26
 8001aa6:	f002 f924 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}

08001aae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab2:	b672      	cpsid	i
}
 8001ab4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab6:	e7fe      	b.n	8001ab6 <Error_Handler+0x8>

08001ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <HAL_MspInit+0x44>)
 8001ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <HAL_MspInit+0x44>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6613      	str	r3, [r2, #96]	; 0x60
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_MspInit+0x44>)
 8001acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_MspInit+0x44>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	4a08      	ldr	r2, [pc, #32]	; (8001afc <HAL_MspInit+0x44>)
 8001adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_MspInit+0x44>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000

08001b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <NMI_Handler+0x4>

08001b06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b0a:	e7fe      	b.n	8001b0a <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <MemManage_Handler+0x4>

08001b12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b16:	e7fe      	b.n	8001b16 <BusFault_Handler+0x4>

08001b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <UsageFault_Handler+0x4>

08001b1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b4c:	f000 fdaa 	bl	80026a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <DMA1_Channel1_IRQHandler+0x10>)
 8001b5a:	f002 fa7c 	bl	8004056 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000130 	.word	0x20000130

08001b68 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b6c:	4802      	ldr	r0, [pc, #8]	; (8001b78 <DMA1_Channel5_IRQHandler+0x10>)
 8001b6e:	f002 fa72 	bl	8004056 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000428 	.word	0x20000428

08001b7c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b80:	4802      	ldr	r0, [pc, #8]	; (8001b8c <DMA1_Channel6_IRQHandler+0x10>)
 8001b82:	f002 fa68 	bl	8004056 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000470 	.word	0x20000470

08001b90 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b94:	4802      	ldr	r0, [pc, #8]	; (8001ba0 <CAN1_RX0_IRQHandler+0x10>)
 8001b96:	f001 fd8f 	bl	80036b8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200000a4 	.word	0x200000a4

08001ba4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ba8:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <CAN1_RX1_IRQHandler+0x10>)
 8001baa:	f001 fd85 	bl	80036b8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	200000a4 	.word	0x200000a4

08001bb8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bbc:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001bbe:	f003 fef5 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000204 	.word	0x20000204

08001bcc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd0:	4802      	ldr	r0, [pc, #8]	; (8001bdc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001bd2:	f003 feeb 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000204 	.word	0x20000204

08001be0 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001be4:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001be6:	f003 fee1 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000204 	.word	0x20000204

08001bf4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bf8:	4802      	ldr	r0, [pc, #8]	; (8001c04 <TIM1_CC_IRQHandler+0x10>)
 8001bfa:	f003 fed7 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000204 	.word	0x20000204

08001c08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c0c:	4802      	ldr	r0, [pc, #8]	; (8001c18 <USART1_IRQHandler+0x10>)
 8001c0e:	f004 fb41 	bl	8006294 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	2000029c 	.word	0x2000029c

08001c1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c20:	4802      	ldr	r0, [pc, #8]	; (8001c2c <USART2_IRQHandler+0x10>)
 8001c22:	f004 fb37 	bl	8006294 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000320 	.word	0x20000320

08001c30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c34:	4802      	ldr	r0, [pc, #8]	; (8001c40 <TIM6_DAC_IRQHandler+0x10>)
 8001c36:	f003 feb9 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000250 	.word	0x20000250

08001c44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	return 1;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <_kill>:

int _kill(int pid, int sig)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c5e:	f005 fcd9 	bl	8007614 <__errno>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2216      	movs	r2, #22
 8001c66:	601a      	str	r2, [r3, #0]
	return -1;
 8001c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <_exit>:

void _exit (int status)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff ffe7 	bl	8001c54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c86:	e7fe      	b.n	8001c86 <_exit+0x12>

08001c88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	e00a      	b.n	8001cb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c9a:	f3af 8000 	nop.w
 8001c9e:	4601      	mov	r1, r0
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	60ba      	str	r2, [r7, #8]
 8001ca6:	b2ca      	uxtb	r2, r1
 8001ca8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3301      	adds	r3, #1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	dbf0      	blt.n	8001c9a <_read+0x12>
	}

return len;
 8001cb8:	687b      	ldr	r3, [r7, #4]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b086      	sub	sp, #24
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e009      	b.n	8001ce8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	dbf1      	blt.n	8001cd4 <_write+0x12>
	}
	return len;
 8001cf0:	687b      	ldr	r3, [r7, #4]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <_close>:

int _close(int file)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
	return -1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d22:	605a      	str	r2, [r3, #4]
	return 0;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_isatty>:

int _isatty(int file)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
	return 1;
 8001d3a:	2301      	movs	r3, #1
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
	return 0;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d6c:	4a14      	ldr	r2, [pc, #80]	; (8001dc0 <_sbrk+0x5c>)
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <_sbrk+0x60>)
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <_sbrk+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <_sbrk+0x64>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	; (8001dcc <_sbrk+0x68>)
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d207      	bcs.n	8001da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d94:	f005 fc3e 	bl	8007614 <__errno>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	e009      	b.n	8001db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a05      	ldr	r2, [pc, #20]	; (8001dc8 <_sbrk+0x64>)
 8001db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20010000 	.word	0x20010000
 8001dc4:	00000400 	.word	0x00000400
 8001dc8:	20000200 	.word	0x20000200
 8001dcc:	20000ab0 	.word	0x20000ab0

08001dd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001dd4:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <SystemInit+0x20>)
 8001dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dda:	4a05      	ldr	r2, [pc, #20]	; (8001df0 <SystemInit+0x20>)
 8001ddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001de0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dfa:	f107 0310 	add.w	r3, r7, #16
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	609a      	str	r2, [r3, #8]
 8001e06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e08:	1d3b      	adds	r3, r7, #4
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
 8001e10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e14:	4a20      	ldr	r2, [pc, #128]	; (8001e98 <MX_TIM1_Init+0xa4>)
 8001e16:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 800;
 8001e18:	4b1e      	ldr	r3, [pc, #120]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e1a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001e1e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e20:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000;
 8001e26:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e2e:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e34:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e40:	4814      	ldr	r0, [pc, #80]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e42:	f003 fd2d 	bl	80058a0 <HAL_TIM_Base_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001e4c:	f7ff fe2f 	bl	8001aae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480d      	ldr	r0, [pc, #52]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e5e:	f003 fec4 	bl	8005bea <HAL_TIM_ConfigClockSource>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001e68:	f7ff fe21 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	; (8001e94 <MX_TIM1_Init+0xa0>)
 8001e7e:	f004 f8a3 	bl	8005fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e88:	f7ff fe11 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	3720      	adds	r7, #32
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000204 	.word	0x20000204
 8001e98:	40012c00 	.word	0x40012c00

08001e9c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001eac:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001eae:	4a16      	ldr	r2, [pc, #88]	; (8001f08 <MX_TIM6_Init+0x6c>)
 8001eb0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800;
 8001eb2:	4b14      	ldr	r3, [pc, #80]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001eb4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001eb8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eba:	4b12      	ldr	r3, [pc, #72]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 8000;
 8001ec0:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001ec2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001ec6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec8:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ece:	480d      	ldr	r0, [pc, #52]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001ed0:	f003 fce6 	bl	80058a0 <HAL_TIM_Base_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001eda:	f7ff fde8 	bl	8001aae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4806      	ldr	r0, [pc, #24]	; (8001f04 <MX_TIM6_Init+0x68>)
 8001eec:	f004 f86c 	bl	8005fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001ef6:	f7ff fdda 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000250 	.word	0x20000250
 8001f08:	40001000 	.word	0x40001000

08001f0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a26      	ldr	r2, [pc, #152]	; (8001fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d12c      	bne.n	8001f78 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f22:	4a25      	ldr	r2, [pc, #148]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f28:	6613      	str	r3, [r2, #96]	; 0x60
 8001f2a:	4b23      	ldr	r3, [pc, #140]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2100      	movs	r1, #0
 8001f3a:	2018      	movs	r0, #24
 8001f3c:	f001 febd 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001f40:	2018      	movs	r0, #24
 8001f42:	f001 fed6 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2019      	movs	r0, #25
 8001f4c:	f001 feb5 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001f50:	2019      	movs	r0, #25
 8001f52:	f001 fece 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	201a      	movs	r0, #26
 8001f5c:	f001 fead 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001f60:	201a      	movs	r0, #26
 8001f62:	f001 fec6 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	201b      	movs	r0, #27
 8001f6c:	f001 fea5 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001f70:	201b      	movs	r0, #27
 8001f72:	f001 febe 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001f76:	e018      	b.n	8001faa <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM6)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0f      	ldr	r2, [pc, #60]	; (8001fbc <HAL_TIM_Base_MspInit+0xb0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d113      	bne.n	8001faa <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	4a0c      	ldr	r2, [pc, #48]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f88:	f043 0310 	orr.w	r3, r3, #16
 8001f8c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_TIM_Base_MspInit+0xac>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2036      	movs	r0, #54	; 0x36
 8001fa0:	f001 fe8b 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fa4:	2036      	movs	r0, #54	; 0x36
 8001fa6:	f001 fea4 	bl	8003cf2 <HAL_NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40012c00 	.word	0x40012c00
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40001000 	.word	0x40001000

08001fc0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fc6:	4a17      	ldr	r2, [pc, #92]	; (8002024 <MX_USART1_UART_Init+0x64>)
 8001fc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 10400;
 8001fca:	4b15      	ldr	r3, [pc, #84]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fcc:	f642 02a0 	movw	r2, #10400	; 0x28a0
 8001fd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fe4:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ff6:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT;
 8001ffc:	4b08      	ldr	r3, [pc, #32]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8002002:	4b07      	ldr	r3, [pc, #28]	; (8002020 <MX_USART1_UART_Init+0x60>)
 8002004:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002008:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	; (8002020 <MX_USART1_UART_Init+0x60>)
 800200c:	f004 f860 	bl	80060d0 <HAL_UART_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002016:	f7ff fd4a 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	2000029c 	.word	0x2000029c
 8002024:	40013800 	.word	0x40013800

08002028 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800202c:	4b16      	ldr	r3, [pc, #88]	; (8002088 <MX_USART2_UART_Init+0x60>)
 800202e:	4a17      	ldr	r2, [pc, #92]	; (800208c <MX_USART2_UART_Init+0x64>)
 8002030:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002032:	4b15      	ldr	r3, [pc, #84]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002034:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002038:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800203a:	4b13      	ldr	r3, [pc, #76]	; (8002088 <MX_USART2_UART_Init+0x60>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002046:	4b10      	ldr	r3, [pc, #64]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <MX_USART2_UART_Init+0x60>)
 800204e:	220c      	movs	r2, #12
 8002050:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002052:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002054:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002058:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800205a:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <MX_USART2_UART_Init+0x60>)
 800205c:	2200      	movs	r2, #0
 800205e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002062:	2200      	movs	r2, #0
 8002064:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002068:	2208      	movs	r2, #8
 800206a:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <MX_USART2_UART_Init+0x60>)
 800206e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002072:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002074:	4804      	ldr	r0, [pc, #16]	; (8002088 <MX_USART2_UART_Init+0x60>)
 8002076:	f004 f82b 	bl	80060d0 <HAL_UART_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002080:	f7ff fd15 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000320 	.word	0x20000320
 800208c:	40004400 	.word	0x40004400

08002090 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002094:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 8002096:	4a15      	ldr	r2, [pc, #84]	; (80020ec <MX_USART3_UART_Init+0x5c>)
 8002098:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800209a:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 800209c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020b6:	220c      	movs	r2, #12
 80020b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ba:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020bc:	2200      	movs	r2, #0
 80020be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c0:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020c6:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020cc:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020d2:	4805      	ldr	r0, [pc, #20]	; (80020e8 <MX_USART3_UART_Init+0x58>)
 80020d4:	f003 fffc 	bl	80060d0 <HAL_UART_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80020de:	f7ff fce6 	bl	8001aae <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200003a4 	.word	0x200003a4
 80020ec:	40004800 	.word	0x40004800

080020f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b0a4      	sub	sp, #144	; 0x90
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002108:	f107 0320 	add.w	r3, r7, #32
 800210c:	225c      	movs	r2, #92	; 0x5c
 800210e:	2100      	movs	r1, #0
 8002110:	4618      	mov	r0, r3
 8002112:	f005 faa9 	bl	8007668 <memset>
  if(uartHandle->Instance==USART1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a99      	ldr	r2, [pc, #612]	; (8002380 <HAL_UART_MspInit+0x290>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d16b      	bne.n	80021f8 <HAL_UART_MspInit+0x108>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002120:	2301      	movs	r3, #1
 8002122:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002124:	2300      	movs	r3, #0
 8002126:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002128:	f107 0320 	add.w	r3, r7, #32
 800212c:	4618      	mov	r0, r3
 800212e:	f003 f8ad 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002138:	f7ff fcb9 	bl	8001aae <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800213c:	4b91      	ldr	r3, [pc, #580]	; (8002384 <HAL_UART_MspInit+0x294>)
 800213e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002140:	4a90      	ldr	r2, [pc, #576]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002146:	6613      	str	r3, [r2, #96]	; 0x60
 8002148:	4b8e      	ldr	r3, [pc, #568]	; (8002384 <HAL_UART_MspInit+0x294>)
 800214a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	4b8b      	ldr	r3, [pc, #556]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002158:	4a8a      	ldr	r2, [pc, #552]	; (8002384 <HAL_UART_MspInit+0x294>)
 800215a:	f043 0302 	orr.w	r3, r3, #2
 800215e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002160:	4b88      	ldr	r3, [pc, #544]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	61bb      	str	r3, [r7, #24]
 800216a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = K_Line_TX_Pin|K_Line_RX_Pin;
 800216c:	23c0      	movs	r3, #192	; 0xc0
 800216e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002170:	2302      	movs	r3, #2
 8002172:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217c:	2303      	movs	r3, #3
 800217e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002182:	2307      	movs	r3, #7
 8002184:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002188:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800218c:	4619      	mov	r1, r3
 800218e:	487e      	ldr	r0, [pc, #504]	; (8002388 <HAL_UART_MspInit+0x298>)
 8002190:	f002 f840 	bl	8004214 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002194:	4b7d      	ldr	r3, [pc, #500]	; (800238c <HAL_UART_MspInit+0x29c>)
 8002196:	4a7e      	ldr	r2, [pc, #504]	; (8002390 <HAL_UART_MspInit+0x2a0>)
 8002198:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800219a:	4b7c      	ldr	r3, [pc, #496]	; (800238c <HAL_UART_MspInit+0x29c>)
 800219c:	2202      	movs	r2, #2
 800219e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021a0:	4b7a      	ldr	r3, [pc, #488]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a6:	4b79      	ldr	r3, [pc, #484]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021ac:	4b77      	ldr	r3, [pc, #476]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021ae:	2280      	movs	r2, #128	; 0x80
 80021b0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021b2:	4b76      	ldr	r3, [pc, #472]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021b8:	4b74      	ldr	r3, [pc, #464]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80021be:	4b73      	ldr	r3, [pc, #460]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021c4:	4b71      	ldr	r3, [pc, #452]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80021ca:	4870      	ldr	r0, [pc, #448]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021cc:	f001 fdac 	bl	8003d28 <HAL_DMA_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 80021d6:	f7ff fc6a 	bl	8001aae <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a6b      	ldr	r2, [pc, #428]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021de:	671a      	str	r2, [r3, #112]	; 0x70
 80021e0:	4a6a      	ldr	r2, [pc, #424]	; (800238c <HAL_UART_MspInit+0x29c>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2101      	movs	r1, #1
 80021ea:	2025      	movs	r0, #37	; 0x25
 80021ec:	f001 fd65 	bl	8003cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021f0:	2025      	movs	r0, #37	; 0x25
 80021f2:	f001 fd7e 	bl	8003cf2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80021f6:	e0bf      	b.n	8002378 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a65      	ldr	r2, [pc, #404]	; (8002394 <HAL_UART_MspInit+0x2a4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d17a      	bne.n	80022f8 <HAL_UART_MspInit+0x208>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002202:	2302      	movs	r3, #2
 8002204:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002206:	2300      	movs	r3, #0
 8002208:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800220a:	f107 0320 	add.w	r3, r7, #32
 800220e:	4618      	mov	r0, r3
 8002210:	f003 f83c 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_UART_MspInit+0x12e>
      Error_Handler();
 800221a:	f7ff fc48 	bl	8001aae <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800221e:	4b59      	ldr	r3, [pc, #356]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002222:	4a58      	ldr	r2, [pc, #352]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002228:	6593      	str	r3, [r2, #88]	; 0x58
 800222a:	4b56      	ldr	r3, [pc, #344]	; (8002384 <HAL_UART_MspInit+0x294>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002236:	4b53      	ldr	r3, [pc, #332]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223a:	4a52      	ldr	r2, [pc, #328]	; (8002384 <HAL_UART_MspInit+0x294>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002242:	4b50      	ldr	r3, [pc, #320]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IoT_CTS_Pin|IoT_RTS_Pin|IoT_RX_Pin;
 800224e:	230b      	movs	r3, #11
 8002250:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225e:	2303      	movs	r3, #3
 8002260:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002264:	2307      	movs	r3, #7
 8002266:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800226e:	4619      	mov	r1, r3
 8002270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002274:	f001 ffce 	bl	8004214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IoT_TX_Pin;
 8002278:	2304      	movs	r3, #4
 800227a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002282:	2301      	movs	r3, #1
 8002284:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800228e:	2307      	movs	r3, #7
 8002290:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(IoT_TX_GPIO_Port, &GPIO_InitStruct);
 8002294:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002298:	4619      	mov	r1, r3
 800229a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800229e:	f001 ffb9 	bl	8004214 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80022a2:	4b3d      	ldr	r3, [pc, #244]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022a4:	4a3d      	ldr	r2, [pc, #244]	; (800239c <HAL_UART_MspInit+0x2ac>)
 80022a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80022a8:	4b3b      	ldr	r3, [pc, #236]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022aa:	2202      	movs	r2, #2
 80022ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022b4:	4b38      	ldr	r3, [pc, #224]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022ba:	4b37      	ldr	r3, [pc, #220]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022bc:	2280      	movs	r2, #128	; 0x80
 80022be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022c0:	4b35      	ldr	r3, [pc, #212]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022c6:	4b34      	ldr	r3, [pc, #208]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022cc:	4b32      	ldr	r3, [pc, #200]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80022d2:	4b31      	ldr	r3, [pc, #196]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022da:	482f      	ldr	r0, [pc, #188]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022dc:	f001 fd24 	bl	8003d28 <HAL_DMA_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_UART_MspInit+0x1fa>
      Error_Handler();
 80022e6:	f7ff fbe2 	bl	8001aae <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a2a      	ldr	r2, [pc, #168]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022ee:	671a      	str	r2, [r3, #112]	; 0x70
 80022f0:	4a29      	ldr	r2, [pc, #164]	; (8002398 <HAL_UART_MspInit+0x2a8>)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80022f6:	e03f      	b.n	8002378 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART3)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a28      	ldr	r2, [pc, #160]	; (80023a0 <HAL_UART_MspInit+0x2b0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d13a      	bne.n	8002378 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002302:	2304      	movs	r3, #4
 8002304:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002306:	2300      	movs	r3, #0
 8002308:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800230a:	f107 0320 	add.w	r3, r7, #32
 800230e:	4618      	mov	r0, r3
 8002310:	f002 ffbc 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_UART_MspInit+0x22e>
      Error_Handler();
 800231a:	f7ff fbc8 	bl	8001aae <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800231e:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002322:	4a18      	ldr	r2, [pc, #96]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002328:	6593      	str	r3, [r2, #88]	; 0x58
 800232a:	4b16      	ldr	r3, [pc, #88]	; (8002384 <HAL_UART_MspInit+0x294>)
 800232c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002336:	4b13      	ldr	r3, [pc, #76]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233a:	4a12      	ldr	r2, [pc, #72]	; (8002384 <HAL_UART_MspInit+0x294>)
 800233c:	f043 0304 	orr.w	r3, r3, #4
 8002340:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002342:	4b10      	ldr	r3, [pc, #64]	; (8002384 <HAL_UART_MspInit+0x294>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002346:	f003 0304 	and.w	r3, r3, #4
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 800234e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002352:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002354:	2302      	movs	r3, #2
 8002356:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002360:	2303      	movs	r3, #3
 8002362:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002366:	2307      	movs	r3, #7
 8002368:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800236c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002370:	4619      	mov	r1, r3
 8002372:	480c      	ldr	r0, [pc, #48]	; (80023a4 <HAL_UART_MspInit+0x2b4>)
 8002374:	f001 ff4e 	bl	8004214 <HAL_GPIO_Init>
}
 8002378:	bf00      	nop
 800237a:	3790      	adds	r7, #144	; 0x90
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40013800 	.word	0x40013800
 8002384:	40021000 	.word	0x40021000
 8002388:	48000400 	.word	0x48000400
 800238c:	20000428 	.word	0x20000428
 8002390:	40020058 	.word	0x40020058
 8002394:	40004400 	.word	0x40004400
 8002398:	20000470 	.word	0x20000470
 800239c:	4002006c 	.word	0x4002006c
 80023a0:	40004800 	.word	0x40004800
 80023a4:	48000800 	.word	0x48000800

080023a8 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	if(huart == KLINE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a0b      	ldr	r2, [pc, #44]	; (80023e0 <HAL_UART_RxCpltCallback+0x38>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d102      	bne.n	80023be <HAL_UART_RxCpltCallback+0x16>
	{
		kline_rx_callback();
 80023b8:	f7fe fc46 	bl	8000c48 <kline_rx_callback>
	}
	else if (huart == GPS)
	{
		gps_rx_callback();
	}
}
 80023bc:	e00c      	b.n	80023d8 <HAL_UART_RxCpltCallback+0x30>
	else if (huart == NB)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a08      	ldr	r2, [pc, #32]	; (80023e4 <HAL_UART_RxCpltCallback+0x3c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d102      	bne.n	80023cc <HAL_UART_RxCpltCallback+0x24>
		nb_rx_callback();
 80023c6:	f000 f8a7 	bl	8002518 <nb_rx_callback>
}
 80023ca:	e005      	b.n	80023d8 <HAL_UART_RxCpltCallback+0x30>
	else if (huart == GPS)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a06      	ldr	r2, [pc, #24]	; (80023e8 <HAL_UART_RxCpltCallback+0x40>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d101      	bne.n	80023d8 <HAL_UART_RxCpltCallback+0x30>
		gps_rx_callback();
 80023d4:	f000 f8ac 	bl	8002530 <gps_rx_callback>
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	2000029c 	.word	0x2000029c
 80023e4:	20000320 	.word	0x20000320
 80023e8:	200003a4 	.word	0x200003a4

080023ec <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
	nb_rx_callback();
 80023f8:	f000 f88e 	bl	8002518 <nb_rx_callback>
}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	__NOP();
 800240c:	bf00      	nop
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800241c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002454 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002420:	f7ff fcd6 	bl	8001dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002424:	480c      	ldr	r0, [pc, #48]	; (8002458 <LoopForever+0x6>)
  ldr r1, =_edata
 8002426:	490d      	ldr	r1, [pc, #52]	; (800245c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002428:	4a0d      	ldr	r2, [pc, #52]	; (8002460 <LoopForever+0xe>)
  movs r3, #0
 800242a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800242c:	e002      	b.n	8002434 <LoopCopyDataInit>

0800242e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800242e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002432:	3304      	adds	r3, #4

08002434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002438:	d3f9      	bcc.n	800242e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243a:	4a0a      	ldr	r2, [pc, #40]	; (8002464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800243c:	4c0a      	ldr	r4, [pc, #40]	; (8002468 <LoopForever+0x16>)
  movs r3, #0
 800243e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002440:	e001      	b.n	8002446 <LoopFillZerobss>

08002442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002444:	3204      	adds	r2, #4

08002446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002448:	d3fb      	bcc.n	8002442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800244a:	f005 f8e9 	bl	8007620 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800244e:	f7ff faa1 	bl	8001994 <main>

08002452 <LoopForever>:

LoopForever:
    b LoopForever
 8002452:	e7fe      	b.n	8002452 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002454:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800245c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002460:	08008bcc 	.word	0x08008bcc
  ldr r2, =_sbss
 8002464:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002468:	20000aac 	.word	0x20000aac

0800246c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800246c:	e7fe      	b.n	800246c <ADC1_IRQHandler>
	...

08002470 <module_init>:
static void clear_rx_buff(void);
static void power_on(void);
static void power_off(void);
//TODO
uint8_t module_init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
	power_on();
 8002474:	f000 f89c 	bl	80025b0 <power_on>
	send_command("AT\r\n", "OK\r\n", 1000, NB);
 8002478:	4b08      	ldr	r3, [pc, #32]	; (800249c <module_init+0x2c>)
 800247a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800247e:	4908      	ldr	r1, [pc, #32]	; (80024a0 <module_init+0x30>)
 8002480:	4808      	ldr	r0, [pc, #32]	; (80024a4 <module_init+0x34>)
 8002482:	f000 f813 	bl	80024ac <send_command>
	send_command("ATI\r\n", "OK\r\n", 1000, NB);
 8002486:	4b05      	ldr	r3, [pc, #20]	; (800249c <module_init+0x2c>)
 8002488:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800248c:	4904      	ldr	r1, [pc, #16]	; (80024a0 <module_init+0x30>)
 800248e:	4806      	ldr	r0, [pc, #24]	; (80024a8 <module_init+0x38>)
 8002490:	f000 f80c 	bl	80024ac <send_command>
//	power_off();
	return 1;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000320 	.word	0x20000320
 80024a0:	08008880 	.word	0x08008880
 80024a4:	08008888 	.word	0x08008888
 80024a8:	08008890 	.word	0x08008890

080024ac <send_command>:

uint8_t send_command(char *command, char *reply, uint16_t timeout, UART_HandleTypeDef *interface)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	4613      	mov	r3, r2
 80024ba:	80fb      	strh	r3, [r7, #6]
	module.received = 0;
 80024bc:	4b14      	ldr	r3, [pc, #80]	; (8002510 <send_command+0x64>)
 80024be:	2200      	movs	r2, #0
 80024c0:	705a      	strb	r2, [r3, #1]
//	wake_up();
	clear_rx_buff();
 80024c2:	f000 f889 	bl	80025d8 <clear_rx_buff>
	uint8_t length = strlen(command);
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f7fd fe82 	bl	80001d0 <strlen>
 80024cc:	4603      	mov	r3, r0
 80024ce:	75fb      	strb	r3, [r7, #23]
	HAL_UARTEx_ReceiveToIdle_DMA(interface, rx_buff, 200);
 80024d0:	22c8      	movs	r2, #200	; 0xc8
 80024d2:	4910      	ldr	r1, [pc, #64]	; (8002514 <send_command+0x68>)
 80024d4:	6838      	ldr	r0, [r7, #0]
 80024d6:	f005 f842 	bl	800755e <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UART_Transmit(interface, (unsigned char *)command, length, timeout);
 80024da:	7dfb      	ldrb	r3, [r7, #23]
 80024dc:	b29a      	uxth	r2, r3
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	68f9      	ldr	r1, [r7, #12]
 80024e2:	6838      	ldr	r0, [r7, #0]
 80024e4:	f003 fe42 	bl	800616c <HAL_UART_Transmit>

	while(module.received == 0)
 80024e8:	e000      	b.n	80024ec <send_command+0x40>
	{
		__NOP();
 80024ea:	bf00      	nop
	while(module.received == 0)
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <send_command+0x64>)
 80024ee:	785b      	ldrb	r3, [r3, #1]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0fa      	beq.n	80024ea <send_command+0x3e>
	}
	if(strstr((char *)rx_buff, reply) != NULL)
 80024f4:	68b9      	ldr	r1, [r7, #8]
 80024f6:	4807      	ldr	r0, [pc, #28]	; (8002514 <send_command+0x68>)
 80024f8:	f005 f8be 	bl	8007678 <strstr>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <send_command+0x5a>
	{
		return TRUE;
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <send_command+0x5c>
	}
	return FALSE;
 8002506:	2300      	movs	r3, #0

}
 8002508:	4618      	mov	r0, r3
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	200001f8 	.word	0x200001f8
 8002514:	200004b8 	.word	0x200004b8

08002518 <nb_rx_callback>:

void nb_rx_callback(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
	module.received = 1;
 800251c:	4b03      	ldr	r3, [pc, #12]	; (800252c <nb_rx_callback+0x14>)
 800251e:	2201      	movs	r2, #1
 8002520:	705a      	strb	r2, [r3, #1]
}
 8002522:	bf00      	nop
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	200001f8 	.word	0x200001f8

08002530 <gps_rx_callback>:
//TODO
void gps_rx_callback(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0

}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <check_signal>:
		}
	}
	return 9;
}
uint8_t check_signal(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
	if(send_command("AT+CSQ\r\n","OK\r\n",1000,NB))
 8002546:	4b14      	ldr	r3, [pc, #80]	; (8002598 <check_signal+0x58>)
 8002548:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800254c:	4913      	ldr	r1, [pc, #76]	; (800259c <check_signal+0x5c>)
 800254e:	4814      	ldr	r0, [pc, #80]	; (80025a0 <check_signal+0x60>)
 8002550:	f7ff ffac 	bl	80024ac <send_command>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d019      	beq.n	800258e <check_signal+0x4e>
	{
		char *token = strtok((char *)rx_buff, " ");
 800255a:	4912      	ldr	r1, [pc, #72]	; (80025a4 <check_signal+0x64>)
 800255c:	4812      	ldr	r0, [pc, #72]	; (80025a8 <check_signal+0x68>)
 800255e:	f005 f8a1 	bl	80076a4 <strtok>
 8002562:	60f8      	str	r0, [r7, #12]
		if(token)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d011      	beq.n	800258e <check_signal+0x4e>
		{
			token = strtok(NULL,",");
 800256a:	4910      	ldr	r1, [pc, #64]	; (80025ac <check_signal+0x6c>)
 800256c:	2000      	movs	r0, #0
 800256e:	f005 f899 	bl	80076a4 <strtok>
 8002572:	60f8      	str	r0, [r7, #12]
			if(token)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d009      	beq.n	800258e <check_signal+0x4e>
			{
				char *ptr;
				uint8_t rssi = strtol(token, &ptr, 10);
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	220a      	movs	r2, #10
 800257e:	4619      	mov	r1, r3
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f005 f96d 	bl	8007860 <strtol>
 8002586:	4603      	mov	r3, r0
 8002588:	72fb      	strb	r3, [r7, #11]
				return rssi;
 800258a:	7afb      	ldrb	r3, [r7, #11]
 800258c:	e000      	b.n	8002590 <check_signal+0x50>
			}
		}
	}
	return FALSE;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20000320 	.word	0x20000320
 800259c:	08008880 	.word	0x08008880
 80025a0:	080088b0 	.word	0x080088b0
 80025a4:	080088a4 	.word	0x080088a4
 80025a8:	200004b8 	.word	0x200004b8
 80025ac:	080088a8 	.word	0x080088a8

080025b0 <power_on>:
	}
	return FALSE;
}

static void power_on(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IoT_PWR_GPIO_Port, IoT_PWR_Pin, GPIO_PIN_SET);
 80025b4:	2201      	movs	r2, #1
 80025b6:	2120      	movs	r1, #32
 80025b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025bc:	f001 ffa4 	bl	8004508 <HAL_GPIO_WritePin>
	HAL_Delay(600);
 80025c0:	f44f 7016 	mov.w	r0, #600	; 0x258
 80025c4:	f000 f88e 	bl	80026e4 <HAL_Delay>
	HAL_GPIO_WritePin(IoT_PWR_GPIO_Port, IoT_PWR_Pin, GPIO_PIN_RESET);
 80025c8:	2200      	movs	r2, #0
 80025ca:	2120      	movs	r1, #32
 80025cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d0:	f001 ff9a 	bl	8004508 <HAL_GPIO_WritePin>
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <clear_rx_buff>:
	HAL_Delay(1000);
	HAL_GPIO_WritePin(IoT_PWR_GPIO_Port, IoT_PWR_Pin, GPIO_PIN_RESET);
}

static void clear_rx_buff(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
	rx_index = 0;
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <clear_rx_buff+0x1c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
	memset(rx_buff, 0, sizeof(rx_buff));
 80025e2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80025e6:	2100      	movs	r1, #0
 80025e8:	4803      	ldr	r0, [pc, #12]	; (80025f8 <clear_rx_buff+0x20>)
 80025ea:	f005 f83d 	bl	8007668 <memset>
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000a94 	.word	0x20000a94
 80025f8:	200004b8 	.word	0x200004b8

080025fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002606:	2003      	movs	r0, #3
 8002608:	f001 fb4c 	bl	8003ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800260c:	200f      	movs	r0, #15
 800260e:	f000 f80d 	bl	800262c <HAL_InitTick>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d002      	beq.n	800261e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	71fb      	strb	r3, [r7, #7]
 800261c:	e001      	b.n	8002622 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800261e:	f7ff fa4b 	bl	8001ab8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002622:	79fb      	ldrb	r3, [r7, #7]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002638:	4b17      	ldr	r3, [pc, #92]	; (8002698 <HAL_InitTick+0x6c>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d023      	beq.n	8002688 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002640:	4b16      	ldr	r3, [pc, #88]	; (800269c <HAL_InitTick+0x70>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b14      	ldr	r3, [pc, #80]	; (8002698 <HAL_InitTick+0x6c>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	4618      	mov	r0, r3
 8002658:	f001 fb59 	bl	8003d0e <HAL_SYSTICK_Config>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10f      	bne.n	8002682 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b0f      	cmp	r3, #15
 8002666:	d809      	bhi.n	800267c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002668:	2200      	movs	r2, #0
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f001 fb23 	bl	8003cba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002674:	4a0a      	ldr	r2, [pc, #40]	; (80026a0 <HAL_InitTick+0x74>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e007      	b.n	800268c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	73fb      	strb	r3, [r7, #15]
 8002680:	e004      	b.n	800268c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	73fb      	strb	r3, [r7, #15]
 8002686:	e001      	b.n	800268c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000008 	.word	0x20000008
 800269c:	20000000 	.word	0x20000000
 80026a0:	20000004 	.word	0x20000004

080026a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_IncTick+0x20>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	461a      	mov	r2, r3
 80026ae:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <HAL_IncTick+0x24>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4413      	add	r3, r2
 80026b4:	4a04      	ldr	r2, [pc, #16]	; (80026c8 <HAL_IncTick+0x24>)
 80026b6:	6013      	str	r3, [r2, #0]
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000008 	.word	0x20000008
 80026c8:	20000a98 	.word	0x20000a98

080026cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return uwTick;
 80026d0:	4b03      	ldr	r3, [pc, #12]	; (80026e0 <HAL_GetTick+0x14>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000a98 	.word	0x20000a98

080026e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026ec:	f7ff ffee 	bl	80026cc <HAL_GetTick>
 80026f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026fc:	d005      	beq.n	800270a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80026fe:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <HAL_Delay+0x44>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	461a      	mov	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4413      	add	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800270a:	bf00      	nop
 800270c:	f7ff ffde 	bl	80026cc <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	429a      	cmp	r2, r3
 800271a:	d8f7      	bhi.n	800270c <HAL_Delay+0x28>
  {
  }
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000008 	.word	0x20000008

0800272c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	431a      	orrs	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	609a      	str	r2, [r3, #8]
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	609a      	str	r2, [r3, #8]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3360      	adds	r3, #96	; 0x60
 80027a6:	461a      	mov	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <LL_ADC_SetOffset+0x44>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027cc:	bf00      	nop
 80027ce:	371c      	adds	r7, #28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	03fff000 	.word	0x03fff000

080027dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3360      	adds	r3, #96	; 0x60
 80027ea:	461a      	mov	r2, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3360      	adds	r3, #96	; 0x60
 8002818:	461a      	mov	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	431a      	orrs	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002832:	bf00      	nop
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800283e:	b480      	push	{r7}
 8002840:	b087      	sub	sp, #28
 8002842:	af00      	add	r7, sp, #0
 8002844:	60f8      	str	r0, [r7, #12]
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3330      	adds	r3, #48	; 0x30
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	0a1b      	lsrs	r3, r3, #8
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	f003 030c 	and.w	r3, r3, #12
 800285a:	4413      	add	r3, r2
 800285c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	211f      	movs	r1, #31
 800286a:	fa01 f303 	lsl.w	r3, r1, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	401a      	ands	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0e9b      	lsrs	r3, r3, #26
 8002876:	f003 011f 	and.w	r1, r3, #31
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002896:	b480      	push	{r7}
 8002898:	b087      	sub	sp, #28
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3314      	adds	r3, #20
 80028a6:	461a      	mov	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	0e5b      	lsrs	r3, r3, #25
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	0d1b      	lsrs	r3, r3, #20
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	2107      	movs	r1, #7
 80028c4:	fa01 f303 	lsl.w	r3, r1, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	401a      	ands	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	0d1b      	lsrs	r3, r3, #20
 80028d0:	f003 031f 	and.w	r3, r3, #31
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	fa01 f303 	lsl.w	r3, r1, r3
 80028da:	431a      	orrs	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80028e0:	bf00      	nop
 80028e2:	371c      	adds	r7, #28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002904:	43db      	mvns	r3, r3
 8002906:	401a      	ands	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f003 0318 	and.w	r3, r3, #24
 800290e:	4908      	ldr	r1, [pc, #32]	; (8002930 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002910:	40d9      	lsrs	r1, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	400b      	ands	r3, r1
 8002916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800291a:	431a      	orrs	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002922:	bf00      	nop
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	0007ffff 	.word	0x0007ffff

08002934 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002944:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6093      	str	r3, [r2, #8]
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002968:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800296c:	d101      	bne.n	8002972 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002990:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002994:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029bc:	d101      	bne.n	80029c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <LL_ADC_IsEnabled+0x18>
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <LL_ADC_IsEnabled+0x1a>
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d101      	bne.n	8002a0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f003 0308 	and.w	r3, r3, #8
 8002a2c:	2b08      	cmp	r3, #8
 8002a2e:	d101      	bne.n	8002a34 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
	...

08002a44 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e12c      	b.n	8002cb8 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d109      	bne.n	8002a80 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f7fe fe0b 	bl	8001688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff67 	bl	8002958 <LL_ADC_IsDeepPowerDownEnabled>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d004      	beq.n	8002a9a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff ff4d 	bl	8002934 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff ff82 	bl	80029a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d115      	bne.n	8002ad6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff ff66 	bl	8002980 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ab4:	4b82      	ldr	r3, [pc, #520]	; (8002cc0 <HAL_ADC_Init+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	4a82      	ldr	r2, [pc, #520]	; (8002cc4 <HAL_ADC_Init+0x280>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	099b      	lsrs	r3, r3, #6
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ac8:	e002      	b.n	8002ad0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f9      	bne.n	8002aca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff ff64 	bl	80029a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10d      	bne.n	8002b02 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aea:	f043 0210 	orr.w	r2, r3, #16
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af6:	f043 0201 	orr.w	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff ff75 	bl	80029f6 <LL_ADC_REG_IsConversionOngoing>
 8002b0c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b12:	f003 0310 	and.w	r3, r3, #16
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 80c5 	bne.w	8002ca6 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f040 80c1 	bne.w	8002ca6 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b28:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b2c:	f043 0202 	orr.w	r2, r3, #2
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff ff49 	bl	80029d0 <LL_ADC_IsEnabled>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d10b      	bne.n	8002b5c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b44:	4860      	ldr	r0, [pc, #384]	; (8002cc8 <HAL_ADC_Init+0x284>)
 8002b46:	f7ff ff43 	bl	80029d0 <LL_ADC_IsEnabled>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4619      	mov	r1, r3
 8002b56:	485d      	ldr	r0, [pc, #372]	; (8002ccc <HAL_ADC_Init+0x288>)
 8002b58:	f7ff fde8 	bl	800272c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	7e5b      	ldrb	r3, [r3, #25]
 8002b60:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b66:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b6c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b72:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b7a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d106      	bne.n	8002b98 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	045b      	lsls	r3, r3, #17
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d009      	beq.n	8002bb4 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	4b45      	ldr	r3, [pc, #276]	; (8002cd0 <HAL_ADC_Init+0x28c>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	6812      	ldr	r2, [r2, #0]
 8002bc2:	69b9      	ldr	r1, [r7, #24]
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff ff12 	bl	80029f6 <LL_ADC_REG_IsConversionOngoing>
 8002bd2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff1f 	bl	8002a1c <LL_ADC_INJ_IsConversionOngoing>
 8002bde:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d13d      	bne.n	8002c62 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d13a      	bne.n	8002c62 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002bf8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c08:	f023 0302 	bic.w	r3, r3, #2
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	69b9      	ldr	r1, [r7, #24]
 8002c12:	430b      	orrs	r3, r1
 8002c14:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d118      	bne.n	8002c52 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c2a:	f023 0304 	bic.w	r3, r3, #4
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c36:	4311      	orrs	r1, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002c3c:	4311      	orrs	r1, r2
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c42:	430a      	orrs	r2, r1
 8002c44:	431a      	orrs	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	611a      	str	r2, [r3, #16]
 8002c50:	e007      	b.n	8002c62 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0201 	bic.w	r2, r2, #1
 8002c60:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d10c      	bne.n	8002c84 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c70:	f023 010f 	bic.w	r1, r3, #15
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	1e5a      	subs	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	631a      	str	r2, [r3, #48]	; 0x30
 8002c82:	e007      	b.n	8002c94 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 020f 	bic.w	r2, r2, #15
 8002c92:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c98:	f023 0303 	bic.w	r3, r3, #3
 8002c9c:	f043 0201 	orr.w	r2, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	655a      	str	r2, [r3, #84]	; 0x54
 8002ca4:	e007      	b.n	8002cb6 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002caa:	f043 0210 	orr.w	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3720      	adds	r7, #32
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	053e2d63 	.word	0x053e2d63
 8002cc8:	50040000 	.word	0x50040000
 8002ccc:	50040300 	.word	0x50040300
 8002cd0:	fff0c007 	.word	0xfff0c007

08002cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b0b6      	sub	sp, #216	; 0xd8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x22>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e3b9      	b.n	800346a <HAL_ADC_ConfigChannel+0x796>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fe77 	bl	80029f6 <LL_ADC_REG_IsConversionOngoing>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f040 839e 	bne.w	800344c <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b05      	cmp	r3, #5
 8002d16:	d824      	bhi.n	8002d62 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	3b02      	subs	r3, #2
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d81b      	bhi.n	8002d5a <HAL_ADC_ConfigChannel+0x86>
 8002d22:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <HAL_ADC_ConfigChannel+0x54>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002d39 	.word	0x08002d39
 8002d2c:	08002d41 	.word	0x08002d41
 8002d30:	08002d49 	.word	0x08002d49
 8002d34:	08002d51 	.word	0x08002d51
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	605a      	str	r2, [r3, #4]
          break;
 8002d3e:	e011      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2212      	movs	r2, #18
 8002d44:	605a      	str	r2, [r3, #4]
          break;
 8002d46:	e00d      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	2218      	movs	r2, #24
 8002d4c:	605a      	str	r2, [r3, #4]
          break;
 8002d4e:	e009      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d56:	605a      	str	r2, [r3, #4]
          break;
 8002d58:	e004      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2206      	movs	r2, #6
 8002d5e:	605a      	str	r2, [r3, #4]
          break;
 8002d60:	e000      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002d62:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	6859      	ldr	r1, [r3, #4]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	461a      	mov	r2, r3
 8002d72:	f7ff fd64 	bl	800283e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fe3b 	bl	80029f6 <LL_ADC_REG_IsConversionOngoing>
 8002d80:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fe47 	bl	8002a1c <LL_ADC_INJ_IsConversionOngoing>
 8002d8e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 81a6 	bne.w	80030e8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f040 81a1 	bne.w	80030e8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6818      	ldr	r0, [r3, #0]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	6819      	ldr	r1, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f7ff fd6f 	bl	8002896 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	695a      	ldr	r2, [r3, #20]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	08db      	lsrs	r3, r3, #3
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d00a      	beq.n	8002df0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	6919      	ldr	r1, [r3, #16]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002dea:	f7ff fcd3 	bl	8002794 <LL_ADC_SetOffset>
 8002dee:	e17b      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fcf0 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10a      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x148>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fce5 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	f003 021f 	and.w	r2, r3, #31
 8002e1a:	e01e      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x186>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fcda 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002e32:	fa93 f3a3 	rbit	r3, r3
 8002e36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002e4a:	2320      	movs	r3, #32
 8002e4c:	e004      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002e4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d105      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x19e>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	0e9b      	lsrs	r3, r3, #26
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	e018      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x1d0>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002e96:	2320      	movs	r3, #32
 8002e98:	e004      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002e9e:	fab3 f383 	clz	r3, r3
 8002ea2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d106      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2200      	movs	r2, #0
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff fca9 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2101      	movs	r1, #1
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fc8d 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x20e>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fc82 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	0e9b      	lsrs	r3, r3, #26
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	e01e      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x24c>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fc77 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002f00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002f08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002f10:	2320      	movs	r3, #32
 8002f12:	e004      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002f14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x264>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	e018      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x296>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f44:	fa93 f3a3 	rbit	r3, r3
 8002f48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002f50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002f5c:	2320      	movs	r3, #32
 8002f5e:	e004      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d106      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2200      	movs	r2, #0
 8002f74:	2101      	movs	r1, #1
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fc46 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2102      	movs	r1, #2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fc2a 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10a      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x2d4>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2102      	movs	r1, #2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fc1f 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	0e9b      	lsrs	r3, r3, #26
 8002fa2:	f003 021f 	and.w	r2, r3, #31
 8002fa6:	e01e      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x312>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2102      	movs	r1, #2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff fc14 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	e004      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002fda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d105      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x32a>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	0e9b      	lsrs	r3, r3, #26
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	e016      	b.n	800302c <HAL_ADC_ConfigChannel+0x358>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003010:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003012:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003016:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800301e:	2320      	movs	r3, #32
 8003020:	e004      	b.n	800302c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003022:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800302c:	429a      	cmp	r2, r3
 800302e:	d106      	bne.n	800303e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2200      	movs	r2, #0
 8003036:	2102      	movs	r1, #2
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff fbe5 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2103      	movs	r1, #3
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff fbc9 	bl	80027dc <LL_ADC_GetOffsetChannel>
 800304a:	4603      	mov	r3, r0
 800304c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10a      	bne.n	800306a <HAL_ADC_ConfigChannel+0x396>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2103      	movs	r1, #3
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fbbe 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003060:	4603      	mov	r3, r0
 8003062:	0e9b      	lsrs	r3, r3, #26
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	e017      	b.n	800309a <HAL_ADC_ConfigChannel+0x3c6>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2103      	movs	r1, #3
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fbb3 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003076:	4603      	mov	r3, r0
 8003078:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003082:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003084:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003086:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e003      	b.n	8003098 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003090:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d105      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x3de>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	0e9b      	lsrs	r3, r3, #26
 80030ac:	f003 031f 	and.w	r3, r3, #31
 80030b0:	e011      	b.n	80030d6 <HAL_ADC_ConfigChannel+0x402>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030ba:	fa93 f3a3 	rbit	r3, r3
 80030be:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80030c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80030c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80030ca:	2320      	movs	r3, #32
 80030cc:	e003      	b.n	80030d6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80030ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030d0:	fab3 f383 	clz	r3, r3
 80030d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d106      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2200      	movs	r2, #0
 80030e0:	2103      	movs	r1, #3
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fb90 	bl	8002808 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fc6f 	bl	80029d0 <LL_ADC_IsEnabled>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f040 813f 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	6819      	ldr	r1, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	461a      	mov	r2, r3
 8003108:	f7ff fbf0 	bl	80028ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4a8e      	ldr	r2, [pc, #568]	; (800334c <HAL_ADC_ConfigChannel+0x678>)
 8003112:	4293      	cmp	r3, r2
 8003114:	f040 8130 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10b      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x46c>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	0e9b      	lsrs	r3, r3, #26
 800312e:	3301      	adds	r3, #1
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	2b09      	cmp	r3, #9
 8003136:	bf94      	ite	ls
 8003138:	2301      	movls	r3, #1
 800313a:	2300      	movhi	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e019      	b.n	8003174 <HAL_ADC_ConfigChannel+0x4a0>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800314e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003150:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003152:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003158:	2320      	movs	r3, #32
 800315a:	e003      	b.n	8003164 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800315c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800315e:	fab3 f383 	clz	r3, r3
 8003162:	b2db      	uxtb	r3, r3
 8003164:	3301      	adds	r3, #1
 8003166:	f003 031f 	and.w	r3, r3, #31
 800316a:	2b09      	cmp	r3, #9
 800316c:	bf94      	ite	ls
 800316e:	2301      	movls	r3, #1
 8003170:	2300      	movhi	r3, #0
 8003172:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003174:	2b00      	cmp	r3, #0
 8003176:	d079      	beq.n	800326c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d107      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x4c0>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0e9b      	lsrs	r3, r3, #26
 800318a:	3301      	adds	r3, #1
 800318c:	069b      	lsls	r3, r3, #26
 800318e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003192:	e015      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x4ec>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800319c:	fa93 f3a3 	rbit	r3, r3
 80031a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80031a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80031ac:	2320      	movs	r3, #32
 80031ae:	e003      	b.n	80031b8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80031b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b2:	fab3 f383 	clz	r3, r3
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	3301      	adds	r3, #1
 80031ba:	069b      	lsls	r3, r3, #26
 80031bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x50c>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	0e9b      	lsrs	r3, r3, #26
 80031d2:	3301      	adds	r3, #1
 80031d4:	f003 031f 	and.w	r3, r3, #31
 80031d8:	2101      	movs	r1, #1
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	e017      	b.n	8003210 <HAL_ADC_ConfigChannel+0x53c>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031e8:	fa93 f3a3 	rbit	r3, r3
 80031ec:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80031ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80031f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80031f8:	2320      	movs	r3, #32
 80031fa:	e003      	b.n	8003204 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80031fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031fe:	fab3 f383 	clz	r3, r3
 8003202:	b2db      	uxtb	r3, r3
 8003204:	3301      	adds	r3, #1
 8003206:	f003 031f 	and.w	r3, r3, #31
 800320a:	2101      	movs	r1, #1
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	ea42 0103 	orr.w	r1, r2, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10a      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x562>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	0e9b      	lsrs	r3, r3, #26
 8003226:	3301      	adds	r3, #1
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4613      	mov	r3, r2
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	4413      	add	r3, r2
 8003232:	051b      	lsls	r3, r3, #20
 8003234:	e018      	b.n	8003268 <HAL_ADC_ConfigChannel+0x594>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800323e:	fa93 f3a3 	rbit	r3, r3
 8003242:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003246:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800324e:	2320      	movs	r3, #32
 8003250:	e003      	b.n	800325a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003254:	fab3 f383 	clz	r3, r3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	3301      	adds	r3, #1
 800325c:	f003 021f 	and.w	r2, r3, #31
 8003260:	4613      	mov	r3, r2
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	4413      	add	r3, r2
 8003266:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003268:	430b      	orrs	r3, r1
 800326a:	e080      	b.n	800336e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003274:	2b00      	cmp	r3, #0
 8003276:	d107      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x5b4>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	0e9b      	lsrs	r3, r3, #26
 800327e:	3301      	adds	r3, #1
 8003280:	069b      	lsls	r3, r3, #26
 8003282:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003286:	e015      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x5e0>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003290:	fa93 f3a3 	rbit	r3, r3
 8003294:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003298:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800329a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80032a0:	2320      	movs	r3, #32
 80032a2:	e003      	b.n	80032ac <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80032a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	3301      	adds	r3, #1
 80032ae:	069b      	lsls	r3, r3, #26
 80032b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d109      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x600>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0e9b      	lsrs	r3, r3, #26
 80032c6:	3301      	adds	r3, #1
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	2101      	movs	r1, #1
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	e017      	b.n	8003304 <HAL_ADC_ConfigChannel+0x630>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	fa93 f3a3 	rbit	r3, r3
 80032e0:	61fb      	str	r3, [r7, #28]
  return result;
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80032ec:	2320      	movs	r3, #32
 80032ee:	e003      	b.n	80032f8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	fab3 f383 	clz	r3, r3
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	f003 031f 	and.w	r3, r3, #31
 80032fe:	2101      	movs	r1, #1
 8003300:	fa01 f303 	lsl.w	r3, r1, r3
 8003304:	ea42 0103 	orr.w	r1, r2, r3
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x65c>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	0e9b      	lsrs	r3, r3, #26
 800331a:	3301      	adds	r3, #1
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	4613      	mov	r3, r2
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	4413      	add	r3, r2
 8003326:	3b1e      	subs	r3, #30
 8003328:	051b      	lsls	r3, r3, #20
 800332a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800332e:	e01d      	b.n	800336c <HAL_ADC_ConfigChannel+0x698>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	613b      	str	r3, [r7, #16]
  return result;
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d103      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003348:	2320      	movs	r3, #32
 800334a:	e005      	b.n	8003358 <HAL_ADC_ConfigChannel+0x684>
 800334c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	3301      	adds	r3, #1
 800335a:	f003 021f 	and.w	r2, r3, #31
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	3b1e      	subs	r3, #30
 8003366:	051b      	lsls	r3, r3, #20
 8003368:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800336c:	430b      	orrs	r3, r1
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	6892      	ldr	r2, [r2, #8]
 8003372:	4619      	mov	r1, r3
 8003374:	f7ff fa8f 	bl	8002896 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	4b3d      	ldr	r3, [pc, #244]	; (8003474 <HAL_ADC_ConfigChannel+0x7a0>)
 800337e:	4013      	ands	r3, r2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d06c      	beq.n	800345e <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003384:	483c      	ldr	r0, [pc, #240]	; (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 8003386:	f7ff f9f7 	bl	8002778 <LL_ADC_GetCommonPathInternalCh>
 800338a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a3a      	ldr	r2, [pc, #232]	; (800347c <HAL_ADC_ConfigChannel+0x7a8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d127      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003398:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800339c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d121      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a35      	ldr	r2, [pc, #212]	; (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d157      	bne.n	800345e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033b6:	4619      	mov	r1, r3
 80033b8:	482f      	ldr	r0, [pc, #188]	; (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 80033ba:	f7ff f9ca 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033be:	4b31      	ldr	r3, [pc, #196]	; (8003484 <HAL_ADC_ConfigChannel+0x7b0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	099b      	lsrs	r3, r3, #6
 80033c4:	4a30      	ldr	r2, [pc, #192]	; (8003488 <HAL_ADC_ConfigChannel+0x7b4>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	099b      	lsrs	r3, r3, #6
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033d8:	e002      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3b01      	subs	r3, #1
 80033de:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f9      	bne.n	80033da <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033e6:	e03a      	b.n	800345e <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a27      	ldr	r2, [pc, #156]	; (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d113      	bne.n	800341a <HAL_ADC_ConfigChannel+0x746>
 80033f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10d      	bne.n	800341a <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a1f      	ldr	r2, [pc, #124]	; (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d12a      	bne.n	800345e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003408:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800340c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003410:	4619      	mov	r1, r3
 8003412:	4819      	ldr	r0, [pc, #100]	; (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 8003414:	f7ff f99d 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003418:	e021      	b.n	800345e <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a1c      	ldr	r2, [pc, #112]	; (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d11c      	bne.n	800345e <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003428:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d116      	bne.n	800345e <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a12      	ldr	r2, [pc, #72]	; (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d111      	bne.n	800345e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800343a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800343e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003442:	4619      	mov	r1, r3
 8003444:	480c      	ldr	r0, [pc, #48]	; (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 8003446:	f7ff f984 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
 800344a:	e008      	b.n	800345e <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003450:	f043 0220 	orr.w	r2, r3, #32
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003466:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800346a:	4618      	mov	r0, r3
 800346c:	37d8      	adds	r7, #216	; 0xd8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	80080000 	.word	0x80080000
 8003478:	50040300 	.word	0x50040300
 800347c:	c7520000 	.word	0xc7520000
 8003480:	50040000 	.word	0x50040000
 8003484:	20000000 	.word	0x20000000
 8003488:	053e2d63 	.word	0x053e2d63
 800348c:	cb840000 	.word	0xcb840000
 8003490:	80000001 	.word	0x80000001

08003494 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003494:	b480      	push	{r7}
 8003496:	b087      	sub	sp, #28
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034a8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80034aa:	7dfb      	ldrb	r3, [r7, #23]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d003      	beq.n	80034b8 <HAL_CAN_GetRxMessage+0x24>
 80034b0:	7dfb      	ldrb	r3, [r7, #23]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f040 80f3 	bne.w	800369e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10e      	bne.n	80034dc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	f003 0303 	and.w	r3, r3, #3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d116      	bne.n	80034fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e0e7      	b.n	80036ac <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d107      	bne.n	80034fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e0d8      	b.n	80036ac <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	331b      	adds	r3, #27
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	4413      	add	r3, r2
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0204 	and.w	r2, r3, #4
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10c      	bne.n	8003532 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	331b      	adds	r3, #27
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	4413      	add	r3, r2
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	0d5b      	lsrs	r3, r3, #21
 8003528:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e00b      	b.n	800354a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	331b      	adds	r3, #27
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	4413      	add	r3, r2
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	08db      	lsrs	r3, r3, #3
 8003542:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	331b      	adds	r3, #27
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	4413      	add	r3, r2
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0202 	and.w	r2, r3, #2
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	331b      	adds	r3, #27
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	4413      	add	r3, r2
 800356c:	3304      	adds	r3, #4
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 020f 	and.w	r2, r3, #15
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	331b      	adds	r3, #27
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	4413      	add	r3, r2
 8003584:	3304      	adds	r3, #4
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	0a1b      	lsrs	r3, r3, #8
 800358a:	b2da      	uxtb	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	331b      	adds	r3, #27
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	4413      	add	r3, r2
 800359c:	3304      	adds	r3, #4
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	4413      	add	r3, r2
 80035b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	0a1a      	lsrs	r2, r3, #8
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	3301      	adds	r3, #1
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	4413      	add	r3, r2
 80035e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	0c1a      	lsrs	r2, r3, #16
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	3302      	adds	r3, #2
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	4413      	add	r3, r2
 80035fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	0e1a      	lsrs	r2, r3, #24
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	3303      	adds	r3, #3
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	4413      	add	r3, r2
 8003616:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	3304      	adds	r3, #4
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	4413      	add	r3, r2
 800362e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	0a1a      	lsrs	r2, r3, #8
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	3305      	adds	r3, #5
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	4413      	add	r3, r2
 8003648:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	0c1a      	lsrs	r2, r3, #16
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	3306      	adds	r3, #6
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	4413      	add	r3, r2
 8003662:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	0e1a      	lsrs	r2, r3, #24
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	3307      	adds	r3, #7
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d108      	bne.n	800368a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0220 	orr.w	r2, r2, #32
 8003686:	60da      	str	r2, [r3, #12]
 8003688:	e007      	b.n	800369a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0220 	orr.w	r2, r2, #32
 8003698:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800369a:	2300      	movs	r3, #0
 800369c:	e006      	b.n	80036ac <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
  }
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	371c      	adds	r7, #28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	; 0x28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80036c0:	2300      	movs	r3, #0
 80036c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d07c      	beq.n	80037f8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d023      	beq.n	8003750 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2201      	movs	r2, #1
 800370e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f983 	bl	8003a26 <HAL_CAN_TxMailbox0CompleteCallback>
 8003720:	e016      	b.n	8003750 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d004      	beq.n	8003736 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003732:	627b      	str	r3, [r7, #36]	; 0x24
 8003734:	e00c      	b.n	8003750 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
 8003748:	e002      	b.n	8003750 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f989 	bl	8003a62 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d024      	beq.n	80037a4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003762:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f963 	bl	8003a3a <HAL_CAN_TxMailbox1CompleteCallback>
 8003774:	e016      	b.n	80037a4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800377c:	2b00      	cmp	r3, #0
 800377e:	d004      	beq.n	800378a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003786:	627b      	str	r3, [r7, #36]	; 0x24
 8003788:	e00c      	b.n	80037a4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003790:	2b00      	cmp	r3, #0
 8003792:	d004      	beq.n	800379e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
 800379c:	e002      	b.n	80037a4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f969 	bl	8003a76 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d024      	beq.n	80037f8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f943 	bl	8003a4e <HAL_CAN_TxMailbox2CompleteCallback>
 80037c8:	e016      	b.n	80037f8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d004      	beq.n	80037de <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
 80037dc:	e00c      	b.n	80037f8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d004      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
 80037f0:	e002      	b.n	80037f8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f949 	bl	8003a8a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00c      	beq.n	800381c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f003 0310 	and.w	r3, r3, #16
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003812:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2210      	movs	r2, #16
 800381a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00b      	beq.n	800383e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b00      	cmp	r3, #0
 800382e:	d006      	beq.n	800383e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2208      	movs	r2, #8
 8003836:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 f930 	bl	8003a9e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800383e:	6a3b      	ldr	r3, [r7, #32]
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d009      	beq.n	800385c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7fd fe80 	bl	800155c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00c      	beq.n	8003880 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	2b00      	cmp	r3, #0
 800386e:	d007      	beq.n	8003880 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003876:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2210      	movs	r2, #16
 800387e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00b      	beq.n	80038a2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d006      	beq.n	80038a2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2208      	movs	r2, #8
 800389a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 f912 	bl	8003ac6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	f003 0310 	and.w	r3, r3, #16
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d009      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f8f9 	bl	8003ab2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d006      	beq.n	80038e2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2210      	movs	r2, #16
 80038da:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f8fc 	bl	8003ada <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00b      	beq.n	8003904 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f003 0308 	and.w	r3, r3, #8
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d006      	beq.n	8003904 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2208      	movs	r2, #8
 80038fc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f8f5 	bl	8003aee <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d07b      	beq.n	8003a06 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d072      	beq.n	80039fe <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391e:	2b00      	cmp	r3, #0
 8003920:	d008      	beq.n	8003934 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	f043 0301 	orr.w	r3, r3, #1
 8003932:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003934:	6a3b      	ldr	r3, [r7, #32]
 8003936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800393a:	2b00      	cmp	r3, #0
 800393c:	d008      	beq.n	8003950 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003944:	2b00      	cmp	r3, #0
 8003946:	d003      	beq.n	8003950 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	f043 0302 	orr.w	r3, r3, #2
 800394e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003956:	2b00      	cmp	r3, #0
 8003958:	d008      	beq.n	800396c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	f043 0304 	orr.w	r3, r3, #4
 800396a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003972:	2b00      	cmp	r3, #0
 8003974:	d043      	beq.n	80039fe <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800397c:	2b00      	cmp	r3, #0
 800397e:	d03e      	beq.n	80039fe <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003986:	2b60      	cmp	r3, #96	; 0x60
 8003988:	d02b      	beq.n	80039e2 <HAL_CAN_IRQHandler+0x32a>
 800398a:	2b60      	cmp	r3, #96	; 0x60
 800398c:	d82e      	bhi.n	80039ec <HAL_CAN_IRQHandler+0x334>
 800398e:	2b50      	cmp	r3, #80	; 0x50
 8003990:	d022      	beq.n	80039d8 <HAL_CAN_IRQHandler+0x320>
 8003992:	2b50      	cmp	r3, #80	; 0x50
 8003994:	d82a      	bhi.n	80039ec <HAL_CAN_IRQHandler+0x334>
 8003996:	2b40      	cmp	r3, #64	; 0x40
 8003998:	d019      	beq.n	80039ce <HAL_CAN_IRQHandler+0x316>
 800399a:	2b40      	cmp	r3, #64	; 0x40
 800399c:	d826      	bhi.n	80039ec <HAL_CAN_IRQHandler+0x334>
 800399e:	2b30      	cmp	r3, #48	; 0x30
 80039a0:	d010      	beq.n	80039c4 <HAL_CAN_IRQHandler+0x30c>
 80039a2:	2b30      	cmp	r3, #48	; 0x30
 80039a4:	d822      	bhi.n	80039ec <HAL_CAN_IRQHandler+0x334>
 80039a6:	2b10      	cmp	r3, #16
 80039a8:	d002      	beq.n	80039b0 <HAL_CAN_IRQHandler+0x2f8>
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d005      	beq.n	80039ba <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80039ae:	e01d      	b.n	80039ec <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80039b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b2:	f043 0308 	orr.w	r3, r3, #8
 80039b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039b8:	e019      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	f043 0310 	orr.w	r3, r3, #16
 80039c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039c2:	e014      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80039c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c6:	f043 0320 	orr.w	r3, r3, #32
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039cc:	e00f      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039d6:	e00a      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039de:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039e0:	e005      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039ea:	e000      	b.n	80039ee <HAL_CAN_IRQHandler+0x336>
            break;
 80039ec:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699a      	ldr	r2, [r3, #24]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039fc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2204      	movs	r2, #4
 8003a04:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7fd fdc3 	bl	80015a4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	; 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr

08003a3a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b083      	sub	sp, #12
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b083      	sub	sp, #12
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a56:	bf00      	nop
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr

08003a76 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b083      	sub	sp, #12
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr

08003a8a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b14:	4b0c      	ldr	r3, [pc, #48]	; (8003b48 <__NVIC_SetPriorityGrouping+0x44>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b20:	4013      	ands	r3, r2
 8003b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b36:	4a04      	ldr	r2, [pc, #16]	; (8003b48 <__NVIC_SetPriorityGrouping+0x44>)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	60d3      	str	r3, [r2, #12]
}
 8003b3c:	bf00      	nop
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b50:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <__NVIC_GetPriorityGrouping+0x18>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	0a1b      	lsrs	r3, r3, #8
 8003b56:	f003 0307 	and.w	r3, r3, #7
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	e000ed00 	.word	0xe000ed00

08003b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	db0b      	blt.n	8003b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	f003 021f 	and.w	r2, r3, #31
 8003b80:	4907      	ldr	r1, [pc, #28]	; (8003ba0 <__NVIC_EnableIRQ+0x38>)
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	2001      	movs	r0, #1
 8003b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000e100 	.word	0xe000e100

08003ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	4603      	mov	r3, r0
 8003bac:	6039      	str	r1, [r7, #0]
 8003bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	db0a      	blt.n	8003bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	490c      	ldr	r1, [pc, #48]	; (8003bf0 <__NVIC_SetPriority+0x4c>)
 8003bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc2:	0112      	lsls	r2, r2, #4
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bcc:	e00a      	b.n	8003be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	4908      	ldr	r1, [pc, #32]	; (8003bf4 <__NVIC_SetPriority+0x50>)
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	3b04      	subs	r3, #4
 8003bdc:	0112      	lsls	r2, r2, #4
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	440b      	add	r3, r1
 8003be2:	761a      	strb	r2, [r3, #24]
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	e000e100 	.word	0xe000e100
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b089      	sub	sp, #36	; 0x24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f1c3 0307 	rsb	r3, r3, #7
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	bf28      	it	cs
 8003c16:	2304      	movcs	r3, #4
 8003c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	2b06      	cmp	r3, #6
 8003c20:	d902      	bls.n	8003c28 <NVIC_EncodePriority+0x30>
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3b03      	subs	r3, #3
 8003c26:	e000      	b.n	8003c2a <NVIC_EncodePriority+0x32>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43da      	mvns	r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c40:	f04f 31ff 	mov.w	r1, #4294967295
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4a:	43d9      	mvns	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c50:	4313      	orrs	r3, r2
         );
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3724      	adds	r7, #36	; 0x24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c70:	d301      	bcc.n	8003c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c72:	2301      	movs	r3, #1
 8003c74:	e00f      	b.n	8003c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c76:	4a0a      	ldr	r2, [pc, #40]	; (8003ca0 <SysTick_Config+0x40>)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c7e:	210f      	movs	r1, #15
 8003c80:	f04f 30ff 	mov.w	r0, #4294967295
 8003c84:	f7ff ff8e 	bl	8003ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c88:	4b05      	ldr	r3, [pc, #20]	; (8003ca0 <SysTick_Config+0x40>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c8e:	4b04      	ldr	r3, [pc, #16]	; (8003ca0 <SysTick_Config+0x40>)
 8003c90:	2207      	movs	r2, #7
 8003c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	e000e010 	.word	0xe000e010

08003ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ff29 	bl	8003b04 <__NVIC_SetPriorityGrouping>
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b086      	sub	sp, #24
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
 8003cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ccc:	f7ff ff3e 	bl	8003b4c <__NVIC_GetPriorityGrouping>
 8003cd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	68b9      	ldr	r1, [r7, #8]
 8003cd6:	6978      	ldr	r0, [r7, #20]
 8003cd8:	f7ff ff8e 	bl	8003bf8 <NVIC_EncodePriority>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ce2:	4611      	mov	r1, r2
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff ff5d 	bl	8003ba4 <__NVIC_SetPriority>
}
 8003cea:	bf00      	nop
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff ff31 	bl	8003b68 <__NVIC_EnableIRQ>
}
 8003d06:	bf00      	nop
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff ffa2 	bl	8003c60 <SysTick_Config>
 8003d1c:	4603      	mov	r3, r0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e098      	b.n	8003e6c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	4b4d      	ldr	r3, [pc, #308]	; (8003e78 <HAL_DMA_Init+0x150>)
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d80f      	bhi.n	8003d66 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4b4b      	ldr	r3, [pc, #300]	; (8003e7c <HAL_DMA_Init+0x154>)
 8003d4e:	4413      	add	r3, r2
 8003d50:	4a4b      	ldr	r2, [pc, #300]	; (8003e80 <HAL_DMA_Init+0x158>)
 8003d52:	fba2 2303 	umull	r2, r3, r2, r3
 8003d56:	091b      	lsrs	r3, r3, #4
 8003d58:	009a      	lsls	r2, r3, #2
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a48      	ldr	r2, [pc, #288]	; (8003e84 <HAL_DMA_Init+0x15c>)
 8003d62:	641a      	str	r2, [r3, #64]	; 0x40
 8003d64:	e00e      	b.n	8003d84 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4b46      	ldr	r3, [pc, #280]	; (8003e88 <HAL_DMA_Init+0x160>)
 8003d6e:	4413      	add	r3, r2
 8003d70:	4a43      	ldr	r2, [pc, #268]	; (8003e80 <HAL_DMA_Init+0x158>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	091b      	lsrs	r3, r3, #4
 8003d78:	009a      	lsls	r2, r3, #2
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a42      	ldr	r2, [pc, #264]	; (8003e8c <HAL_DMA_Init+0x164>)
 8003d82:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2202      	movs	r2, #2
 8003d88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003db4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dde:	d039      	beq.n	8003e54 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de4:	4a27      	ldr	r2, [pc, #156]	; (8003e84 <HAL_DMA_Init+0x15c>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d11a      	bne.n	8003e20 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003dea:	4b29      	ldr	r3, [pc, #164]	; (8003e90 <HAL_DMA_Init+0x168>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df2:	f003 031c 	and.w	r3, r3, #28
 8003df6:	210f      	movs	r1, #15
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	4924      	ldr	r1, [pc, #144]	; (8003e90 <HAL_DMA_Init+0x168>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e04:	4b22      	ldr	r3, [pc, #136]	; (8003e90 <HAL_DMA_Init+0x168>)
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6859      	ldr	r1, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e10:	f003 031c 	and.w	r3, r3, #28
 8003e14:	fa01 f303 	lsl.w	r3, r1, r3
 8003e18:	491d      	ldr	r1, [pc, #116]	; (8003e90 <HAL_DMA_Init+0x168>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	600b      	str	r3, [r1, #0]
 8003e1e:	e019      	b.n	8003e54 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <HAL_DMA_Init+0x16c>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e28:	f003 031c 	and.w	r3, r3, #28
 8003e2c:	210f      	movs	r1, #15
 8003e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e32:	43db      	mvns	r3, r3
 8003e34:	4917      	ldr	r1, [pc, #92]	; (8003e94 <HAL_DMA_Init+0x16c>)
 8003e36:	4013      	ands	r3, r2
 8003e38:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003e3a:	4b16      	ldr	r3, [pc, #88]	; (8003e94 <HAL_DMA_Init+0x16c>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6859      	ldr	r1, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	f003 031c 	and.w	r3, r3, #28
 8003e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4e:	4911      	ldr	r1, [pc, #68]	; (8003e94 <HAL_DMA_Init+0x16c>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	40020407 	.word	0x40020407
 8003e7c:	bffdfff8 	.word	0xbffdfff8
 8003e80:	cccccccd 	.word	0xcccccccd
 8003e84:	40020000 	.word	0x40020000
 8003e88:	bffdfbf8 	.word	0xbffdfbf8
 8003e8c:	40020400 	.word	0x40020400
 8003e90:	400200a8 	.word	0x400200a8
 8003e94:	400204a8 	.word	0x400204a8

08003e98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d101      	bne.n	8003eb8 <HAL_DMA_Start_IT+0x20>
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e04b      	b.n	8003f50 <HAL_DMA_Start_IT+0xb8>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d13a      	bne.n	8003f42 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0201 	bic.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	68b9      	ldr	r1, [r7, #8]
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f95f 	bl	80041b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d008      	beq.n	8003f10 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 020e 	orr.w	r2, r2, #14
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	e00f      	b.n	8003f30 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 0204 	bic.w	r2, r2, #4
 8003f1e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 020a 	orr.w	r2, r2, #10
 8003f2e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	e005      	b.n	8003f4e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d008      	beq.n	8003f82 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2204      	movs	r2, #4
 8003f74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e022      	b.n	8003fc8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 020e 	bic.w	r2, r2, #14
 8003f90:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0201 	bic.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	f003 021c 	and.w	r2, r3, #28
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	2101      	movs	r1, #1
 8003fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8003fb4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003fc6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d005      	beq.n	8003ff8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2204      	movs	r2, #4
 8003ff0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	73fb      	strb	r3, [r7, #15]
 8003ff6:	e029      	b.n	800404c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 020e 	bic.w	r2, r2, #14
 8004006:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401c:	f003 021c 	and.w	r2, r3, #28
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004024:	2101      	movs	r1, #1
 8004026:	fa01 f202 	lsl.w	r2, r1, r2
 800402a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	4798      	blx	r3
    }
  }
  return status;
 800404c:	7bfb      	ldrb	r3, [r7, #15]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004072:	f003 031c 	and.w	r3, r3, #28
 8004076:	2204      	movs	r2, #4
 8004078:	409a      	lsls	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4013      	ands	r3, r2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d026      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x7a>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	d021      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0320 	and.w	r3, r3, #32
 8004096:	2b00      	cmp	r3, #0
 8004098:	d107      	bne.n	80040aa <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0204 	bic.w	r2, r2, #4
 80040a8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	f003 021c 	and.w	r2, r3, #28
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b6:	2104      	movs	r1, #4
 80040b8:	fa01 f202 	lsl.w	r2, r1, r2
 80040bc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d071      	beq.n	80041aa <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80040ce:	e06c      	b.n	80041aa <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d4:	f003 031c 	and.w	r3, r3, #28
 80040d8:	2202      	movs	r2, #2
 80040da:	409a      	lsls	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4013      	ands	r3, r2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d02e      	beq.n	8004142 <HAL_DMA_IRQHandler+0xec>
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d029      	beq.n	8004142 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0320 	and.w	r3, r3, #32
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10b      	bne.n	8004114 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 020a 	bic.w	r2, r2, #10
 800410a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004118:	f003 021c 	and.w	r2, r3, #28
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004120:	2102      	movs	r1, #2
 8004122:	fa01 f202 	lsl.w	r2, r1, r2
 8004126:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	2b00      	cmp	r3, #0
 8004136:	d038      	beq.n	80041aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004140:	e033      	b.n	80041aa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	f003 031c 	and.w	r3, r3, #28
 800414a:	2208      	movs	r2, #8
 800414c:	409a      	lsls	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4013      	ands	r3, r2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d02a      	beq.n	80041ac <HAL_DMA_IRQHandler+0x156>
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f003 0308 	and.w	r3, r3, #8
 800415c:	2b00      	cmp	r3, #0
 800415e:	d025      	beq.n	80041ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 020e 	bic.w	r2, r2, #14
 800416e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004174:	f003 021c 	and.w	r2, r3, #28
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	2101      	movs	r1, #1
 800417e:	fa01 f202 	lsl.w	r2, r1, r2
 8004182:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d004      	beq.n	80041ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041aa:	bf00      	nop
 80041ac:	bf00      	nop
}
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
 80041c0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	f003 021c 	and.w	r2, r3, #28
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	2101      	movs	r1, #1
 80041d0:	fa01 f202 	lsl.w	r2, r1, r2
 80041d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	2b10      	cmp	r3, #16
 80041e4:	d108      	bne.n	80041f8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80041f6:	e007      	b.n	8004208 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	60da      	str	r2, [r3, #12]
}
 8004208:	bf00      	nop
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800421e:	2300      	movs	r3, #0
 8004220:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004222:	e154      	b.n	80044ce <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	2101      	movs	r1, #1
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	fa01 f303 	lsl.w	r3, r1, r3
 8004230:	4013      	ands	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 8146 	beq.w	80044c8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	2b01      	cmp	r3, #1
 8004246:	d005      	beq.n	8004254 <HAL_GPIO_Init+0x40>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 0303 	and.w	r3, r3, #3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d130      	bne.n	80042b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	2203      	movs	r2, #3
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4013      	ands	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	4313      	orrs	r3, r2
 800427c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800428a:	2201      	movs	r2, #1
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	43db      	mvns	r3, r3
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4013      	ands	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	091b      	lsrs	r3, r3, #4
 80042a0:	f003 0201 	and.w	r2, r3, #1
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	fa02 f303 	lsl.w	r3, r2, r3
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f003 0303 	and.w	r3, r3, #3
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d017      	beq.n	80042f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	2203      	movs	r2, #3
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	43db      	mvns	r3, r3
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	4013      	ands	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	689a      	ldr	r2, [r3, #8]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f003 0303 	and.w	r3, r3, #3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d123      	bne.n	8004346 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	08da      	lsrs	r2, r3, #3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3208      	adds	r2, #8
 8004306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800430a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	220f      	movs	r2, #15
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	43db      	mvns	r3, r3
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	4013      	ands	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	691a      	ldr	r2, [r3, #16]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	4313      	orrs	r3, r2
 8004336:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	08da      	lsrs	r2, r3, #3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3208      	adds	r2, #8
 8004340:	6939      	ldr	r1, [r7, #16]
 8004342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	2203      	movs	r2, #3
 8004352:	fa02 f303 	lsl.w	r3, r2, r3
 8004356:	43db      	mvns	r3, r3
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4013      	ands	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 0203 	and.w	r2, r3, #3
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	005b      	lsls	r3, r3, #1
 800436a:	fa02 f303 	lsl.w	r3, r2, r3
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 80a0 	beq.w	80044c8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004388:	4b58      	ldr	r3, [pc, #352]	; (80044ec <HAL_GPIO_Init+0x2d8>)
 800438a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438c:	4a57      	ldr	r2, [pc, #348]	; (80044ec <HAL_GPIO_Init+0x2d8>)
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	6613      	str	r3, [r2, #96]	; 0x60
 8004394:	4b55      	ldr	r3, [pc, #340]	; (80044ec <HAL_GPIO_Init+0x2d8>)
 8004396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80043a0:	4a53      	ldr	r2, [pc, #332]	; (80044f0 <HAL_GPIO_Init+0x2dc>)
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	089b      	lsrs	r3, r3, #2
 80043a6:	3302      	adds	r3, #2
 80043a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f003 0303 	and.w	r3, r3, #3
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	220f      	movs	r2, #15
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	43db      	mvns	r3, r3
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4013      	ands	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80043ca:	d019      	beq.n	8004400 <HAL_GPIO_Init+0x1ec>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a49      	ldr	r2, [pc, #292]	; (80044f4 <HAL_GPIO_Init+0x2e0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d013      	beq.n	80043fc <HAL_GPIO_Init+0x1e8>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a48      	ldr	r2, [pc, #288]	; (80044f8 <HAL_GPIO_Init+0x2e4>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00d      	beq.n	80043f8 <HAL_GPIO_Init+0x1e4>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a47      	ldr	r2, [pc, #284]	; (80044fc <HAL_GPIO_Init+0x2e8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d007      	beq.n	80043f4 <HAL_GPIO_Init+0x1e0>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a46      	ldr	r2, [pc, #280]	; (8004500 <HAL_GPIO_Init+0x2ec>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d101      	bne.n	80043f0 <HAL_GPIO_Init+0x1dc>
 80043ec:	2304      	movs	r3, #4
 80043ee:	e008      	b.n	8004402 <HAL_GPIO_Init+0x1ee>
 80043f0:	2307      	movs	r3, #7
 80043f2:	e006      	b.n	8004402 <HAL_GPIO_Init+0x1ee>
 80043f4:	2303      	movs	r3, #3
 80043f6:	e004      	b.n	8004402 <HAL_GPIO_Init+0x1ee>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e002      	b.n	8004402 <HAL_GPIO_Init+0x1ee>
 80043fc:	2301      	movs	r3, #1
 80043fe:	e000      	b.n	8004402 <HAL_GPIO_Init+0x1ee>
 8004400:	2300      	movs	r3, #0
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	f002 0203 	and.w	r2, r2, #3
 8004408:	0092      	lsls	r2, r2, #2
 800440a:	4093      	lsls	r3, r2
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004412:	4937      	ldr	r1, [pc, #220]	; (80044f0 <HAL_GPIO_Init+0x2dc>)
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	089b      	lsrs	r3, r3, #2
 8004418:	3302      	adds	r3, #2
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004420:	4b38      	ldr	r3, [pc, #224]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	43db      	mvns	r3, r3
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4013      	ands	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4313      	orrs	r3, r2
 8004442:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004444:	4a2f      	ldr	r2, [pc, #188]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800444a:	4b2e      	ldr	r3, [pc, #184]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	43db      	mvns	r3, r3
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	4013      	ands	r3, r2
 8004458:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4313      	orrs	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800446e:	4a25      	ldr	r2, [pc, #148]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004474:	4b23      	ldr	r3, [pc, #140]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	43db      	mvns	r3, r3
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	4013      	ands	r3, r2
 8004482:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	4313      	orrs	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004498:	4a1a      	ldr	r2, [pc, #104]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800449e:	4b19      	ldr	r3, [pc, #100]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	43db      	mvns	r3, r3
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4013      	ands	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044c2:	4a10      	ldr	r2, [pc, #64]	; (8004504 <HAL_GPIO_Init+0x2f0>)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	3301      	adds	r3, #1
 80044cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	fa22 f303 	lsr.w	r3, r2, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f47f aea3 	bne.w	8004224 <HAL_GPIO_Init+0x10>
  }
}
 80044de:	bf00      	nop
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40010000 	.word	0x40010000
 80044f4:	48000400 	.word	0x48000400
 80044f8:	48000800 	.word	0x48000800
 80044fc:	48000c00 	.word	0x48000c00
 8004500:	48001000 	.word	0x48001000
 8004504:	40010400 	.word	0x40010400

08004508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	460b      	mov	r3, r1
 8004512:	807b      	strh	r3, [r7, #2]
 8004514:	4613      	mov	r3, r2
 8004516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004518:	787b      	ldrb	r3, [r7, #1]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800451e:	887a      	ldrh	r2, [r7, #2]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004524:	e002      	b.n	800452c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004526:	887a      	ldrh	r2, [r7, #2]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004548:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800455c:	4b04      	ldr	r3, [pc, #16]	; (8004570 <HAL_PWREx_GetVoltageRange+0x18>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004564:	4618      	mov	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	40007000 	.word	0x40007000

08004574 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004582:	d130      	bne.n	80045e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004584:	4b23      	ldr	r3, [pc, #140]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800458c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004590:	d038      	beq.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004592:	4b20      	ldr	r3, [pc, #128]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800459a:	4a1e      	ldr	r2, [pc, #120]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800459c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045a2:	4b1d      	ldr	r3, [pc, #116]	; (8004618 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2232      	movs	r2, #50	; 0x32
 80045a8:	fb02 f303 	mul.w	r3, r2, r3
 80045ac:	4a1b      	ldr	r2, [pc, #108]	; (800461c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045ae:	fba2 2303 	umull	r2, r3, r2, r3
 80045b2:	0c9b      	lsrs	r3, r3, #18
 80045b4:	3301      	adds	r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045b8:	e002      	b.n	80045c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3b01      	subs	r3, #1
 80045be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045c0:	4b14      	ldr	r3, [pc, #80]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045cc:	d102      	bne.n	80045d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1f2      	bne.n	80045ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045d4:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045d6:	695b      	ldr	r3, [r3, #20]
 80045d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045e0:	d110      	bne.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e00f      	b.n	8004606 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80045e6:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f2:	d007      	beq.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80045f4:	4b07      	ldr	r3, [pc, #28]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045fc:	4a05      	ldr	r2, [pc, #20]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004602:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	40007000 	.word	0x40007000
 8004618:	20000000 	.word	0x20000000
 800461c:	431bde83 	.word	0x431bde83

08004620 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d102      	bne.n	8004634 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f000 bc02 	b.w	8004e38 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004634:	4b96      	ldr	r3, [pc, #600]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 030c 	and.w	r3, r3, #12
 800463c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800463e:	4b94      	ldr	r3, [pc, #592]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80e4 	beq.w	800481e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d007      	beq.n	800466c <HAL_RCC_OscConfig+0x4c>
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	2b0c      	cmp	r3, #12
 8004660:	f040 808b 	bne.w	800477a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b01      	cmp	r3, #1
 8004668:	f040 8087 	bne.w	800477a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800466c:	4b88      	ldr	r3, [pc, #544]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <HAL_RCC_OscConfig+0x64>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e3d9      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1a      	ldr	r2, [r3, #32]
 8004688:	4b81      	ldr	r3, [pc, #516]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d004      	beq.n	800469e <HAL_RCC_OscConfig+0x7e>
 8004694:	4b7e      	ldr	r3, [pc, #504]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800469c:	e005      	b.n	80046aa <HAL_RCC_OscConfig+0x8a>
 800469e:	4b7c      	ldr	r3, [pc, #496]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d223      	bcs.n	80046f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fd8a 	bl	80051cc <RCC_SetFlashLatencyFromMSIRange>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e3ba      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046c2:	4b73      	ldr	r3, [pc, #460]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a72      	ldr	r2, [pc, #456]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046c8:	f043 0308 	orr.w	r3, r3, #8
 80046cc:	6013      	str	r3, [r2, #0]
 80046ce:	4b70      	ldr	r3, [pc, #448]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	496d      	ldr	r1, [pc, #436]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046e0:	4b6b      	ldr	r3, [pc, #428]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	021b      	lsls	r3, r3, #8
 80046ee:	4968      	ldr	r1, [pc, #416]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	604b      	str	r3, [r1, #4]
 80046f4:	e025      	b.n	8004742 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046f6:	4b66      	ldr	r3, [pc, #408]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a65      	ldr	r2, [pc, #404]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80046fc:	f043 0308 	orr.w	r3, r3, #8
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	4b63      	ldr	r3, [pc, #396]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	4960      	ldr	r1, [pc, #384]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004710:	4313      	orrs	r3, r2
 8004712:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004714:	4b5e      	ldr	r3, [pc, #376]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	69db      	ldr	r3, [r3, #28]
 8004720:	021b      	lsls	r3, r3, #8
 8004722:	495b      	ldr	r1, [pc, #364]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004724:	4313      	orrs	r3, r2
 8004726:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fd4a 	bl	80051cc <RCC_SetFlashLatencyFromMSIRange>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e37a      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004742:	f000 fc81 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8004746:	4602      	mov	r2, r0
 8004748:	4b51      	ldr	r3, [pc, #324]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	4950      	ldr	r1, [pc, #320]	; (8004894 <HAL_RCC_OscConfig+0x274>)
 8004754:	5ccb      	ldrb	r3, [r1, r3]
 8004756:	f003 031f 	and.w	r3, r3, #31
 800475a:	fa22 f303 	lsr.w	r3, r2, r3
 800475e:	4a4e      	ldr	r2, [pc, #312]	; (8004898 <HAL_RCC_OscConfig+0x278>)
 8004760:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004762:	4b4e      	ldr	r3, [pc, #312]	; (800489c <HAL_RCC_OscConfig+0x27c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fd ff60 	bl	800262c <HAL_InitTick>
 800476c:	4603      	mov	r3, r0
 800476e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004770:	7bfb      	ldrb	r3, [r7, #15]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d052      	beq.n	800481c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004776:	7bfb      	ldrb	r3, [r7, #15]
 8004778:	e35e      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d032      	beq.n	80047e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004782:	4b43      	ldr	r3, [pc, #268]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a42      	ldr	r2, [pc, #264]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004788:	f043 0301 	orr.w	r3, r3, #1
 800478c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800478e:	f7fd ff9d 	bl	80026cc <HAL_GetTick>
 8004792:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004794:	e008      	b.n	80047a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004796:	f7fd ff99 	bl	80026cc <HAL_GetTick>
 800479a:	4602      	mov	r2, r0
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d901      	bls.n	80047a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e347      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047a8:	4b39      	ldr	r3, [pc, #228]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d0f0      	beq.n	8004796 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047b4:	4b36      	ldr	r3, [pc, #216]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a35      	ldr	r2, [pc, #212]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047ba:	f043 0308 	orr.w	r3, r3, #8
 80047be:	6013      	str	r3, [r2, #0]
 80047c0:	4b33      	ldr	r3, [pc, #204]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	4930      	ldr	r1, [pc, #192]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047d2:	4b2f      	ldr	r3, [pc, #188]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	021b      	lsls	r3, r3, #8
 80047e0:	492b      	ldr	r1, [pc, #172]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	604b      	str	r3, [r1, #4]
 80047e6:	e01a      	b.n	800481e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80047e8:	4b29      	ldr	r3, [pc, #164]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a28      	ldr	r2, [pc, #160]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047f4:	f7fd ff6a 	bl	80026cc <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047fc:	f7fd ff66 	bl	80026cc <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b02      	cmp	r3, #2
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e314      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800480e:	4b20      	ldr	r3, [pc, #128]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1f0      	bne.n	80047fc <HAL_RCC_OscConfig+0x1dc>
 800481a:	e000      	b.n	800481e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800481c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d073      	beq.n	8004912 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	2b08      	cmp	r3, #8
 800482e:	d005      	beq.n	800483c <HAL_RCC_OscConfig+0x21c>
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	2b0c      	cmp	r3, #12
 8004834:	d10e      	bne.n	8004854 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	2b03      	cmp	r3, #3
 800483a:	d10b      	bne.n	8004854 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800483c:	4b14      	ldr	r3, [pc, #80]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d063      	beq.n	8004910 <HAL_RCC_OscConfig+0x2f0>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d15f      	bne.n	8004910 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e2f1      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485c:	d106      	bne.n	800486c <HAL_RCC_OscConfig+0x24c>
 800485e:	4b0c      	ldr	r3, [pc, #48]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a0b      	ldr	r2, [pc, #44]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004868:	6013      	str	r3, [r2, #0]
 800486a:	e025      	b.n	80048b8 <HAL_RCC_OscConfig+0x298>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004874:	d114      	bne.n	80048a0 <HAL_RCC_OscConfig+0x280>
 8004876:	4b06      	ldr	r3, [pc, #24]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a05      	ldr	r2, [pc, #20]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 800487c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	4b03      	ldr	r3, [pc, #12]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a02      	ldr	r2, [pc, #8]	; (8004890 <HAL_RCC_OscConfig+0x270>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	e013      	b.n	80048b8 <HAL_RCC_OscConfig+0x298>
 8004890:	40021000 	.word	0x40021000
 8004894:	0800892c 	.word	0x0800892c
 8004898:	20000000 	.word	0x20000000
 800489c:	20000004 	.word	0x20000004
 80048a0:	4ba0      	ldr	r3, [pc, #640]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a9f      	ldr	r2, [pc, #636]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80048a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	4b9d      	ldr	r3, [pc, #628]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a9c      	ldr	r2, [pc, #624]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80048b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d013      	beq.n	80048e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7fd ff04 	bl	80026cc <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c8:	f7fd ff00 	bl	80026cc <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	; 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e2ae      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048da:	4b92      	ldr	r3, [pc, #584]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0x2a8>
 80048e6:	e014      	b.n	8004912 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e8:	f7fd fef0 	bl	80026cc <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fd feec 	bl	80026cc <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e29a      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004902:	4b88      	ldr	r3, [pc, #544]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f0      	bne.n	80048f0 <HAL_RCC_OscConfig+0x2d0>
 800490e:	e000      	b.n	8004912 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d060      	beq.n	80049e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	2b04      	cmp	r3, #4
 8004922:	d005      	beq.n	8004930 <HAL_RCC_OscConfig+0x310>
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	2b0c      	cmp	r3, #12
 8004928:	d119      	bne.n	800495e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b02      	cmp	r3, #2
 800492e:	d116      	bne.n	800495e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004930:	4b7c      	ldr	r3, [pc, #496]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004938:	2b00      	cmp	r3, #0
 800493a:	d005      	beq.n	8004948 <HAL_RCC_OscConfig+0x328>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e277      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004948:	4b76      	ldr	r3, [pc, #472]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	061b      	lsls	r3, r3, #24
 8004956:	4973      	ldr	r1, [pc, #460]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004958:	4313      	orrs	r3, r2
 800495a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800495c:	e040      	b.n	80049e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d023      	beq.n	80049ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004966:	4b6f      	ldr	r3, [pc, #444]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a6e      	ldr	r2, [pc, #440]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 800496c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004972:	f7fd feab 	bl	80026cc <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004978:	e008      	b.n	800498c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800497a:	f7fd fea7 	bl	80026cc <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e255      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800498c:	4b65      	ldr	r3, [pc, #404]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f0      	beq.n	800497a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004998:	4b62      	ldr	r3, [pc, #392]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	061b      	lsls	r3, r3, #24
 80049a6:	495f      	ldr	r1, [pc, #380]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	604b      	str	r3, [r1, #4]
 80049ac:	e018      	b.n	80049e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ae:	4b5d      	ldr	r3, [pc, #372]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a5c      	ldr	r2, [pc, #368]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ba:	f7fd fe87 	bl	80026cc <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049c0:	e008      	b.n	80049d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c2:	f7fd fe83 	bl	80026cc <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e231      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049d4:	4b53      	ldr	r3, [pc, #332]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1f0      	bne.n	80049c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d03c      	beq.n	8004a66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	695b      	ldr	r3, [r3, #20]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d01c      	beq.n	8004a2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049f4:	4b4b      	ldr	r3, [pc, #300]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049fa:	4a4a      	ldr	r2, [pc, #296]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 80049fc:	f043 0301 	orr.w	r3, r3, #1
 8004a00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7fd fe62 	bl	80026cc <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a0c:	f7fd fe5e 	bl	80026cc <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e20c      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a1e:	4b41      	ldr	r3, [pc, #260]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0ef      	beq.n	8004a0c <HAL_RCC_OscConfig+0x3ec>
 8004a2c:	e01b      	b.n	8004a66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a2e:	4b3d      	ldr	r3, [pc, #244]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a34:	4a3b      	ldr	r2, [pc, #236]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a36:	f023 0301 	bic.w	r3, r3, #1
 8004a3a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3e:	f7fd fe45 	bl	80026cc <HAL_GetTick>
 8004a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a44:	e008      	b.n	8004a58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a46:	f7fd fe41 	bl	80026cc <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e1ef      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a58:	4b32      	ldr	r3, [pc, #200]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1ef      	bne.n	8004a46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0304 	and.w	r3, r3, #4
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f000 80a6 	beq.w	8004bc0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a74:	2300      	movs	r3, #0
 8004a76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a78:	4b2a      	ldr	r3, [pc, #168]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10d      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a84:	4b27      	ldr	r3, [pc, #156]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a88:	4a26      	ldr	r2, [pc, #152]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a90:	4b24      	ldr	r3, [pc, #144]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aa0:	4b21      	ldr	r3, [pc, #132]	; (8004b28 <HAL_RCC_OscConfig+0x508>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d118      	bne.n	8004ade <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aac:	4b1e      	ldr	r3, [pc, #120]	; (8004b28 <HAL_RCC_OscConfig+0x508>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a1d      	ldr	r2, [pc, #116]	; (8004b28 <HAL_RCC_OscConfig+0x508>)
 8004ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ab6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ab8:	f7fd fe08 	bl	80026cc <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac0:	f7fd fe04 	bl	80026cc <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e1b2      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ad2:	4b15      	ldr	r3, [pc, #84]	; (8004b28 <HAL_RCC_OscConfig+0x508>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0f0      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d108      	bne.n	8004af8 <HAL_RCC_OscConfig+0x4d8>
 8004ae6:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aec:	4a0d      	ldr	r2, [pc, #52]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004af6:	e029      	b.n	8004b4c <HAL_RCC_OscConfig+0x52c>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	2b05      	cmp	r3, #5
 8004afe:	d115      	bne.n	8004b2c <HAL_RCC_OscConfig+0x50c>
 8004b00:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b06:	4a07      	ldr	r2, [pc, #28]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004b08:	f043 0304 	orr.w	r3, r3, #4
 8004b0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b10:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b16:	4a03      	ldr	r2, [pc, #12]	; (8004b24 <HAL_RCC_OscConfig+0x504>)
 8004b18:	f043 0301 	orr.w	r3, r3, #1
 8004b1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b20:	e014      	b.n	8004b4c <HAL_RCC_OscConfig+0x52c>
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40007000 	.word	0x40007000
 8004b2c:	4b9a      	ldr	r3, [pc, #616]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b32:	4a99      	ldr	r2, [pc, #612]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b3c:	4b96      	ldr	r3, [pc, #600]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b42:	4a95      	ldr	r2, [pc, #596]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004b44:	f023 0304 	bic.w	r3, r3, #4
 8004b48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d016      	beq.n	8004b82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b54:	f7fd fdba 	bl	80026cc <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b5a:	e00a      	b.n	8004b72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b5c:	f7fd fdb6 	bl	80026cc <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e162      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b72:	4b89      	ldr	r3, [pc, #548]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d0ed      	beq.n	8004b5c <HAL_RCC_OscConfig+0x53c>
 8004b80:	e015      	b.n	8004bae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b82:	f7fd fda3 	bl	80026cc <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b88:	e00a      	b.n	8004ba0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8a:	f7fd fd9f 	bl	80026cc <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e14b      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ba0:	4b7d      	ldr	r3, [pc, #500]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1ed      	bne.n	8004b8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bae:	7ffb      	ldrb	r3, [r7, #31]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d105      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bb4:	4b78      	ldr	r3, [pc, #480]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb8:	4a77      	ldr	r2, [pc, #476]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004bba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bbe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d03c      	beq.n	8004c46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d01c      	beq.n	8004c0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bd4:	4b70      	ldr	r3, [pc, #448]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004bd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004bda:	4a6f      	ldr	r2, [pc, #444]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004bdc:	f043 0301 	orr.w	r3, r3, #1
 8004be0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be4:	f7fd fd72 	bl	80026cc <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bec:	f7fd fd6e 	bl	80026cc <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e11c      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bfe:	4b66      	ldr	r3, [pc, #408]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004c00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d0ef      	beq.n	8004bec <HAL_RCC_OscConfig+0x5cc>
 8004c0c:	e01b      	b.n	8004c46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c0e:	4b62      	ldr	r3, [pc, #392]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004c10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c14:	4a60      	ldr	r2, [pc, #384]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004c16:	f023 0301 	bic.w	r3, r3, #1
 8004c1a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1e:	f7fd fd55 	bl	80026cc <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c26:	f7fd fd51 	bl	80026cc <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e0ff      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c38:	4b57      	ldr	r3, [pc, #348]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1ef      	bne.n	8004c26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 80f3 	beq.w	8004e36 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	f040 80c9 	bne.w	8004dec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004c5a:	4b4f      	ldr	r3, [pc, #316]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f003 0203 	and.w	r2, r3, #3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d12c      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d123      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d11b      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d113      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004caa:	085b      	lsrs	r3, r3, #1
 8004cac:	3b01      	subs	r3, #1
 8004cae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d109      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	085b      	lsrs	r3, r3, #1
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d06b      	beq.n	8004da0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2b0c      	cmp	r3, #12
 8004ccc:	d062      	beq.n	8004d94 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004cce:	4b32      	ldr	r3, [pc, #200]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e0ac      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004cde:	4b2e      	ldr	r3, [pc, #184]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a2d      	ldr	r2, [pc, #180]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004ce4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ce8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cea:	f7fd fcef 	bl	80026cc <HAL_GetTick>
 8004cee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf2:	f7fd fceb 	bl	80026cc <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e099      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1f0      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d10:	4b21      	ldr	r3, [pc, #132]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d12:	68da      	ldr	r2, [r3, #12]
 8004d14:	4b21      	ldr	r3, [pc, #132]	; (8004d9c <HAL_RCC_OscConfig+0x77c>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d20:	3a01      	subs	r2, #1
 8004d22:	0112      	lsls	r2, r2, #4
 8004d24:	4311      	orrs	r1, r2
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d2a:	0212      	lsls	r2, r2, #8
 8004d2c:	4311      	orrs	r1, r2
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004d32:	0852      	lsrs	r2, r2, #1
 8004d34:	3a01      	subs	r2, #1
 8004d36:	0552      	lsls	r2, r2, #21
 8004d38:	4311      	orrs	r1, r2
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004d3e:	0852      	lsrs	r2, r2, #1
 8004d40:	3a01      	subs	r2, #1
 8004d42:	0652      	lsls	r2, r2, #25
 8004d44:	4311      	orrs	r1, r2
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d4a:	06d2      	lsls	r2, r2, #27
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	4912      	ldr	r1, [pc, #72]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d54:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a0f      	ldr	r2, [pc, #60]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d60:	4b0d      	ldr	r3, [pc, #52]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	4a0c      	ldr	r2, [pc, #48]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d6c:	f7fd fcae 	bl	80026cc <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d74:	f7fd fcaa 	bl	80026cc <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e058      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d86:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <HAL_RCC_OscConfig+0x778>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d92:	e050      	b.n	8004e36 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e04f      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da0:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d144      	bne.n	8004e36 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004dac:	4b24      	ldr	r3, [pc, #144]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a23      	ldr	r2, [pc, #140]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004db2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004db6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004db8:	4b21      	ldr	r3, [pc, #132]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	4a20      	ldr	r2, [pc, #128]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004dbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004dc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004dc4:	f7fd fc82 	bl	80026cc <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dcc:	f7fd fc7e 	bl	80026cc <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e02c      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dde:	4b18      	ldr	r3, [pc, #96]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x7ac>
 8004dea:	e024      	b.n	8004e36 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2b0c      	cmp	r3, #12
 8004df0:	d01f      	beq.n	8004e32 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df2:	4b13      	ldr	r3, [pc, #76]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a12      	ldr	r2, [pc, #72]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004df8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfe:	f7fd fc65 	bl	80026cc <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e04:	e008      	b.n	8004e18 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e06:	f7fd fc61 	bl	80026cc <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e00f      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e18:	4b09      	ldr	r3, [pc, #36]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1f0      	bne.n	8004e06 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004e24:	4b06      	ldr	r3, [pc, #24]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	4905      	ldr	r1, [pc, #20]	; (8004e40 <HAL_RCC_OscConfig+0x820>)
 8004e2a:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <HAL_RCC_OscConfig+0x824>)
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	60cb      	str	r3, [r1, #12]
 8004e30:	e001      	b.n	8004e36 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3720      	adds	r7, #32
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40021000 	.word	0x40021000
 8004e44:	feeefffc 	.word	0xfeeefffc

08004e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d101      	bne.n	8004e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e0e7      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e5c:	4b75      	ldr	r3, [pc, #468]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0307 	and.w	r3, r3, #7
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d910      	bls.n	8004e8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6a:	4b72      	ldr	r3, [pc, #456]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f023 0207 	bic.w	r2, r3, #7
 8004e72:	4970      	ldr	r1, [pc, #448]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e7a:	4b6e      	ldr	r3, [pc, #440]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0307 	and.w	r3, r3, #7
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d001      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e0cf      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d010      	beq.n	8004eba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	4b66      	ldr	r3, [pc, #408]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d908      	bls.n	8004eba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ea8:	4b63      	ldr	r3, [pc, #396]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	4960      	ldr	r1, [pc, #384]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d04c      	beq.n	8004f60 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d107      	bne.n	8004ede <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ece:	4b5a      	ldr	r3, [pc, #360]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d121      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e0a6      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d107      	bne.n	8004ef6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ee6:	4b54      	ldr	r3, [pc, #336]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d115      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e09a      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d107      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004efe:	4b4e      	ldr	r3, [pc, #312]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d109      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e08e      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f0e:	4b4a      	ldr	r3, [pc, #296]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e086      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f1e:	4b46      	ldr	r3, [pc, #280]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f023 0203 	bic.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	4943      	ldr	r1, [pc, #268]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f30:	f7fd fbcc 	bl	80026cc <HAL_GetTick>
 8004f34:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f36:	e00a      	b.n	8004f4e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f38:	f7fd fbc8 	bl	80026cc <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e06e      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f4e:	4b3a      	ldr	r3, [pc, #232]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 020c 	and.w	r2, r3, #12
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d1eb      	bne.n	8004f38 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d010      	beq.n	8004f8e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	4b31      	ldr	r3, [pc, #196]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d208      	bcs.n	8004f8e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f7c:	4b2e      	ldr	r3, [pc, #184]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	492b      	ldr	r1, [pc, #172]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f8e:	4b29      	ldr	r3, [pc, #164]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d210      	bcs.n	8004fbe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f9c:	4b25      	ldr	r3, [pc, #148]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f023 0207 	bic.w	r2, r3, #7
 8004fa4:	4923      	ldr	r1, [pc, #140]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fac:	4b21      	ldr	r3, [pc, #132]	; (8005034 <HAL_RCC_ClockConfig+0x1ec>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	683a      	ldr	r2, [r7, #0]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d001      	beq.n	8004fbe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e036      	b.n	800502c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d008      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fca:	4b1b      	ldr	r3, [pc, #108]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	4918      	ldr	r1, [pc, #96]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0308 	and.w	r3, r3, #8
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d009      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fe8:	4b13      	ldr	r3, [pc, #76]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	00db      	lsls	r3, r3, #3
 8004ff6:	4910      	ldr	r1, [pc, #64]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ffc:	f000 f824 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8005000:	4602      	mov	r2, r0
 8005002:	4b0d      	ldr	r3, [pc, #52]	; (8005038 <HAL_RCC_ClockConfig+0x1f0>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	091b      	lsrs	r3, r3, #4
 8005008:	f003 030f 	and.w	r3, r3, #15
 800500c:	490b      	ldr	r1, [pc, #44]	; (800503c <HAL_RCC_ClockConfig+0x1f4>)
 800500e:	5ccb      	ldrb	r3, [r1, r3]
 8005010:	f003 031f 	and.w	r3, r3, #31
 8005014:	fa22 f303 	lsr.w	r3, r2, r3
 8005018:	4a09      	ldr	r2, [pc, #36]	; (8005040 <HAL_RCC_ClockConfig+0x1f8>)
 800501a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800501c:	4b09      	ldr	r3, [pc, #36]	; (8005044 <HAL_RCC_ClockConfig+0x1fc>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f7fd fb03 	bl	800262c <HAL_InitTick>
 8005026:	4603      	mov	r3, r0
 8005028:	72fb      	strb	r3, [r7, #11]

  return status;
 800502a:	7afb      	ldrb	r3, [r7, #11]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40022000 	.word	0x40022000
 8005038:	40021000 	.word	0x40021000
 800503c:	0800892c 	.word	0x0800892c
 8005040:	20000000 	.word	0x20000000
 8005044:	20000004 	.word	0x20000004

08005048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005048:	b480      	push	{r7}
 800504a:	b089      	sub	sp, #36	; 0x24
 800504c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	61fb      	str	r3, [r7, #28]
 8005052:	2300      	movs	r3, #0
 8005054:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005056:	4b3e      	ldr	r3, [pc, #248]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 030c 	and.w	r3, r3, #12
 800505e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005060:	4b3b      	ldr	r3, [pc, #236]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <HAL_RCC_GetSysClockFreq+0x34>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	2b0c      	cmp	r3, #12
 8005074:	d121      	bne.n	80050ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d11e      	bne.n	80050ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800507c:	4b34      	ldr	r3, [pc, #208]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	2b00      	cmp	r3, #0
 8005086:	d107      	bne.n	8005098 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005088:	4b31      	ldr	r3, [pc, #196]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 800508a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800508e:	0a1b      	lsrs	r3, r3, #8
 8005090:	f003 030f 	and.w	r3, r3, #15
 8005094:	61fb      	str	r3, [r7, #28]
 8005096:	e005      	b.n	80050a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005098:	4b2d      	ldr	r3, [pc, #180]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	091b      	lsrs	r3, r3, #4
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80050a4:	4a2b      	ldr	r2, [pc, #172]	; (8005154 <HAL_RCC_GetSysClockFreq+0x10c>)
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10d      	bne.n	80050d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050b8:	e00a      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d102      	bne.n	80050c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050c0:	4b25      	ldr	r3, [pc, #148]	; (8005158 <HAL_RCC_GetSysClockFreq+0x110>)
 80050c2:	61bb      	str	r3, [r7, #24]
 80050c4:	e004      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d101      	bne.n	80050d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050cc:	4b22      	ldr	r3, [pc, #136]	; (8005158 <HAL_RCC_GetSysClockFreq+0x110>)
 80050ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	2b0c      	cmp	r3, #12
 80050d4:	d134      	bne.n	8005140 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050d6:	4b1e      	ldr	r3, [pc, #120]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d003      	beq.n	80050ee <HAL_RCC_GetSysClockFreq+0xa6>
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d003      	beq.n	80050f4 <HAL_RCC_GetSysClockFreq+0xac>
 80050ec:	e005      	b.n	80050fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80050ee:	4b1a      	ldr	r3, [pc, #104]	; (8005158 <HAL_RCC_GetSysClockFreq+0x110>)
 80050f0:	617b      	str	r3, [r7, #20]
      break;
 80050f2:	e005      	b.n	8005100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80050f4:	4b18      	ldr	r3, [pc, #96]	; (8005158 <HAL_RCC_GetSysClockFreq+0x110>)
 80050f6:	617b      	str	r3, [r7, #20]
      break;
 80050f8:	e002      	b.n	8005100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	617b      	str	r3, [r7, #20]
      break;
 80050fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005100:	4b13      	ldr	r3, [pc, #76]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	091b      	lsrs	r3, r3, #4
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	3301      	adds	r3, #1
 800510c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800510e:	4b10      	ldr	r3, [pc, #64]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	fb03 f202 	mul.w	r2, r3, r2
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	fbb2 f3f3 	udiv	r3, r2, r3
 8005124:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005126:	4b0a      	ldr	r3, [pc, #40]	; (8005150 <HAL_RCC_GetSysClockFreq+0x108>)
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	0e5b      	lsrs	r3, r3, #25
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	3301      	adds	r3, #1
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	fbb2 f3f3 	udiv	r3, r2, r3
 800513e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005140:	69bb      	ldr	r3, [r7, #24]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3724      	adds	r7, #36	; 0x24
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	40021000 	.word	0x40021000
 8005154:	08008944 	.word	0x08008944
 8005158:	00f42400 	.word	0x00f42400

0800515c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800515c:	b480      	push	{r7}
 800515e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005160:	4b03      	ldr	r3, [pc, #12]	; (8005170 <HAL_RCC_GetHCLKFreq+0x14>)
 8005162:	681b      	ldr	r3, [r3, #0]
}
 8005164:	4618      	mov	r0, r3
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	20000000 	.word	0x20000000

08005174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005178:	f7ff fff0 	bl	800515c <HAL_RCC_GetHCLKFreq>
 800517c:	4602      	mov	r2, r0
 800517e:	4b06      	ldr	r3, [pc, #24]	; (8005198 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	0a1b      	lsrs	r3, r3, #8
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	4904      	ldr	r1, [pc, #16]	; (800519c <HAL_RCC_GetPCLK1Freq+0x28>)
 800518a:	5ccb      	ldrb	r3, [r1, r3]
 800518c:	f003 031f 	and.w	r3, r3, #31
 8005190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005194:	4618      	mov	r0, r3
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40021000 	.word	0x40021000
 800519c:	0800893c 	.word	0x0800893c

080051a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80051a4:	f7ff ffda 	bl	800515c <HAL_RCC_GetHCLKFreq>
 80051a8:	4602      	mov	r2, r0
 80051aa:	4b06      	ldr	r3, [pc, #24]	; (80051c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	0adb      	lsrs	r3, r3, #11
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	4904      	ldr	r1, [pc, #16]	; (80051c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80051b6:	5ccb      	ldrb	r3, [r1, r3]
 80051b8:	f003 031f 	and.w	r3, r3, #31
 80051bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40021000 	.word	0x40021000
 80051c8:	0800893c 	.word	0x0800893c

080051cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80051d4:	2300      	movs	r3, #0
 80051d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80051d8:	4b2a      	ldr	r3, [pc, #168]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80051e4:	f7ff f9b8 	bl	8004558 <HAL_PWREx_GetVoltageRange>
 80051e8:	6178      	str	r0, [r7, #20]
 80051ea:	e014      	b.n	8005216 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051ec:	4b25      	ldr	r3, [pc, #148]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f0:	4a24      	ldr	r2, [pc, #144]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f6:	6593      	str	r3, [r2, #88]	; 0x58
 80051f8:	4b22      	ldr	r3, [pc, #136]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005204:	f7ff f9a8 	bl	8004558 <HAL_PWREx_GetVoltageRange>
 8005208:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800520a:	4b1e      	ldr	r3, [pc, #120]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800520c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520e:	4a1d      	ldr	r2, [pc, #116]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005210:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005214:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800521c:	d10b      	bne.n	8005236 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b80      	cmp	r3, #128	; 0x80
 8005222:	d919      	bls.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2ba0      	cmp	r3, #160	; 0xa0
 8005228:	d902      	bls.n	8005230 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800522a:	2302      	movs	r3, #2
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	e013      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005230:	2301      	movs	r3, #1
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	e010      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b80      	cmp	r3, #128	; 0x80
 800523a:	d902      	bls.n	8005242 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800523c:	2303      	movs	r3, #3
 800523e:	613b      	str	r3, [r7, #16]
 8005240:	e00a      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b80      	cmp	r3, #128	; 0x80
 8005246:	d102      	bne.n	800524e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005248:	2302      	movs	r3, #2
 800524a:	613b      	str	r3, [r7, #16]
 800524c:	e004      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b70      	cmp	r3, #112	; 0x70
 8005252:	d101      	bne.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005254:	2301      	movs	r3, #1
 8005256:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005258:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f023 0207 	bic.w	r2, r3, #7
 8005260:	4909      	ldr	r1, [pc, #36]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	4313      	orrs	r3, r2
 8005266:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005268:	4b07      	ldr	r3, [pc, #28]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	429a      	cmp	r2, r3
 8005274:	d001      	beq.n	800527a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3718      	adds	r7, #24
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000
 8005288:	40022000 	.word	0x40022000

0800528c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005294:	2300      	movs	r3, #0
 8005296:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005298:	2300      	movs	r3, #0
 800529a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d031      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80052b0:	d01a      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80052b2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80052b6:	d814      	bhi.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d009      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80052bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052c0:	d10f      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80052c2:	4b5d      	ldr	r3, [pc, #372]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	4a5c      	ldr	r2, [pc, #368]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052cc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052ce:	e00c      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	3304      	adds	r3, #4
 80052d4:	2100      	movs	r1, #0
 80052d6:	4618      	mov	r0, r3
 80052d8:	f000 f9f0 	bl	80056bc <RCCEx_PLLSAI1_Config>
 80052dc:	4603      	mov	r3, r0
 80052de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052e0:	e003      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	74fb      	strb	r3, [r7, #19]
      break;
 80052e6:	e000      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80052e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052ea:	7cfb      	ldrb	r3, [r7, #19]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10b      	bne.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052f0:	4b51      	ldr	r3, [pc, #324]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052fe:	494e      	ldr	r1, [pc, #312]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005306:	e001      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005308:	7cfb      	ldrb	r3, [r7, #19]
 800530a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 809e 	beq.w	8005456 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800531a:	2300      	movs	r3, #0
 800531c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800531e:	4b46      	ldr	r3, [pc, #280]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800532e:	2300      	movs	r3, #0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00d      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005334:	4b40      	ldr	r3, [pc, #256]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005338:	4a3f      	ldr	r2, [pc, #252]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800533a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800533e:	6593      	str	r3, [r2, #88]	; 0x58
 8005340:	4b3d      	ldr	r3, [pc, #244]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005348:	60bb      	str	r3, [r7, #8]
 800534a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800534c:	2301      	movs	r3, #1
 800534e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005350:	4b3a      	ldr	r3, [pc, #232]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a39      	ldr	r2, [pc, #228]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800535a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800535c:	f7fd f9b6 	bl	80026cc <HAL_GetTick>
 8005360:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005362:	e009      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005364:	f7fd f9b2 	bl	80026cc <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b02      	cmp	r3, #2
 8005370:	d902      	bls.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	74fb      	strb	r3, [r7, #19]
        break;
 8005376:	e005      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005378:	4b30      	ldr	r3, [pc, #192]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005380:	2b00      	cmp	r3, #0
 8005382:	d0ef      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005384:	7cfb      	ldrb	r3, [r7, #19]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d15a      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800538a:	4b2b      	ldr	r3, [pc, #172]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800538c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005394:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01e      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d019      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053a6:	4b24      	ldr	r3, [pc, #144]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053b2:	4b21      	ldr	r3, [pc, #132]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b8:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053c2:	4b1d      	ldr	r3, [pc, #116]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053c8:	4a1b      	ldr	r2, [pc, #108]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053d2:	4a19      	ldr	r2, [pc, #100]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f003 0301 	and.w	r3, r3, #1
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d016      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053e4:	f7fd f972 	bl	80026cc <HAL_GetTick>
 80053e8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053ea:	e00b      	b.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ec:	f7fd f96e 	bl	80026cc <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d902      	bls.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	74fb      	strb	r3, [r7, #19]
            break;
 8005402:	e006      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005404:	4b0c      	ldr	r3, [pc, #48]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0ec      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005412:	7cfb      	ldrb	r3, [r7, #19]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005418:	4b07      	ldr	r3, [pc, #28]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800541a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005426:	4904      	ldr	r1, [pc, #16]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005428:	4313      	orrs	r3, r2
 800542a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800542e:	e009      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005430:	7cfb      	ldrb	r3, [r7, #19]
 8005432:	74bb      	strb	r3, [r7, #18]
 8005434:	e006      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005436:	bf00      	nop
 8005438:	40021000 	.word	0x40021000
 800543c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005440:	7cfb      	ldrb	r3, [r7, #19]
 8005442:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005444:	7c7b      	ldrb	r3, [r7, #17]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d105      	bne.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800544a:	4b9b      	ldr	r3, [pc, #620]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800544c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800544e:	4a9a      	ldr	r2, [pc, #616]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005454:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00a      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005462:	4b95      	ldr	r3, [pc, #596]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005468:	f023 0203 	bic.w	r2, r3, #3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	4991      	ldr	r1, [pc, #580]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005472:	4313      	orrs	r3, r2
 8005474:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00a      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005484:	4b8c      	ldr	r3, [pc, #560]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800548a:	f023 020c 	bic.w	r2, r3, #12
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	4989      	ldr	r1, [pc, #548]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005494:	4313      	orrs	r3, r2
 8005496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054a6:	4b84      	ldr	r3, [pc, #528]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b4:	4980      	ldr	r1, [pc, #512]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00a      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054c8:	4b7b      	ldr	r3, [pc, #492]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d6:	4978      	ldr	r1, [pc, #480]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054ea:	4b73      	ldr	r3, [pc, #460]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f8:	496f      	ldr	r1, [pc, #444]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800550c:	4b6a      	ldr	r3, [pc, #424]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800550e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005512:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	4967      	ldr	r1, [pc, #412]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800551c:	4313      	orrs	r3, r2
 800551e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800552e:	4b62      	ldr	r3, [pc, #392]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005534:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	495e      	ldr	r1, [pc, #376]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800553e:	4313      	orrs	r3, r2
 8005540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00a      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005550:	4b59      	ldr	r3, [pc, #356]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005556:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800555e:	4956      	ldr	r1, [pc, #344]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005560:	4313      	orrs	r3, r2
 8005562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005572:	4b51      	ldr	r3, [pc, #324]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005578:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005580:	494d      	ldr	r1, [pc, #308]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005582:	4313      	orrs	r3, r2
 8005584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d028      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005594:	4b48      	ldr	r3, [pc, #288]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a2:	4945      	ldr	r1, [pc, #276]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055b2:	d106      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b4:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4a3f      	ldr	r2, [pc, #252]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80055ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055be:	60d3      	str	r3, [r2, #12]
 80055c0:	e011      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80055ca:	d10c      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3304      	adds	r3, #4
 80055d0:	2101      	movs	r1, #1
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 f872 	bl	80056bc <RCCEx_PLLSAI1_Config>
 80055d8:	4603      	mov	r3, r0
 80055da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055dc:	7cfb      	ldrb	r3, [r7, #19]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80055e2:	7cfb      	ldrb	r3, [r7, #19]
 80055e4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d028      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055f2:	4b31      	ldr	r3, [pc, #196]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80055f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005600:	492d      	ldr	r1, [pc, #180]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800560c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005610:	d106      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005612:	4b29      	ldr	r3, [pc, #164]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	4a28      	ldr	r2, [pc, #160]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005618:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800561c:	60d3      	str	r3, [r2, #12]
 800561e:	e011      	b.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005624:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005628:	d10c      	bne.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	3304      	adds	r3, #4
 800562e:	2101      	movs	r1, #1
 8005630:	4618      	mov	r0, r3
 8005632:	f000 f843 	bl	80056bc <RCCEx_PLLSAI1_Config>
 8005636:	4603      	mov	r3, r0
 8005638:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800563a:	7cfb      	ldrb	r3, [r7, #19]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005640:	7cfb      	ldrb	r3, [r7, #19]
 8005642:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01c      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005650:	4b19      	ldr	r3, [pc, #100]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005656:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800565e:	4916      	ldr	r1, [pc, #88]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800566e:	d10c      	bne.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3304      	adds	r3, #4
 8005674:	2102      	movs	r1, #2
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f820 	bl	80056bc <RCCEx_PLLSAI1_Config>
 800567c:	4603      	mov	r3, r0
 800567e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005680:	7cfb      	ldrb	r3, [r7, #19]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8005686:	7cfb      	ldrb	r3, [r7, #19]
 8005688:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005696:	4b08      	ldr	r3, [pc, #32]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a4:	4904      	ldr	r1, [pc, #16]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3718      	adds	r7, #24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000

080056bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056c6:	2300      	movs	r3, #0
 80056c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056ca:	4b74      	ldr	r3, [pc, #464]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d018      	beq.n	8005708 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056d6:	4b71      	ldr	r3, [pc, #452]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f003 0203 	and.w	r2, r3, #3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d10d      	bne.n	8005702 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
       ||
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d009      	beq.n	8005702 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80056ee:	4b6b      	ldr	r3, [pc, #428]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	091b      	lsrs	r3, r3, #4
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	1c5a      	adds	r2, r3, #1
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
       ||
 80056fe:	429a      	cmp	r2, r3
 8005700:	d047      	beq.n	8005792 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	73fb      	strb	r3, [r7, #15]
 8005706:	e044      	b.n	8005792 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b03      	cmp	r3, #3
 800570e:	d018      	beq.n	8005742 <RCCEx_PLLSAI1_Config+0x86>
 8005710:	2b03      	cmp	r3, #3
 8005712:	d825      	bhi.n	8005760 <RCCEx_PLLSAI1_Config+0xa4>
 8005714:	2b01      	cmp	r3, #1
 8005716:	d002      	beq.n	800571e <RCCEx_PLLSAI1_Config+0x62>
 8005718:	2b02      	cmp	r3, #2
 800571a:	d009      	beq.n	8005730 <RCCEx_PLLSAI1_Config+0x74>
 800571c:	e020      	b.n	8005760 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800571e:	4b5f      	ldr	r3, [pc, #380]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d11d      	bne.n	8005766 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800572e:	e01a      	b.n	8005766 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005730:	4b5a      	ldr	r3, [pc, #360]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005738:	2b00      	cmp	r3, #0
 800573a:	d116      	bne.n	800576a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005740:	e013      	b.n	800576a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005742:	4b56      	ldr	r3, [pc, #344]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10f      	bne.n	800576e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800574e:	4b53      	ldr	r3, [pc, #332]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d109      	bne.n	800576e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800575e:	e006      	b.n	800576e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	73fb      	strb	r3, [r7, #15]
      break;
 8005764:	e004      	b.n	8005770 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005766:	bf00      	nop
 8005768:	e002      	b.n	8005770 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800576a:	bf00      	nop
 800576c:	e000      	b.n	8005770 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800576e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10d      	bne.n	8005792 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005776:	4b49      	ldr	r3, [pc, #292]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	3b01      	subs	r3, #1
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	430b      	orrs	r3, r1
 800578c:	4943      	ldr	r1, [pc, #268]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 800578e:	4313      	orrs	r3, r2
 8005790:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005792:	7bfb      	ldrb	r3, [r7, #15]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d17c      	bne.n	8005892 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005798:	4b40      	ldr	r3, [pc, #256]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a3f      	ldr	r2, [pc, #252]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 800579e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80057a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057a4:	f7fc ff92 	bl	80026cc <HAL_GetTick>
 80057a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057aa:	e009      	b.n	80057c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057ac:	f7fc ff8e 	bl	80026cc <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d902      	bls.n	80057c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	73fb      	strb	r3, [r7, #15]
        break;
 80057be:	e005      	b.n	80057cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057c0:	4b36      	ldr	r3, [pc, #216]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1ef      	bne.n	80057ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057cc:	7bfb      	ldrb	r3, [r7, #15]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d15f      	bne.n	8005892 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d110      	bne.n	80057fa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057d8:	4b30      	ldr	r3, [pc, #192]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80057e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	6892      	ldr	r2, [r2, #8]
 80057e8:	0211      	lsls	r1, r2, #8
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	68d2      	ldr	r2, [r2, #12]
 80057ee:	06d2      	lsls	r2, r2, #27
 80057f0:	430a      	orrs	r2, r1
 80057f2:	492a      	ldr	r1, [pc, #168]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	610b      	str	r3, [r1, #16]
 80057f8:	e027      	b.n	800584a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d112      	bne.n	8005826 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005800:	4b26      	ldr	r3, [pc, #152]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005808:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6892      	ldr	r2, [r2, #8]
 8005810:	0211      	lsls	r1, r2, #8
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	6912      	ldr	r2, [r2, #16]
 8005816:	0852      	lsrs	r2, r2, #1
 8005818:	3a01      	subs	r2, #1
 800581a:	0552      	lsls	r2, r2, #21
 800581c:	430a      	orrs	r2, r1
 800581e:	491f      	ldr	r1, [pc, #124]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005820:	4313      	orrs	r3, r2
 8005822:	610b      	str	r3, [r1, #16]
 8005824:	e011      	b.n	800584a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005826:	4b1d      	ldr	r3, [pc, #116]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800582e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6892      	ldr	r2, [r2, #8]
 8005836:	0211      	lsls	r1, r2, #8
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6952      	ldr	r2, [r2, #20]
 800583c:	0852      	lsrs	r2, r2, #1
 800583e:	3a01      	subs	r2, #1
 8005840:	0652      	lsls	r2, r2, #25
 8005842:	430a      	orrs	r2, r1
 8005844:	4915      	ldr	r1, [pc, #84]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005846:	4313      	orrs	r3, r2
 8005848:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800584a:	4b14      	ldr	r3, [pc, #80]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a13      	ldr	r2, [pc, #76]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005850:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005854:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005856:	f7fc ff39 	bl	80026cc <HAL_GetTick>
 800585a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800585c:	e009      	b.n	8005872 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800585e:	f7fc ff35 	bl	80026cc <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	2b02      	cmp	r3, #2
 800586a:	d902      	bls.n	8005872 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	73fb      	strb	r3, [r7, #15]
          break;
 8005870:	e005      	b.n	800587e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005872:	4b0a      	ldr	r3, [pc, #40]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0ef      	beq.n	800585e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800587e:	7bfb      	ldrb	r3, [r7, #15]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d106      	bne.n	8005892 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005884:	4b05      	ldr	r3, [pc, #20]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005886:	691a      	ldr	r2, [r3, #16]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	4903      	ldr	r1, [pc, #12]	; (800589c <RCCEx_PLLSAI1_Config+0x1e0>)
 800588e:	4313      	orrs	r3, r2
 8005890:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005892:	7bfb      	ldrb	r3, [r7, #15]
}
 8005894:	4618      	mov	r0, r3
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40021000 	.word	0x40021000

080058a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e049      	b.n	8005946 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d106      	bne.n	80058cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fc fb20 	bl	8001f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3304      	adds	r3, #4
 80058dc:	4619      	mov	r1, r3
 80058de:	4610      	mov	r0, r2
 80058e0:	f000 fa74 	bl	8005dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68da      	ldr	r2, [r3, #12]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0201 	bic.w	r2, r2, #1
 8005964:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6a1a      	ldr	r2, [r3, #32]
 800596c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005970:	4013      	ands	r3, r2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10f      	bne.n	8005996 <HAL_TIM_Base_Stop_IT+0x48>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6a1a      	ldr	r2, [r3, #32]
 800597c:	f240 4344 	movw	r3, #1092	; 0x444
 8005980:	4013      	ands	r3, r2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d107      	bne.n	8005996 <HAL_TIM_Base_Stop_IT+0x48>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0201 	bic.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d122      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d11b      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f06f 0202 	mvn.w	r2, #2
 80059d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f9ce 	bl	8005d90 <HAL_TIM_IC_CaptureCallback>
 80059f4:	e005      	b.n	8005a02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 f9c0 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 f9d1 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d122      	bne.n	8005a5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0304 	and.w	r3, r3, #4
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	d11b      	bne.n	8005a5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0204 	mvn.w	r2, #4
 8005a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2202      	movs	r2, #2
 8005a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f9a4 	bl	8005d90 <HAL_TIM_IC_CaptureCallback>
 8005a48:	e005      	b.n	8005a56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f996 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 f9a7 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d122      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d11b      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f06f 0208 	mvn.w	r2, #8
 8005a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2204      	movs	r2, #4
 8005a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	f003 0303 	and.w	r3, r3, #3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f97a 	bl	8005d90 <HAL_TIM_IC_CaptureCallback>
 8005a9c:	e005      	b.n	8005aaa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f96c 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f97d 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0310 	and.w	r3, r3, #16
 8005aba:	2b10      	cmp	r3, #16
 8005abc:	d122      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0310 	and.w	r3, r3, #16
 8005ac8:	2b10      	cmp	r3, #16
 8005aca:	d11b      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0210 	mvn.w	r2, #16
 8005ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2208      	movs	r2, #8
 8005ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f950 	bl	8005d90 <HAL_TIM_IC_CaptureCallback>
 8005af0:	e005      	b.n	8005afe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f942 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f953 	bl	8005da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d10e      	bne.n	8005b30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d107      	bne.n	8005b30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0201 	mvn.w	r2, #1
 8005b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7fb ff10 	bl	8001950 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b3a:	2b80      	cmp	r3, #128	; 0x80
 8005b3c:	d10e      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b48:	2b80      	cmp	r3, #128	; 0x80
 8005b4a:	d107      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 faa6 	bl	80060a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b6a:	d10e      	bne.n	8005b8a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b76:	2b80      	cmp	r3, #128	; 0x80
 8005b78:	d107      	bne.n	8005b8a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fa99 	bl	80060bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b94:	2b40      	cmp	r3, #64	; 0x40
 8005b96:	d10e      	bne.n	8005bb6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba2:	2b40      	cmp	r3, #64	; 0x40
 8005ba4:	d107      	bne.n	8005bb6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f901 	bl	8005db8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f003 0320 	and.w	r3, r3, #32
 8005bc0:	2b20      	cmp	r3, #32
 8005bc2:	d10e      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	f003 0320 	and.w	r3, r3, #32
 8005bce:	2b20      	cmp	r3, #32
 8005bd0:	d107      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f06f 0220 	mvn.w	r2, #32
 8005bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fa59 	bl	8006094 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005be2:	bf00      	nop
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b084      	sub	sp, #16
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
 8005bf2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d101      	bne.n	8005c06 <HAL_TIM_ConfigClockSource+0x1c>
 8005c02:	2302      	movs	r3, #2
 8005c04:	e0b6      	b.n	8005d74 <HAL_TIM_ConfigClockSource+0x18a>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2202      	movs	r2, #2
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c24:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c28:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c30:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c42:	d03e      	beq.n	8005cc2 <HAL_TIM_ConfigClockSource+0xd8>
 8005c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c48:	f200 8087 	bhi.w	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c50:	f000 8086 	beq.w	8005d60 <HAL_TIM_ConfigClockSource+0x176>
 8005c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c58:	d87f      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c5a:	2b70      	cmp	r3, #112	; 0x70
 8005c5c:	d01a      	beq.n	8005c94 <HAL_TIM_ConfigClockSource+0xaa>
 8005c5e:	2b70      	cmp	r3, #112	; 0x70
 8005c60:	d87b      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c62:	2b60      	cmp	r3, #96	; 0x60
 8005c64:	d050      	beq.n	8005d08 <HAL_TIM_ConfigClockSource+0x11e>
 8005c66:	2b60      	cmp	r3, #96	; 0x60
 8005c68:	d877      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c6a:	2b50      	cmp	r3, #80	; 0x50
 8005c6c:	d03c      	beq.n	8005ce8 <HAL_TIM_ConfigClockSource+0xfe>
 8005c6e:	2b50      	cmp	r3, #80	; 0x50
 8005c70:	d873      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c72:	2b40      	cmp	r3, #64	; 0x40
 8005c74:	d058      	beq.n	8005d28 <HAL_TIM_ConfigClockSource+0x13e>
 8005c76:	2b40      	cmp	r3, #64	; 0x40
 8005c78:	d86f      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c7a:	2b30      	cmp	r3, #48	; 0x30
 8005c7c:	d064      	beq.n	8005d48 <HAL_TIM_ConfigClockSource+0x15e>
 8005c7e:	2b30      	cmp	r3, #48	; 0x30
 8005c80:	d86b      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c82:	2b20      	cmp	r3, #32
 8005c84:	d060      	beq.n	8005d48 <HAL_TIM_ConfigClockSource+0x15e>
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	d867      	bhi.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d05c      	beq.n	8005d48 <HAL_TIM_ConfigClockSource+0x15e>
 8005c8e:	2b10      	cmp	r3, #16
 8005c90:	d05a      	beq.n	8005d48 <HAL_TIM_ConfigClockSource+0x15e>
 8005c92:	e062      	b.n	8005d5a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6818      	ldr	r0, [r3, #0]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	6899      	ldr	r1, [r3, #8]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f000 f970 	bl	8005f88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cb6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	609a      	str	r2, [r3, #8]
      break;
 8005cc0:	e04f      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6818      	ldr	r0, [r3, #0]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	6899      	ldr	r1, [r3, #8]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	f000 f959 	bl	8005f88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689a      	ldr	r2, [r3, #8]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ce4:	609a      	str	r2, [r3, #8]
      break;
 8005ce6:	e03c      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6818      	ldr	r0, [r3, #0]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	6859      	ldr	r1, [r3, #4]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	f000 f8cd 	bl	8005e94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2150      	movs	r1, #80	; 0x50
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 f926 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005d06:	e02c      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	6859      	ldr	r1, [r3, #4]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	461a      	mov	r2, r3
 8005d16:	f000 f8ec 	bl	8005ef2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2160      	movs	r1, #96	; 0x60
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 f916 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005d26:	e01c      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	6859      	ldr	r1, [r3, #4]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	461a      	mov	r2, r3
 8005d36:	f000 f8ad 	bl	8005e94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2140      	movs	r1, #64	; 0x40
 8005d40:	4618      	mov	r0, r3
 8005d42:	f000 f906 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005d46:	e00c      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4619      	mov	r1, r3
 8005d52:	4610      	mov	r0, r2
 8005d54:	f000 f8fd 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005d58:	e003      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	73fb      	strb	r3, [r7, #15]
      break;
 8005d5e:	e000      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005d60:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a2a      	ldr	r2, [pc, #168]	; (8005e88 <TIM_Base_SetConfig+0xbc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d003      	beq.n	8005dec <TIM_Base_SetConfig+0x20>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dea:	d108      	bne.n	8005dfe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005df2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a21      	ldr	r2, [pc, #132]	; (8005e88 <TIM_Base_SetConfig+0xbc>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00b      	beq.n	8005e1e <TIM_Base_SetConfig+0x52>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e0c:	d007      	beq.n	8005e1e <TIM_Base_SetConfig+0x52>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a1e      	ldr	r2, [pc, #120]	; (8005e8c <TIM_Base_SetConfig+0xc0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_Base_SetConfig+0x52>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a1d      	ldr	r2, [pc, #116]	; (8005e90 <TIM_Base_SetConfig+0xc4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d108      	bne.n	8005e30 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a0c      	ldr	r2, [pc, #48]	; (8005e88 <TIM_Base_SetConfig+0xbc>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d007      	beq.n	8005e6c <TIM_Base_SetConfig+0xa0>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a0b      	ldr	r2, [pc, #44]	; (8005e8c <TIM_Base_SetConfig+0xc0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d003      	beq.n	8005e6c <TIM_Base_SetConfig+0xa0>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a0a      	ldr	r2, [pc, #40]	; (8005e90 <TIM_Base_SetConfig+0xc4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d103      	bne.n	8005e74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691a      	ldr	r2, [r3, #16]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	615a      	str	r2, [r3, #20]
}
 8005e7a:	bf00      	nop
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	40012c00 	.word	0x40012c00
 8005e8c:	40014000 	.word	0x40014000
 8005e90:	40014400 	.word	0x40014400

08005e94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f023 0201 	bic.w	r2, r3, #1
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f023 030a 	bic.w	r3, r3, #10
 8005ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	621a      	str	r2, [r3, #32]
}
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b087      	sub	sp, #28
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f023 0210 	bic.w	r2, r3, #16
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	031b      	lsls	r3, r3, #12
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr

08005f52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b085      	sub	sp, #20
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
 8005f5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	f043 0307 	orr.w	r3, r3, #7
 8005f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	609a      	str	r2, [r3, #8]
}
 8005f7c:	bf00      	nop
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b087      	sub	sp, #28
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	60b9      	str	r1, [r7, #8]
 8005f92:	607a      	str	r2, [r7, #4]
 8005f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	021a      	lsls	r2, r3, #8
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	697a      	ldr	r2, [r7, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	609a      	str	r2, [r3, #8]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e04f      	b.n	8006080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a21      	ldr	r2, [pc, #132]	; (800608c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d108      	bne.n	800601c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006010:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	4313      	orrs	r3, r2
 800601a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a14      	ldr	r2, [pc, #80]	; (800608c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d009      	beq.n	8006054 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006048:	d004      	beq.n	8006054 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a10      	ldr	r2, [pc, #64]	; (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d10c      	bne.n	800606e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800605a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	4313      	orrs	r3, r2
 8006064:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40014000 	.word	0x40014000

08006094 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e040      	b.n	8006164 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fb fffc 	bl	80020f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2224      	movs	r2, #36	; 0x24
 80060fc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 0201 	bic.w	r2, r2, #1
 800610c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fbb6 	bl	8006880 <UART_SetConfig>
 8006114:	4603      	mov	r3, r0
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e022      	b.n	8006164 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	2b00      	cmp	r3, #0
 8006124:	d002      	beq.n	800612c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fe04 	bl	8006d34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800613a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689a      	ldr	r2, [r3, #8]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800614a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0201 	orr.w	r2, r2, #1
 800615a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fe8b 	bl	8006e78 <UART_CheckIdleState>
 8006162:	4603      	mov	r3, r0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b08a      	sub	sp, #40	; 0x28
 8006170:	af02      	add	r7, sp, #8
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	4613      	mov	r3, r2
 800617a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006180:	2b20      	cmp	r3, #32
 8006182:	f040 8082 	bne.w	800628a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <HAL_UART_Transmit+0x26>
 800618c:	88fb      	ldrh	r3, [r7, #6]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e07a      	b.n	800628c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_UART_Transmit+0x38>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e073      	b.n	800628c <HAL_UART_Transmit+0x120>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2221      	movs	r2, #33	; 0x21
 80061b8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061ba:	f7fc fa87 	bl	80026cc <HAL_GetTick>
 80061be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	88fa      	ldrh	r2, [r7, #6]
 80061c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	88fa      	ldrh	r2, [r7, #6]
 80061cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061d8:	d108      	bne.n	80061ec <HAL_UART_Transmit+0x80>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d104      	bne.n	80061ec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	61bb      	str	r3, [r7, #24]
 80061ea:	e003      	b.n	80061f4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061f0:	2300      	movs	r3, #0
 80061f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80061fc:	e02d      	b.n	800625a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	; 0x80
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 fe7e 	bl	8006f0a <UART_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e039      	b.n	800628c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	881a      	ldrh	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800622a:	b292      	uxth	r2, r2
 800622c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	3302      	adds	r3, #2
 8006232:	61bb      	str	r3, [r7, #24]
 8006234:	e008      	b.n	8006248 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	781a      	ldrb	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	b292      	uxth	r2, r2
 8006240:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	3301      	adds	r3, #1
 8006246:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800624e:	b29b      	uxth	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006260:	b29b      	uxth	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1cb      	bne.n	80061fe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2200      	movs	r2, #0
 800626e:	2140      	movs	r1, #64	; 0x40
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f000 fe4a 	bl	8006f0a <UART_WaitOnFlagUntilTimeout>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e005      	b.n	800628c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006286:	2300      	movs	r3, #0
 8006288:	e000      	b.n	800628c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800628a:	2302      	movs	r3, #2
  }
}
 800628c:	4618      	mov	r0, r3
 800628e:	3720      	adds	r7, #32
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b0ba      	sub	sp, #232	; 0xe8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80062ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80062be:	f640 030f 	movw	r3, #2063	; 0x80f
 80062c2:	4013      	ands	r3, r2
 80062c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80062c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d115      	bne.n	80062fc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80062d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d4:	f003 0320 	and.w	r3, r3, #32
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00f      	beq.n	80062fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e0:	f003 0320 	and.w	r3, r3, #32
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d009      	beq.n	80062fc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 82a6 	beq.w	800683e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	4798      	blx	r3
      }
      return;
 80062fa:	e2a0      	b.n	800683e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80062fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 8117 	beq.w	8006534 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d106      	bne.n	8006320 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006312:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006316:	4b85      	ldr	r3, [pc, #532]	; (800652c <HAL_UART_IRQHandler+0x298>)
 8006318:	4013      	ands	r3, r2
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 810a 	beq.w	8006534 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	2b00      	cmp	r3, #0
 800632a:	d011      	beq.n	8006350 <HAL_UART_IRQHandler+0xbc>
 800632c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00b      	beq.n	8006350 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2201      	movs	r2, #1
 800633e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006346:	f043 0201 	orr.w	r2, r3, #1
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b00      	cmp	r3, #0
 800635a:	d011      	beq.n	8006380 <HAL_UART_IRQHandler+0xec>
 800635c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00b      	beq.n	8006380 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2202      	movs	r2, #2
 800636e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006376:	f043 0204 	orr.w	r2, r3, #4
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d011      	beq.n	80063b0 <HAL_UART_IRQHandler+0x11c>
 800638c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	2b00      	cmp	r3, #0
 8006396:	d00b      	beq.n	80063b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2204      	movs	r2, #4
 800639e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063a6:	f043 0202 	orr.w	r2, r3, #2
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b4:	f003 0308 	and.w	r3, r3, #8
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d017      	beq.n	80063ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063c0:	f003 0320 	and.w	r3, r3, #32
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d105      	bne.n	80063d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80063c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00b      	beq.n	80063ec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2208      	movs	r2, #8
 80063da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063e2:	f043 0208 	orr.w	r2, r3, #8
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d012      	beq.n	800641e <HAL_UART_IRQHandler+0x18a>
 80063f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00c      	beq.n	800641e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800640c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006414:	f043 0220 	orr.w	r2, r3, #32
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 820c 	beq.w	8006842 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800642a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800642e:	f003 0320 	and.w	r3, r3, #32
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00d      	beq.n	8006452 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800643a:	f003 0320 	and.w	r3, r3, #32
 800643e:	2b00      	cmp	r3, #0
 8006440:	d007      	beq.n	8006452 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006458:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006466:	2b40      	cmp	r3, #64	; 0x40
 8006468:	d005      	beq.n	8006476 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800646a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800646e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006472:	2b00      	cmp	r3, #0
 8006474:	d04f      	beq.n	8006516 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fed8 	bl	800722c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006486:	2b40      	cmp	r3, #64	; 0x40
 8006488:	d141      	bne.n	800650e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3308      	adds	r3, #8
 8006490:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006494:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80064a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80064a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3308      	adds	r3, #8
 80064b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80064b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80064ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064c6:	e841 2300 	strex	r3, r2, [r1]
 80064ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1d9      	bne.n	800648a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d013      	beq.n	8006506 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	4a13      	ldr	r2, [pc, #76]	; (8006530 <HAL_UART_IRQHandler+0x29c>)
 80064e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	4618      	mov	r0, r3
 80064ec:	f7fd fd72 	bl	8003fd4 <HAL_DMA_Abort_IT>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d017      	beq.n	8006526 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006500:	4610      	mov	r0, r2
 8006502:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006504:	e00f      	b.n	8006526 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f9b0 	bl	800686c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800650c:	e00b      	b.n	8006526 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 f9ac 	bl	800686c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006514:	e007      	b.n	8006526 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f9a8 	bl	800686c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006524:	e18d      	b.n	8006842 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006526:	bf00      	nop
    return;
 8006528:	e18b      	b.n	8006842 <HAL_UART_IRQHandler+0x5ae>
 800652a:	bf00      	nop
 800652c:	04000120 	.word	0x04000120
 8006530:	080074cb 	.word	0x080074cb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006538:	2b01      	cmp	r3, #1
 800653a:	f040 8146 	bne.w	80067ca <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800653e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006542:	f003 0310 	and.w	r3, r3, #16
 8006546:	2b00      	cmp	r3, #0
 8006548:	f000 813f 	beq.w	80067ca <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800654c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006550:	f003 0310 	and.w	r3, r3, #16
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 8138 	beq.w	80067ca <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2210      	movs	r2, #16
 8006560:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656c:	2b40      	cmp	r3, #64	; 0x40
 800656e:	f040 80b4 	bne.w	80066da <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800657e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 815f 	beq.w	8006846 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800658e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006592:	429a      	cmp	r2, r3
 8006594:	f080 8157 	bcs.w	8006846 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800659e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0320 	and.w	r3, r3, #32
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f040 8085 	bne.w	80066be <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065c0:	e853 3f00 	ldrex	r3, [r3]
 80065c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	461a      	mov	r2, r3
 80065da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80065de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80065e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80065ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1da      	bne.n	80065b4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3308      	adds	r3, #8
 8006604:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006606:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006608:	e853 3f00 	ldrex	r3, [r3]
 800660c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800660e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006610:	f023 0301 	bic.w	r3, r3, #1
 8006614:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3308      	adds	r3, #8
 800661e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006622:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006626:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800662a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e1      	bne.n	80065fe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	3308      	adds	r3, #8
 8006640:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006642:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006644:	e853 3f00 	ldrex	r3, [r3]
 8006648:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800664a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800664c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006650:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3308      	adds	r3, #8
 800665a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800665e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006660:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006664:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800666c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e3      	bne.n	800663a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006686:	e853 3f00 	ldrex	r3, [r3]
 800668a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800668c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800668e:	f023 0310 	bic.w	r3, r3, #16
 8006692:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	461a      	mov	r2, r3
 800669c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80066a0:	65bb      	str	r3, [r7, #88]	; 0x58
 80066a2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e4      	bne.n	800667e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fd fc4d 	bl	8003f58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	4619      	mov	r1, r3
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7fb fe8a 	bl	80023ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066d8:	e0b5      	b.n	8006846 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 80a7 	beq.w	800684a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80066fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 80a2 	beq.w	800684a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006716:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800671a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006728:	647b      	str	r3, [r7, #68]	; 0x44
 800672a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800672e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006730:	e841 2300 	strex	r3, r2, [r1]
 8006734:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1e4      	bne.n	8006706 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3308      	adds	r3, #8
 8006742:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006746:	e853 3f00 	ldrex	r3, [r3]
 800674a:	623b      	str	r3, [r7, #32]
   return(result);
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	f023 0301 	bic.w	r3, r3, #1
 8006752:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	3308      	adds	r3, #8
 800675c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006760:	633a      	str	r2, [r7, #48]	; 0x30
 8006762:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800676e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e3      	bne.n	800673c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2220      	movs	r2, #32
 8006778:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	e853 3f00 	ldrex	r3, [r3]
 8006792:	60fb      	str	r3, [r7, #12]
   return(result);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0310 	bic.w	r3, r3, #16
 800679a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	461a      	mov	r2, r3
 80067a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067a8:	61fb      	str	r3, [r7, #28]
 80067aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ac:	69b9      	ldr	r1, [r7, #24]
 80067ae:	69fa      	ldr	r2, [r7, #28]
 80067b0:	e841 2300 	strex	r3, r2, [r1]
 80067b4:	617b      	str	r3, [r7, #20]
   return(result);
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1e4      	bne.n	8006786 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067c0:	4619      	mov	r1, r3
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7fb fe12 	bl	80023ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067c8:	e03f      	b.n	800684a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00e      	beq.n	80067f4 <HAL_UART_IRQHandler+0x560>
 80067d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d008      	beq.n	80067f4 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80067ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 feac 	bl	800754a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067f2:	e02d      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80067f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00e      	beq.n	800681e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006808:	2b00      	cmp	r3, #0
 800680a:	d008      	beq.n	800681e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006810:	2b00      	cmp	r3, #0
 8006812:	d01c      	beq.n	800684e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	4798      	blx	r3
    }
    return;
 800681c:	e017      	b.n	800684e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800681e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006826:	2b00      	cmp	r3, #0
 8006828:	d012      	beq.n	8006850 <HAL_UART_IRQHandler+0x5bc>
 800682a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800682e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00c      	beq.n	8006850 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fe5d 	bl	80074f6 <UART_EndTransmit_IT>
    return;
 800683c:	e008      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
      return;
 800683e:	bf00      	nop
 8006840:	e006      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006842:	bf00      	nop
 8006844:	e004      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006846:	bf00      	nop
 8006848:	e002      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
      return;
 800684a:	bf00      	nop
 800684c:	e000      	b.n	8006850 <HAL_UART_IRQHandler+0x5bc>
    return;
 800684e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006850:	37e8      	adds	r7, #232	; 0xe8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop

08006858 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006884:	b08a      	sub	sp, #40	; 0x28
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	431a      	orrs	r2, r3
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	431a      	orrs	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	4b9e      	ldr	r3, [pc, #632]	; (8006b28 <UART_SetConfig+0x2a8>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	6812      	ldr	r2, [r2, #0]
 80068b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80068b8:	430b      	orrs	r3, r1
 80068ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a93      	ldr	r2, [pc, #588]	; (8006b2c <UART_SetConfig+0x2ac>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d004      	beq.n	80068ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6a1b      	ldr	r3, [r3, #32]
 80068e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068e8:	4313      	orrs	r3, r2
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068fc:	430a      	orrs	r2, r1
 80068fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a8a      	ldr	r2, [pc, #552]	; (8006b30 <UART_SetConfig+0x2b0>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d126      	bne.n	8006958 <UART_SetConfig+0xd8>
 800690a:	4b8a      	ldr	r3, [pc, #552]	; (8006b34 <UART_SetConfig+0x2b4>)
 800690c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006910:	f003 0303 	and.w	r3, r3, #3
 8006914:	2b03      	cmp	r3, #3
 8006916:	d81b      	bhi.n	8006950 <UART_SetConfig+0xd0>
 8006918:	a201      	add	r2, pc, #4	; (adr r2, 8006920 <UART_SetConfig+0xa0>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006931 	.word	0x08006931
 8006924:	08006941 	.word	0x08006941
 8006928:	08006939 	.word	0x08006939
 800692c:	08006949 	.word	0x08006949
 8006930:	2301      	movs	r3, #1
 8006932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006936:	e0ab      	b.n	8006a90 <UART_SetConfig+0x210>
 8006938:	2302      	movs	r3, #2
 800693a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800693e:	e0a7      	b.n	8006a90 <UART_SetConfig+0x210>
 8006940:	2304      	movs	r3, #4
 8006942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006946:	e0a3      	b.n	8006a90 <UART_SetConfig+0x210>
 8006948:	2308      	movs	r3, #8
 800694a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800694e:	e09f      	b.n	8006a90 <UART_SetConfig+0x210>
 8006950:	2310      	movs	r3, #16
 8006952:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006956:	e09b      	b.n	8006a90 <UART_SetConfig+0x210>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a76      	ldr	r2, [pc, #472]	; (8006b38 <UART_SetConfig+0x2b8>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d138      	bne.n	80069d4 <UART_SetConfig+0x154>
 8006962:	4b74      	ldr	r3, [pc, #464]	; (8006b34 <UART_SetConfig+0x2b4>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006968:	f003 030c 	and.w	r3, r3, #12
 800696c:	2b0c      	cmp	r3, #12
 800696e:	d82d      	bhi.n	80069cc <UART_SetConfig+0x14c>
 8006970:	a201      	add	r2, pc, #4	; (adr r2, 8006978 <UART_SetConfig+0xf8>)
 8006972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006976:	bf00      	nop
 8006978:	080069ad 	.word	0x080069ad
 800697c:	080069cd 	.word	0x080069cd
 8006980:	080069cd 	.word	0x080069cd
 8006984:	080069cd 	.word	0x080069cd
 8006988:	080069bd 	.word	0x080069bd
 800698c:	080069cd 	.word	0x080069cd
 8006990:	080069cd 	.word	0x080069cd
 8006994:	080069cd 	.word	0x080069cd
 8006998:	080069b5 	.word	0x080069b5
 800699c:	080069cd 	.word	0x080069cd
 80069a0:	080069cd 	.word	0x080069cd
 80069a4:	080069cd 	.word	0x080069cd
 80069a8:	080069c5 	.word	0x080069c5
 80069ac:	2300      	movs	r3, #0
 80069ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069b2:	e06d      	b.n	8006a90 <UART_SetConfig+0x210>
 80069b4:	2302      	movs	r3, #2
 80069b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069ba:	e069      	b.n	8006a90 <UART_SetConfig+0x210>
 80069bc:	2304      	movs	r3, #4
 80069be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069c2:	e065      	b.n	8006a90 <UART_SetConfig+0x210>
 80069c4:	2308      	movs	r3, #8
 80069c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069ca:	e061      	b.n	8006a90 <UART_SetConfig+0x210>
 80069cc:	2310      	movs	r3, #16
 80069ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069d2:	e05d      	b.n	8006a90 <UART_SetConfig+0x210>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a58      	ldr	r2, [pc, #352]	; (8006b3c <UART_SetConfig+0x2bc>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d125      	bne.n	8006a2a <UART_SetConfig+0x1aa>
 80069de:	4b55      	ldr	r3, [pc, #340]	; (8006b34 <UART_SetConfig+0x2b4>)
 80069e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80069e8:	2b30      	cmp	r3, #48	; 0x30
 80069ea:	d016      	beq.n	8006a1a <UART_SetConfig+0x19a>
 80069ec:	2b30      	cmp	r3, #48	; 0x30
 80069ee:	d818      	bhi.n	8006a22 <UART_SetConfig+0x1a2>
 80069f0:	2b20      	cmp	r3, #32
 80069f2:	d00a      	beq.n	8006a0a <UART_SetConfig+0x18a>
 80069f4:	2b20      	cmp	r3, #32
 80069f6:	d814      	bhi.n	8006a22 <UART_SetConfig+0x1a2>
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d002      	beq.n	8006a02 <UART_SetConfig+0x182>
 80069fc:	2b10      	cmp	r3, #16
 80069fe:	d008      	beq.n	8006a12 <UART_SetConfig+0x192>
 8006a00:	e00f      	b.n	8006a22 <UART_SetConfig+0x1a2>
 8006a02:	2300      	movs	r3, #0
 8006a04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a08:	e042      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a10:	e03e      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a12:	2304      	movs	r3, #4
 8006a14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a18:	e03a      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a1a:	2308      	movs	r3, #8
 8006a1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a20:	e036      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a22:	2310      	movs	r3, #16
 8006a24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a28:	e032      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a3f      	ldr	r2, [pc, #252]	; (8006b2c <UART_SetConfig+0x2ac>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d12a      	bne.n	8006a8a <UART_SetConfig+0x20a>
 8006a34:	4b3f      	ldr	r3, [pc, #252]	; (8006b34 <UART_SetConfig+0x2b4>)
 8006a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a3a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a42:	d01a      	beq.n	8006a7a <UART_SetConfig+0x1fa>
 8006a44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a48:	d81b      	bhi.n	8006a82 <UART_SetConfig+0x202>
 8006a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a4e:	d00c      	beq.n	8006a6a <UART_SetConfig+0x1ea>
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a54:	d815      	bhi.n	8006a82 <UART_SetConfig+0x202>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <UART_SetConfig+0x1e2>
 8006a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a5e:	d008      	beq.n	8006a72 <UART_SetConfig+0x1f2>
 8006a60:	e00f      	b.n	8006a82 <UART_SetConfig+0x202>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a68:	e012      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a70:	e00e      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a72:	2304      	movs	r3, #4
 8006a74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a78:	e00a      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a7a:	2308      	movs	r3, #8
 8006a7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a80:	e006      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a82:	2310      	movs	r3, #16
 8006a84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a88:	e002      	b.n	8006a90 <UART_SetConfig+0x210>
 8006a8a:	2310      	movs	r3, #16
 8006a8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a25      	ldr	r2, [pc, #148]	; (8006b2c <UART_SetConfig+0x2ac>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	f040 808a 	bne.w	8006bb0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006aa0:	2b08      	cmp	r3, #8
 8006aa2:	d824      	bhi.n	8006aee <UART_SetConfig+0x26e>
 8006aa4:	a201      	add	r2, pc, #4	; (adr r2, 8006aac <UART_SetConfig+0x22c>)
 8006aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aaa:	bf00      	nop
 8006aac:	08006ad1 	.word	0x08006ad1
 8006ab0:	08006aef 	.word	0x08006aef
 8006ab4:	08006ad9 	.word	0x08006ad9
 8006ab8:	08006aef 	.word	0x08006aef
 8006abc:	08006adf 	.word	0x08006adf
 8006ac0:	08006aef 	.word	0x08006aef
 8006ac4:	08006aef 	.word	0x08006aef
 8006ac8:	08006aef 	.word	0x08006aef
 8006acc:	08006ae7 	.word	0x08006ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ad0:	f7fe fb50 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 8006ad4:	61f8      	str	r0, [r7, #28]
        break;
 8006ad6:	e010      	b.n	8006afa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ad8:	4b19      	ldr	r3, [pc, #100]	; (8006b40 <UART_SetConfig+0x2c0>)
 8006ada:	61fb      	str	r3, [r7, #28]
        break;
 8006adc:	e00d      	b.n	8006afa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ade:	f7fe fab3 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8006ae2:	61f8      	str	r0, [r7, #28]
        break;
 8006ae4:	e009      	b.n	8006afa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aea:	61fb      	str	r3, [r7, #28]
        break;
 8006aec:	e005      	b.n	8006afa <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8006aee:	2300      	movs	r3, #0
 8006af0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006af8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 8109 	beq.w	8006d14 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	4613      	mov	r3, r2
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	4413      	add	r3, r2
 8006b0c:	69fa      	ldr	r2, [r7, #28]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d305      	bcc.n	8006b1e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b18:	69fa      	ldr	r2, [r7, #28]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d912      	bls.n	8006b44 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006b24:	e0f6      	b.n	8006d14 <UART_SetConfig+0x494>
 8006b26:	bf00      	nop
 8006b28:	efff69f3 	.word	0xefff69f3
 8006b2c:	40008000 	.word	0x40008000
 8006b30:	40013800 	.word	0x40013800
 8006b34:	40021000 	.word	0x40021000
 8006b38:	40004400 	.word	0x40004400
 8006b3c:	40004800 	.word	0x40004800
 8006b40:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	2200      	movs	r2, #0
 8006b48:	461c      	mov	r4, r3
 8006b4a:	4615      	mov	r5, r2
 8006b4c:	f04f 0200 	mov.w	r2, #0
 8006b50:	f04f 0300 	mov.w	r3, #0
 8006b54:	022b      	lsls	r3, r5, #8
 8006b56:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006b5a:	0222      	lsls	r2, r4, #8
 8006b5c:	68f9      	ldr	r1, [r7, #12]
 8006b5e:	6849      	ldr	r1, [r1, #4]
 8006b60:	0849      	lsrs	r1, r1, #1
 8006b62:	2000      	movs	r0, #0
 8006b64:	4688      	mov	r8, r1
 8006b66:	4681      	mov	r9, r0
 8006b68:	eb12 0a08 	adds.w	sl, r2, r8
 8006b6c:	eb43 0b09 	adc.w	fp, r3, r9
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	607a      	str	r2, [r7, #4]
 8006b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b7e:	4650      	mov	r0, sl
 8006b80:	4659      	mov	r1, fp
 8006b82:	f7f9 feb3 	bl	80008ec <__aeabi_uldivmod>
 8006b86:	4602      	mov	r2, r0
 8006b88:	460b      	mov	r3, r1
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b94:	d308      	bcc.n	8006ba8 <UART_SetConfig+0x328>
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b9c:	d204      	bcs.n	8006ba8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	69ba      	ldr	r2, [r7, #24]
 8006ba4:	60da      	str	r2, [r3, #12]
 8006ba6:	e0b5      	b.n	8006d14 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006bae:	e0b1      	b.n	8006d14 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	69db      	ldr	r3, [r3, #28]
 8006bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bb8:	d15d      	bne.n	8006c76 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8006bba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bbe:	2b08      	cmp	r3, #8
 8006bc0:	d827      	bhi.n	8006c12 <UART_SetConfig+0x392>
 8006bc2:	a201      	add	r2, pc, #4	; (adr r2, 8006bc8 <UART_SetConfig+0x348>)
 8006bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc8:	08006bed 	.word	0x08006bed
 8006bcc:	08006bf5 	.word	0x08006bf5
 8006bd0:	08006bfd 	.word	0x08006bfd
 8006bd4:	08006c13 	.word	0x08006c13
 8006bd8:	08006c03 	.word	0x08006c03
 8006bdc:	08006c13 	.word	0x08006c13
 8006be0:	08006c13 	.word	0x08006c13
 8006be4:	08006c13 	.word	0x08006c13
 8006be8:	08006c0b 	.word	0x08006c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bec:	f7fe fac2 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 8006bf0:	61f8      	str	r0, [r7, #28]
        break;
 8006bf2:	e014      	b.n	8006c1e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bf4:	f7fe fad4 	bl	80051a0 <HAL_RCC_GetPCLK2Freq>
 8006bf8:	61f8      	str	r0, [r7, #28]
        break;
 8006bfa:	e010      	b.n	8006c1e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bfc:	4b4c      	ldr	r3, [pc, #304]	; (8006d30 <UART_SetConfig+0x4b0>)
 8006bfe:	61fb      	str	r3, [r7, #28]
        break;
 8006c00:	e00d      	b.n	8006c1e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c02:	f7fe fa21 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8006c06:	61f8      	str	r0, [r7, #28]
        break;
 8006c08:	e009      	b.n	8006c1e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c0e:	61fb      	str	r3, [r7, #28]
        break;
 8006c10:	e005      	b.n	8006c1e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8006c12:	2300      	movs	r3, #0
 8006c14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006c1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d077      	beq.n	8006d14 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	005a      	lsls	r2, r3, #1
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	085b      	lsrs	r3, r3, #1
 8006c2e:	441a      	add	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c38:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	2b0f      	cmp	r3, #15
 8006c3e:	d916      	bls.n	8006c6e <UART_SetConfig+0x3ee>
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c46:	d212      	bcs.n	8006c6e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	f023 030f 	bic.w	r3, r3, #15
 8006c50:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	085b      	lsrs	r3, r3, #1
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	f003 0307 	and.w	r3, r3, #7
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	8afb      	ldrh	r3, [r7, #22]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	8afa      	ldrh	r2, [r7, #22]
 8006c6a:	60da      	str	r2, [r3, #12]
 8006c6c:	e052      	b.n	8006d14 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006c74:	e04e      	b.n	8006d14 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d827      	bhi.n	8006cce <UART_SetConfig+0x44e>
 8006c7e:	a201      	add	r2, pc, #4	; (adr r2, 8006c84 <UART_SetConfig+0x404>)
 8006c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c84:	08006ca9 	.word	0x08006ca9
 8006c88:	08006cb1 	.word	0x08006cb1
 8006c8c:	08006cb9 	.word	0x08006cb9
 8006c90:	08006ccf 	.word	0x08006ccf
 8006c94:	08006cbf 	.word	0x08006cbf
 8006c98:	08006ccf 	.word	0x08006ccf
 8006c9c:	08006ccf 	.word	0x08006ccf
 8006ca0:	08006ccf 	.word	0x08006ccf
 8006ca4:	08006cc7 	.word	0x08006cc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ca8:	f7fe fa64 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 8006cac:	61f8      	str	r0, [r7, #28]
        break;
 8006cae:	e014      	b.n	8006cda <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cb0:	f7fe fa76 	bl	80051a0 <HAL_RCC_GetPCLK2Freq>
 8006cb4:	61f8      	str	r0, [r7, #28]
        break;
 8006cb6:	e010      	b.n	8006cda <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cb8:	4b1d      	ldr	r3, [pc, #116]	; (8006d30 <UART_SetConfig+0x4b0>)
 8006cba:	61fb      	str	r3, [r7, #28]
        break;
 8006cbc:	e00d      	b.n	8006cda <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cbe:	f7fe f9c3 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8006cc2:	61f8      	str	r0, [r7, #28]
        break;
 8006cc4:	e009      	b.n	8006cda <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cca:	61fb      	str	r3, [r7, #28]
        break;
 8006ccc:	e005      	b.n	8006cda <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006cd8:	bf00      	nop
    }

    if (pclk != 0U)
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d019      	beq.n	8006d14 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	085a      	lsrs	r2, r3, #1
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	441a      	add	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	2b0f      	cmp	r3, #15
 8006cf8:	d909      	bls.n	8006d0e <UART_SetConfig+0x48e>
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d00:	d205      	bcs.n	8006d0e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	60da      	str	r2, [r3, #12]
 8006d0c:	e002      	b.n	8006d14 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006d20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3728      	adds	r7, #40	; 0x28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d2e:	bf00      	nop
 8006d30:	00f42400 	.word	0x00f42400

08006d34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d40:	f003 0301 	and.w	r3, r3, #1
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00a      	beq.n	8006d5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	430a      	orrs	r2, r1
 8006d5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00a      	beq.n	8006d80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d84:	f003 0304 	and.w	r3, r3, #4
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00a      	beq.n	8006da2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	f003 0308 	and.w	r3, r3, #8
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00a      	beq.n	8006dc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc8:	f003 0310 	and.w	r3, r3, #16
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00a      	beq.n	8006de6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	430a      	orrs	r2, r1
 8006e06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d01a      	beq.n	8006e4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e32:	d10a      	bne.n	8006e4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00a      	beq.n	8006e6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	605a      	str	r2, [r3, #4]
  }
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af02      	add	r7, sp, #8
 8006e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e88:	f7fb fc20 	bl	80026cc <HAL_GetTick>
 8006e8c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0308 	and.w	r3, r3, #8
 8006e98:	2b08      	cmp	r3, #8
 8006e9a:	d10e      	bne.n	8006eba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ea0:	9300      	str	r3, [sp, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f82d 	bl	8006f0a <UART_WaitOnFlagUntilTimeout>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d001      	beq.n	8006eba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e023      	b.n	8006f02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0304 	and.w	r3, r3, #4
 8006ec4:	2b04      	cmp	r3, #4
 8006ec6:	d10e      	bne.n	8006ee6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ec8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f817 	bl	8006f0a <UART_WaitOnFlagUntilTimeout>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e00d      	b.n	8006f02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b09c      	sub	sp, #112	; 0x70
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	603b      	str	r3, [r7, #0]
 8006f16:	4613      	mov	r3, r2
 8006f18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f1a:	e0a5      	b.n	8007068 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f22:	f000 80a1 	beq.w	8007068 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f26:	f7fb fbd1 	bl	80026cc <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d302      	bcc.n	8006f3c <UART_WaitOnFlagUntilTimeout+0x32>
 8006f36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d13e      	bne.n	8006fba <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f44:	e853 3f00 	ldrex	r3, [r3]
 8006f48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f50:	667b      	str	r3, [r7, #100]	; 0x64
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f5c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006f62:	e841 2300 	strex	r3, r2, [r1]
 8006f66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006f68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1e6      	bne.n	8006f3c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	3308      	adds	r3, #8
 8006f74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f78:	e853 3f00 	ldrex	r3, [r3]
 8006f7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f80:	f023 0301 	bic.w	r3, r3, #1
 8006f84:	663b      	str	r3, [r7, #96]	; 0x60
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	3308      	adds	r3, #8
 8006f8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006f8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006f90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006f94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f96:	e841 2300 	strex	r3, r2, [r1]
 8006f9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006f9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1e5      	bne.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2220      	movs	r2, #32
 8006fac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e067      	b.n	800708a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d04f      	beq.n	8007068 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	69db      	ldr	r3, [r3, #28]
 8006fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fd6:	d147      	bne.n	8007068 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fe0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006ff6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007000:	637b      	str	r3, [r7, #52]	; 0x34
 8007002:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007006:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007008:	e841 2300 	strex	r3, r2, [r1]
 800700c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800700e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1e6      	bne.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3308      	adds	r3, #8
 800701a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	e853 3f00 	ldrex	r3, [r3]
 8007022:	613b      	str	r3, [r7, #16]
   return(result);
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f023 0301 	bic.w	r3, r3, #1
 800702a:	66bb      	str	r3, [r7, #104]	; 0x68
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	3308      	adds	r3, #8
 8007032:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007034:	623a      	str	r2, [r7, #32]
 8007036:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	69f9      	ldr	r1, [r7, #28]
 800703a:	6a3a      	ldr	r2, [r7, #32]
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	61bb      	str	r3, [r7, #24]
   return(result);
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e5      	bne.n	8007014 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2220      	movs	r2, #32
 800704c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2220      	movs	r2, #32
 8007052:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2220      	movs	r2, #32
 8007058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e010      	b.n	800708a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	69da      	ldr	r2, [r3, #28]
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	4013      	ands	r3, r2
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	429a      	cmp	r2, r3
 8007076:	bf0c      	ite	eq
 8007078:	2301      	moveq	r3, #1
 800707a:	2300      	movne	r3, #0
 800707c:	b2db      	uxtb	r3, r3
 800707e:	461a      	mov	r2, r3
 8007080:	79fb      	ldrb	r3, [r7, #7]
 8007082:	429a      	cmp	r2, r3
 8007084:	f43f af4a 	beq.w	8006f1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3770      	adds	r7, #112	; 0x70
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b096      	sub	sp, #88	; 0x58
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	4613      	mov	r3, r2
 80070a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	88fa      	ldrh	r2, [r7, #6]
 80070ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2222      	movs	r2, #34	; 0x22
 80070bc:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d02b      	beq.n	800711e <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ca:	4a42      	ldr	r2, [pc, #264]	; (80071d4 <UART_Start_Receive_DMA+0x140>)
 80070cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d2:	4a41      	ldr	r2, [pc, #260]	; (80071d8 <UART_Start_Receive_DMA+0x144>)
 80070d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070da:	4a40      	ldr	r2, [pc, #256]	; (80071dc <UART_Start_Receive_DMA+0x148>)
 80070dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e2:	2200      	movs	r2, #0
 80070e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	3324      	adds	r3, #36	; 0x24
 80070f0:	4619      	mov	r1, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070f6:	461a      	mov	r2, r3
 80070f8:	88fb      	ldrh	r3, [r7, #6]
 80070fa:	f7fc fecd 	bl	8003e98 <HAL_DMA_Start_IT>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00c      	beq.n	800711e <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2210      	movs	r2, #16
 8007108:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2220      	movs	r2, #32
 8007118:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e055      	b.n	80071ca <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d018      	beq.n	8007160 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800713c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007142:	657b      	str	r3, [r7, #84]	; 0x54
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	461a      	mov	r2, r3
 800714a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800714c:	64bb      	str	r3, [r7, #72]	; 0x48
 800714e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007152:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800715a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e6      	bne.n	800712e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3308      	adds	r3, #8
 8007166:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007172:	f043 0301 	orr.w	r3, r3, #1
 8007176:	653b      	str	r3, [r7, #80]	; 0x50
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3308      	adds	r3, #8
 800717e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007180:	637a      	str	r2, [r7, #52]	; 0x34
 8007182:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007184:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007186:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007188:	e841 2300 	strex	r3, r2, [r1]
 800718c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800718e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1e5      	bne.n	8007160 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	3308      	adds	r3, #8
 800719a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	e853 3f00 	ldrex	r3, [r3]
 80071a2:	613b      	str	r3, [r7, #16]
   return(result);
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	3308      	adds	r3, #8
 80071b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80071b4:	623a      	str	r2, [r7, #32]
 80071b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	69f9      	ldr	r1, [r7, #28]
 80071ba:	6a3a      	ldr	r2, [r7, #32]
 80071bc:	e841 2300 	strex	r3, r2, [r1]
 80071c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1e5      	bne.n	8007194 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80071c8:	2300      	movs	r3, #0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3758      	adds	r7, #88	; 0x58
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	080072f3 	.word	0x080072f3
 80071d8:	08007417 	.word	0x08007417
 80071dc:	0800744f 	.word	0x0800744f

080071e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b089      	sub	sp, #36	; 0x24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80071fc:	61fb      	str	r3, [r7, #28]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	61bb      	str	r3, [r7, #24]
 8007208:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	6979      	ldr	r1, [r7, #20]
 800720c:	69ba      	ldr	r2, [r7, #24]
 800720e:	e841 2300 	strex	r3, r2, [r1]
 8007212:	613b      	str	r3, [r7, #16]
   return(result);
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1e6      	bne.n	80071e8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2220      	movs	r2, #32
 800721e:	679a      	str	r2, [r3, #120]	; 0x78
}
 8007220:	bf00      	nop
 8007222:	3724      	adds	r7, #36	; 0x24
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800722c:	b480      	push	{r7}
 800722e:	b095      	sub	sp, #84	; 0x54
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800723c:	e853 3f00 	ldrex	r3, [r3]
 8007240:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007244:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007248:	64fb      	str	r3, [r7, #76]	; 0x4c
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	461a      	mov	r2, r3
 8007250:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007252:	643b      	str	r3, [r7, #64]	; 0x40
 8007254:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007256:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007258:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1e6      	bne.n	8007234 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3308      	adds	r3, #8
 800726c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6a3b      	ldr	r3, [r7, #32]
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	61fb      	str	r3, [r7, #28]
   return(result);
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	64bb      	str	r3, [r7, #72]	; 0x48
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3308      	adds	r3, #8
 8007284:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007286:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007288:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800728c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800728e:	e841 2300 	strex	r3, r2, [r1]
 8007292:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1e5      	bne.n	8007266 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d118      	bne.n	80072d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	e853 3f00 	ldrex	r3, [r3]
 80072ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f023 0310 	bic.w	r3, r3, #16
 80072b6:	647b      	str	r3, [r7, #68]	; 0x44
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	461a      	mov	r2, r3
 80072be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072c0:	61bb      	str	r3, [r7, #24]
 80072c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c4:	6979      	ldr	r1, [r7, #20]
 80072c6:	69ba      	ldr	r2, [r7, #24]
 80072c8:	e841 2300 	strex	r3, r2, [r1]
 80072cc:	613b      	str	r3, [r7, #16]
   return(result);
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d1e6      	bne.n	80072a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80072e6:	bf00      	nop
 80072e8:	3754      	adds	r7, #84	; 0x54
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b09c      	sub	sp, #112	; 0x70
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fe:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0320 	and.w	r3, r3, #32
 800730a:	2b00      	cmp	r3, #0
 800730c:	d170      	bne.n	80073f0 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 800730e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007310:	2200      	movs	r2, #0
 8007312:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800731e:	e853 3f00 	ldrex	r3, [r3]
 8007322:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007324:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007326:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800732a:	66bb      	str	r3, [r7, #104]	; 0x68
 800732c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007334:	65bb      	str	r3, [r7, #88]	; 0x58
 8007336:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800733a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007342:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e6      	bne.n	8007316 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3308      	adds	r3, #8
 800734e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007352:	e853 3f00 	ldrex	r3, [r3]
 8007356:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	667b      	str	r3, [r7, #100]	; 0x64
 8007360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	3308      	adds	r3, #8
 8007366:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007368:	647a      	str	r2, [r7, #68]	; 0x44
 800736a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800736e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007370:	e841 2300 	strex	r3, r2, [r1]
 8007374:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007378:	2b00      	cmp	r3, #0
 800737a:	d1e5      	bne.n	8007348 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800737c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	3308      	adds	r3, #8
 8007382:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	e853 3f00 	ldrex	r3, [r3]
 800738a:	623b      	str	r3, [r7, #32]
   return(result);
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007392:	663b      	str	r3, [r7, #96]	; 0x60
 8007394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	3308      	adds	r3, #8
 800739a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800739c:	633a      	str	r2, [r7, #48]	; 0x30
 800739e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e5      	bne.n	800737c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073b2:	2220      	movs	r2, #32
 80073b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d118      	bne.n	80073f0 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	e853 3f00 	ldrex	r3, [r3]
 80073ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f023 0310 	bic.w	r3, r3, #16
 80073d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	461a      	mov	r2, r3
 80073da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073dc:	61fb      	str	r3, [r7, #28]
 80073de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e0:	69b9      	ldr	r1, [r7, #24]
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	e841 2300 	strex	r3, r2, [r1]
 80073e8:	617b      	str	r3, [r7, #20]
   return(result);
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d1e6      	bne.n	80073be <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d107      	bne.n	8007408 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80073fe:	4619      	mov	r1, r3
 8007400:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007402:	f7fa fff3 	bl	80023ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007406:	e002      	b.n	800740e <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8007408:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800740a:	f7fa ffcd 	bl	80023a8 <HAL_UART_RxCpltCallback>
}
 800740e:	bf00      	nop
 8007410:	3770      	adds	r7, #112	; 0x70
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b084      	sub	sp, #16
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007422:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007428:	2b01      	cmp	r3, #1
 800742a:	d109      	bne.n	8007440 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007432:	085b      	lsrs	r3, r3, #1
 8007434:	b29b      	uxth	r3, r3
 8007436:	4619      	mov	r1, r3
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f7fa ffd7 	bl	80023ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800743e:	e002      	b.n	8007446 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff fa09 	bl	8006858 <HAL_UART_RxHalfCpltCallback>
}
 8007446:	bf00      	nop
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b086      	sub	sp, #24
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800745a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007460:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007466:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007472:	2b80      	cmp	r3, #128	; 0x80
 8007474:	d109      	bne.n	800748a <UART_DMAError+0x3c>
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	2b21      	cmp	r3, #33	; 0x21
 800747a:	d106      	bne.n	800748a <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2200      	movs	r2, #0
 8007480:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007484:	6978      	ldr	r0, [r7, #20]
 8007486:	f7ff feab 	bl	80071e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007494:	2b40      	cmp	r3, #64	; 0x40
 8007496:	d109      	bne.n	80074ac <UART_DMAError+0x5e>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2b22      	cmp	r3, #34	; 0x22
 800749c:	d106      	bne.n	80074ac <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80074a6:	6978      	ldr	r0, [r7, #20]
 80074a8:	f7ff fec0 	bl	800722c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074b2:	f043 0210 	orr.w	r2, r3, #16
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074bc:	6978      	ldr	r0, [r7, #20]
 80074be:	f7ff f9d5 	bl	800686c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074c2:	bf00      	nop
 80074c4:	3718      	adds	r7, #24
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b084      	sub	sp, #16
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f7ff f9bf 	bl	800686c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074ee:	bf00      	nop
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b088      	sub	sp, #32
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	60bb      	str	r3, [r7, #8]
   return(result);
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	61bb      	str	r3, [r7, #24]
 800751e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6979      	ldr	r1, [r7, #20]
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	613b      	str	r3, [r7, #16]
   return(result);
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e6      	bne.n	80074fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7fa ff61 	bl	8002404 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007542:	bf00      	nop
 8007544:	3720      	adds	r7, #32
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800754a:	b480      	push	{r7}
 800754c:	b083      	sub	sp, #12
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b08c      	sub	sp, #48	; 0x30
 8007562:	af00      	add	r7, sp, #0
 8007564:	60f8      	str	r0, [r7, #12]
 8007566:	60b9      	str	r1, [r7, #8]
 8007568:	4613      	mov	r3, r2
 800756a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007570:	2b20      	cmp	r3, #32
 8007572:	d14a      	bne.n	800760a <HAL_UARTEx_ReceiveToIdle_DMA+0xac>
  {
    if ((pData == NULL) || (Size == 0U))
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <HAL_UARTEx_ReceiveToIdle_DMA+0x22>
 800757a:	88fb      	ldrh	r3, [r7, #6]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
    {
      return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e043      	b.n	800760c <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
    }

    __HAL_LOCK(huart);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800758a:	2b01      	cmp	r3, #1
 800758c:	d101      	bne.n	8007592 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 800758e:	2302      	movs	r3, #2
 8007590:	e03c      	b.n	800760c <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2201      	movs	r2, #1
 800759e:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80075a0:	88fb      	ldrh	r3, [r7, #6]
 80075a2:	461a      	mov	r2, r3
 80075a4:	68b9      	ldr	r1, [r7, #8]
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f7ff fd74 	bl	8007094 <UART_Start_Receive_DMA>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80075b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d124      	bne.n	8007604 <HAL_UARTEx_ReceiveToIdle_DMA+0xa6>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d11d      	bne.n	80075fe <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2210      	movs	r2, #16
 80075c8:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	e853 3f00 	ldrex	r3, [r3]
 80075d6:	617b      	str	r3, [r7, #20]
   return(result);
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f043 0310 	orr.w	r3, r3, #16
 80075de:	62bb      	str	r3, [r7, #40]	; 0x28
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	461a      	mov	r2, r3
 80075e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e8:	627b      	str	r3, [r7, #36]	; 0x24
 80075ea:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ec:	6a39      	ldr	r1, [r7, #32]
 80075ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075f0:	e841 2300 	strex	r3, r2, [r1]
 80075f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d1e6      	bne.n	80075ca <HAL_UARTEx_ReceiveToIdle_DMA+0x6c>
 80075fc:	e002      	b.n	8007604 <HAL_UARTEx_ReceiveToIdle_DMA+0xa6>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8007604:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007608:	e000      	b.n	800760c <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
  }
  else
  {
    return HAL_BUSY;
 800760a:	2302      	movs	r3, #2
  }
}
 800760c:	4618      	mov	r0, r3
 800760e:	3730      	adds	r7, #48	; 0x30
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <__errno>:
 8007614:	4b01      	ldr	r3, [pc, #4]	; (800761c <__errno+0x8>)
 8007616:	6818      	ldr	r0, [r3, #0]
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	2000000c 	.word	0x2000000c

08007620 <__libc_init_array>:
 8007620:	b570      	push	{r4, r5, r6, lr}
 8007622:	4d0d      	ldr	r5, [pc, #52]	; (8007658 <__libc_init_array+0x38>)
 8007624:	4c0d      	ldr	r4, [pc, #52]	; (800765c <__libc_init_array+0x3c>)
 8007626:	1b64      	subs	r4, r4, r5
 8007628:	10a4      	asrs	r4, r4, #2
 800762a:	2600      	movs	r6, #0
 800762c:	42a6      	cmp	r6, r4
 800762e:	d109      	bne.n	8007644 <__libc_init_array+0x24>
 8007630:	4d0b      	ldr	r5, [pc, #44]	; (8007660 <__libc_init_array+0x40>)
 8007632:	4c0c      	ldr	r4, [pc, #48]	; (8007664 <__libc_init_array+0x44>)
 8007634:	f001 f918 	bl	8008868 <_init>
 8007638:	1b64      	subs	r4, r4, r5
 800763a:	10a4      	asrs	r4, r4, #2
 800763c:	2600      	movs	r6, #0
 800763e:	42a6      	cmp	r6, r4
 8007640:	d105      	bne.n	800764e <__libc_init_array+0x2e>
 8007642:	bd70      	pop	{r4, r5, r6, pc}
 8007644:	f855 3b04 	ldr.w	r3, [r5], #4
 8007648:	4798      	blx	r3
 800764a:	3601      	adds	r6, #1
 800764c:	e7ee      	b.n	800762c <__libc_init_array+0xc>
 800764e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007652:	4798      	blx	r3
 8007654:	3601      	adds	r6, #1
 8007656:	e7f2      	b.n	800763e <__libc_init_array+0x1e>
 8007658:	08008bc4 	.word	0x08008bc4
 800765c:	08008bc4 	.word	0x08008bc4
 8007660:	08008bc4 	.word	0x08008bc4
 8007664:	08008bc8 	.word	0x08008bc8

08007668 <memset>:
 8007668:	4402      	add	r2, r0
 800766a:	4603      	mov	r3, r0
 800766c:	4293      	cmp	r3, r2
 800766e:	d100      	bne.n	8007672 <memset+0xa>
 8007670:	4770      	bx	lr
 8007672:	f803 1b01 	strb.w	r1, [r3], #1
 8007676:	e7f9      	b.n	800766c <memset+0x4>

08007678 <strstr>:
 8007678:	780a      	ldrb	r2, [r1, #0]
 800767a:	b570      	push	{r4, r5, r6, lr}
 800767c:	b96a      	cbnz	r2, 800769a <strstr+0x22>
 800767e:	bd70      	pop	{r4, r5, r6, pc}
 8007680:	429a      	cmp	r2, r3
 8007682:	d109      	bne.n	8007698 <strstr+0x20>
 8007684:	460c      	mov	r4, r1
 8007686:	4605      	mov	r5, r0
 8007688:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800768c:	2b00      	cmp	r3, #0
 800768e:	d0f6      	beq.n	800767e <strstr+0x6>
 8007690:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007694:	429e      	cmp	r6, r3
 8007696:	d0f7      	beq.n	8007688 <strstr+0x10>
 8007698:	3001      	adds	r0, #1
 800769a:	7803      	ldrb	r3, [r0, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1ef      	bne.n	8007680 <strstr+0x8>
 80076a0:	4618      	mov	r0, r3
 80076a2:	e7ec      	b.n	800767e <strstr+0x6>

080076a4 <strtok>:
 80076a4:	4b16      	ldr	r3, [pc, #88]	; (8007700 <strtok+0x5c>)
 80076a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076a8:	681e      	ldr	r6, [r3, #0]
 80076aa:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80076ac:	4605      	mov	r5, r0
 80076ae:	b9fc      	cbnz	r4, 80076f0 <strtok+0x4c>
 80076b0:	2050      	movs	r0, #80	; 0x50
 80076b2:	9101      	str	r1, [sp, #4]
 80076b4:	f000 f90e 	bl	80078d4 <malloc>
 80076b8:	9901      	ldr	r1, [sp, #4]
 80076ba:	65b0      	str	r0, [r6, #88]	; 0x58
 80076bc:	4602      	mov	r2, r0
 80076be:	b920      	cbnz	r0, 80076ca <strtok+0x26>
 80076c0:	4b10      	ldr	r3, [pc, #64]	; (8007704 <strtok+0x60>)
 80076c2:	4811      	ldr	r0, [pc, #68]	; (8007708 <strtok+0x64>)
 80076c4:	2157      	movs	r1, #87	; 0x57
 80076c6:	f000 f8d5 	bl	8007874 <__assert_func>
 80076ca:	e9c0 4400 	strd	r4, r4, [r0]
 80076ce:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80076d2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80076d6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80076da:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80076de:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80076e2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80076e6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80076ea:	6184      	str	r4, [r0, #24]
 80076ec:	7704      	strb	r4, [r0, #28]
 80076ee:	6244      	str	r4, [r0, #36]	; 0x24
 80076f0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80076f2:	2301      	movs	r3, #1
 80076f4:	4628      	mov	r0, r5
 80076f6:	b002      	add	sp, #8
 80076f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076fc:	f000 b806 	b.w	800770c <__strtok_r>
 8007700:	2000000c 	.word	0x2000000c
 8007704:	08008978 	.word	0x08008978
 8007708:	0800898f 	.word	0x0800898f

0800770c <__strtok_r>:
 800770c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800770e:	b908      	cbnz	r0, 8007714 <__strtok_r+0x8>
 8007710:	6810      	ldr	r0, [r2, #0]
 8007712:	b188      	cbz	r0, 8007738 <__strtok_r+0x2c>
 8007714:	4604      	mov	r4, r0
 8007716:	4620      	mov	r0, r4
 8007718:	f814 5b01 	ldrb.w	r5, [r4], #1
 800771c:	460f      	mov	r7, r1
 800771e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007722:	b91e      	cbnz	r6, 800772c <__strtok_r+0x20>
 8007724:	b965      	cbnz	r5, 8007740 <__strtok_r+0x34>
 8007726:	6015      	str	r5, [r2, #0]
 8007728:	4628      	mov	r0, r5
 800772a:	e005      	b.n	8007738 <__strtok_r+0x2c>
 800772c:	42b5      	cmp	r5, r6
 800772e:	d1f6      	bne.n	800771e <__strtok_r+0x12>
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f0      	bne.n	8007716 <__strtok_r+0xa>
 8007734:	6014      	str	r4, [r2, #0]
 8007736:	7003      	strb	r3, [r0, #0]
 8007738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800773a:	461c      	mov	r4, r3
 800773c:	e00c      	b.n	8007758 <__strtok_r+0x4c>
 800773e:	b915      	cbnz	r5, 8007746 <__strtok_r+0x3a>
 8007740:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007744:	460e      	mov	r6, r1
 8007746:	f816 5b01 	ldrb.w	r5, [r6], #1
 800774a:	42ab      	cmp	r3, r5
 800774c:	d1f7      	bne.n	800773e <__strtok_r+0x32>
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0f3      	beq.n	800773a <__strtok_r+0x2e>
 8007752:	2300      	movs	r3, #0
 8007754:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007758:	6014      	str	r4, [r2, #0]
 800775a:	e7ed      	b.n	8007738 <__strtok_r+0x2c>

0800775c <_strtol_l.constprop.0>:
 800775c:	2b01      	cmp	r3, #1
 800775e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007762:	d001      	beq.n	8007768 <_strtol_l.constprop.0+0xc>
 8007764:	2b24      	cmp	r3, #36	; 0x24
 8007766:	d906      	bls.n	8007776 <_strtol_l.constprop.0+0x1a>
 8007768:	f7ff ff54 	bl	8007614 <__errno>
 800776c:	2316      	movs	r3, #22
 800776e:	6003      	str	r3, [r0, #0]
 8007770:	2000      	movs	r0, #0
 8007772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007776:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800785c <_strtol_l.constprop.0+0x100>
 800777a:	460d      	mov	r5, r1
 800777c:	462e      	mov	r6, r5
 800777e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007782:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007786:	f017 0708 	ands.w	r7, r7, #8
 800778a:	d1f7      	bne.n	800777c <_strtol_l.constprop.0+0x20>
 800778c:	2c2d      	cmp	r4, #45	; 0x2d
 800778e:	d132      	bne.n	80077f6 <_strtol_l.constprop.0+0x9a>
 8007790:	782c      	ldrb	r4, [r5, #0]
 8007792:	2701      	movs	r7, #1
 8007794:	1cb5      	adds	r5, r6, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d05b      	beq.n	8007852 <_strtol_l.constprop.0+0xf6>
 800779a:	2b10      	cmp	r3, #16
 800779c:	d109      	bne.n	80077b2 <_strtol_l.constprop.0+0x56>
 800779e:	2c30      	cmp	r4, #48	; 0x30
 80077a0:	d107      	bne.n	80077b2 <_strtol_l.constprop.0+0x56>
 80077a2:	782c      	ldrb	r4, [r5, #0]
 80077a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80077a8:	2c58      	cmp	r4, #88	; 0x58
 80077aa:	d14d      	bne.n	8007848 <_strtol_l.constprop.0+0xec>
 80077ac:	786c      	ldrb	r4, [r5, #1]
 80077ae:	2310      	movs	r3, #16
 80077b0:	3502      	adds	r5, #2
 80077b2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80077b6:	f108 38ff 	add.w	r8, r8, #4294967295
 80077ba:	f04f 0c00 	mov.w	ip, #0
 80077be:	fbb8 f9f3 	udiv	r9, r8, r3
 80077c2:	4666      	mov	r6, ip
 80077c4:	fb03 8a19 	mls	sl, r3, r9, r8
 80077c8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80077cc:	f1be 0f09 	cmp.w	lr, #9
 80077d0:	d816      	bhi.n	8007800 <_strtol_l.constprop.0+0xa4>
 80077d2:	4674      	mov	r4, lr
 80077d4:	42a3      	cmp	r3, r4
 80077d6:	dd24      	ble.n	8007822 <_strtol_l.constprop.0+0xc6>
 80077d8:	f1bc 0f00 	cmp.w	ip, #0
 80077dc:	db1e      	blt.n	800781c <_strtol_l.constprop.0+0xc0>
 80077de:	45b1      	cmp	r9, r6
 80077e0:	d31c      	bcc.n	800781c <_strtol_l.constprop.0+0xc0>
 80077e2:	d101      	bne.n	80077e8 <_strtol_l.constprop.0+0x8c>
 80077e4:	45a2      	cmp	sl, r4
 80077e6:	db19      	blt.n	800781c <_strtol_l.constprop.0+0xc0>
 80077e8:	fb06 4603 	mla	r6, r6, r3, r4
 80077ec:	f04f 0c01 	mov.w	ip, #1
 80077f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077f4:	e7e8      	b.n	80077c8 <_strtol_l.constprop.0+0x6c>
 80077f6:	2c2b      	cmp	r4, #43	; 0x2b
 80077f8:	bf04      	itt	eq
 80077fa:	782c      	ldrbeq	r4, [r5, #0]
 80077fc:	1cb5      	addeq	r5, r6, #2
 80077fe:	e7ca      	b.n	8007796 <_strtol_l.constprop.0+0x3a>
 8007800:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007804:	f1be 0f19 	cmp.w	lr, #25
 8007808:	d801      	bhi.n	800780e <_strtol_l.constprop.0+0xb2>
 800780a:	3c37      	subs	r4, #55	; 0x37
 800780c:	e7e2      	b.n	80077d4 <_strtol_l.constprop.0+0x78>
 800780e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007812:	f1be 0f19 	cmp.w	lr, #25
 8007816:	d804      	bhi.n	8007822 <_strtol_l.constprop.0+0xc6>
 8007818:	3c57      	subs	r4, #87	; 0x57
 800781a:	e7db      	b.n	80077d4 <_strtol_l.constprop.0+0x78>
 800781c:	f04f 3cff 	mov.w	ip, #4294967295
 8007820:	e7e6      	b.n	80077f0 <_strtol_l.constprop.0+0x94>
 8007822:	f1bc 0f00 	cmp.w	ip, #0
 8007826:	da05      	bge.n	8007834 <_strtol_l.constprop.0+0xd8>
 8007828:	2322      	movs	r3, #34	; 0x22
 800782a:	6003      	str	r3, [r0, #0]
 800782c:	4646      	mov	r6, r8
 800782e:	b942      	cbnz	r2, 8007842 <_strtol_l.constprop.0+0xe6>
 8007830:	4630      	mov	r0, r6
 8007832:	e79e      	b.n	8007772 <_strtol_l.constprop.0+0x16>
 8007834:	b107      	cbz	r7, 8007838 <_strtol_l.constprop.0+0xdc>
 8007836:	4276      	negs	r6, r6
 8007838:	2a00      	cmp	r2, #0
 800783a:	d0f9      	beq.n	8007830 <_strtol_l.constprop.0+0xd4>
 800783c:	f1bc 0f00 	cmp.w	ip, #0
 8007840:	d000      	beq.n	8007844 <_strtol_l.constprop.0+0xe8>
 8007842:	1e69      	subs	r1, r5, #1
 8007844:	6011      	str	r1, [r2, #0]
 8007846:	e7f3      	b.n	8007830 <_strtol_l.constprop.0+0xd4>
 8007848:	2430      	movs	r4, #48	; 0x30
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1b1      	bne.n	80077b2 <_strtol_l.constprop.0+0x56>
 800784e:	2308      	movs	r3, #8
 8007850:	e7af      	b.n	80077b2 <_strtol_l.constprop.0+0x56>
 8007852:	2c30      	cmp	r4, #48	; 0x30
 8007854:	d0a5      	beq.n	80077a2 <_strtol_l.constprop.0+0x46>
 8007856:	230a      	movs	r3, #10
 8007858:	e7ab      	b.n	80077b2 <_strtol_l.constprop.0+0x56>
 800785a:	bf00      	nop
 800785c:	08008a29 	.word	0x08008a29

08007860 <strtol>:
 8007860:	4613      	mov	r3, r2
 8007862:	460a      	mov	r2, r1
 8007864:	4601      	mov	r1, r0
 8007866:	4802      	ldr	r0, [pc, #8]	; (8007870 <strtol+0x10>)
 8007868:	6800      	ldr	r0, [r0, #0]
 800786a:	f7ff bf77 	b.w	800775c <_strtol_l.constprop.0>
 800786e:	bf00      	nop
 8007870:	2000000c 	.word	0x2000000c

08007874 <__assert_func>:
 8007874:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007876:	4614      	mov	r4, r2
 8007878:	461a      	mov	r2, r3
 800787a:	4b09      	ldr	r3, [pc, #36]	; (80078a0 <__assert_func+0x2c>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4605      	mov	r5, r0
 8007880:	68d8      	ldr	r0, [r3, #12]
 8007882:	b14c      	cbz	r4, 8007898 <__assert_func+0x24>
 8007884:	4b07      	ldr	r3, [pc, #28]	; (80078a4 <__assert_func+0x30>)
 8007886:	9100      	str	r1, [sp, #0]
 8007888:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800788c:	4906      	ldr	r1, [pc, #24]	; (80078a8 <__assert_func+0x34>)
 800788e:	462b      	mov	r3, r5
 8007890:	f000 f80e 	bl	80078b0 <fiprintf>
 8007894:	f000 fcc4 	bl	8008220 <abort>
 8007898:	4b04      	ldr	r3, [pc, #16]	; (80078ac <__assert_func+0x38>)
 800789a:	461c      	mov	r4, r3
 800789c:	e7f3      	b.n	8007886 <__assert_func+0x12>
 800789e:	bf00      	nop
 80078a0:	2000000c 	.word	0x2000000c
 80078a4:	080089ec 	.word	0x080089ec
 80078a8:	080089f9 	.word	0x080089f9
 80078ac:	08008a27 	.word	0x08008a27

080078b0 <fiprintf>:
 80078b0:	b40e      	push	{r1, r2, r3}
 80078b2:	b503      	push	{r0, r1, lr}
 80078b4:	4601      	mov	r1, r0
 80078b6:	ab03      	add	r3, sp, #12
 80078b8:	4805      	ldr	r0, [pc, #20]	; (80078d0 <fiprintf+0x20>)
 80078ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80078be:	6800      	ldr	r0, [r0, #0]
 80078c0:	9301      	str	r3, [sp, #4]
 80078c2:	f000 f919 	bl	8007af8 <_vfiprintf_r>
 80078c6:	b002      	add	sp, #8
 80078c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80078cc:	b003      	add	sp, #12
 80078ce:	4770      	bx	lr
 80078d0:	2000000c 	.word	0x2000000c

080078d4 <malloc>:
 80078d4:	4b02      	ldr	r3, [pc, #8]	; (80078e0 <malloc+0xc>)
 80078d6:	4601      	mov	r1, r0
 80078d8:	6818      	ldr	r0, [r3, #0]
 80078da:	f000 b86f 	b.w	80079bc <_malloc_r>
 80078de:	bf00      	nop
 80078e0:	2000000c 	.word	0x2000000c

080078e4 <_free_r>:
 80078e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078e6:	2900      	cmp	r1, #0
 80078e8:	d044      	beq.n	8007974 <_free_r+0x90>
 80078ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078ee:	9001      	str	r0, [sp, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f1a1 0404 	sub.w	r4, r1, #4
 80078f6:	bfb8      	it	lt
 80078f8:	18e4      	addlt	r4, r4, r3
 80078fa:	f000 feb9 	bl	8008670 <__malloc_lock>
 80078fe:	4a1e      	ldr	r2, [pc, #120]	; (8007978 <_free_r+0x94>)
 8007900:	9801      	ldr	r0, [sp, #4]
 8007902:	6813      	ldr	r3, [r2, #0]
 8007904:	b933      	cbnz	r3, 8007914 <_free_r+0x30>
 8007906:	6063      	str	r3, [r4, #4]
 8007908:	6014      	str	r4, [r2, #0]
 800790a:	b003      	add	sp, #12
 800790c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007910:	f000 beb4 	b.w	800867c <__malloc_unlock>
 8007914:	42a3      	cmp	r3, r4
 8007916:	d908      	bls.n	800792a <_free_r+0x46>
 8007918:	6825      	ldr	r5, [r4, #0]
 800791a:	1961      	adds	r1, r4, r5
 800791c:	428b      	cmp	r3, r1
 800791e:	bf01      	itttt	eq
 8007920:	6819      	ldreq	r1, [r3, #0]
 8007922:	685b      	ldreq	r3, [r3, #4]
 8007924:	1949      	addeq	r1, r1, r5
 8007926:	6021      	streq	r1, [r4, #0]
 8007928:	e7ed      	b.n	8007906 <_free_r+0x22>
 800792a:	461a      	mov	r2, r3
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	b10b      	cbz	r3, 8007934 <_free_r+0x50>
 8007930:	42a3      	cmp	r3, r4
 8007932:	d9fa      	bls.n	800792a <_free_r+0x46>
 8007934:	6811      	ldr	r1, [r2, #0]
 8007936:	1855      	adds	r5, r2, r1
 8007938:	42a5      	cmp	r5, r4
 800793a:	d10b      	bne.n	8007954 <_free_r+0x70>
 800793c:	6824      	ldr	r4, [r4, #0]
 800793e:	4421      	add	r1, r4
 8007940:	1854      	adds	r4, r2, r1
 8007942:	42a3      	cmp	r3, r4
 8007944:	6011      	str	r1, [r2, #0]
 8007946:	d1e0      	bne.n	800790a <_free_r+0x26>
 8007948:	681c      	ldr	r4, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	6053      	str	r3, [r2, #4]
 800794e:	4421      	add	r1, r4
 8007950:	6011      	str	r1, [r2, #0]
 8007952:	e7da      	b.n	800790a <_free_r+0x26>
 8007954:	d902      	bls.n	800795c <_free_r+0x78>
 8007956:	230c      	movs	r3, #12
 8007958:	6003      	str	r3, [r0, #0]
 800795a:	e7d6      	b.n	800790a <_free_r+0x26>
 800795c:	6825      	ldr	r5, [r4, #0]
 800795e:	1961      	adds	r1, r4, r5
 8007960:	428b      	cmp	r3, r1
 8007962:	bf04      	itt	eq
 8007964:	6819      	ldreq	r1, [r3, #0]
 8007966:	685b      	ldreq	r3, [r3, #4]
 8007968:	6063      	str	r3, [r4, #4]
 800796a:	bf04      	itt	eq
 800796c:	1949      	addeq	r1, r1, r5
 800796e:	6021      	streq	r1, [r4, #0]
 8007970:	6054      	str	r4, [r2, #4]
 8007972:	e7ca      	b.n	800790a <_free_r+0x26>
 8007974:	b003      	add	sp, #12
 8007976:	bd30      	pop	{r4, r5, pc}
 8007978:	20000a9c 	.word	0x20000a9c

0800797c <sbrk_aligned>:
 800797c:	b570      	push	{r4, r5, r6, lr}
 800797e:	4e0e      	ldr	r6, [pc, #56]	; (80079b8 <sbrk_aligned+0x3c>)
 8007980:	460c      	mov	r4, r1
 8007982:	6831      	ldr	r1, [r6, #0]
 8007984:	4605      	mov	r5, r0
 8007986:	b911      	cbnz	r1, 800798e <sbrk_aligned+0x12>
 8007988:	f000 fb7a 	bl	8008080 <_sbrk_r>
 800798c:	6030      	str	r0, [r6, #0]
 800798e:	4621      	mov	r1, r4
 8007990:	4628      	mov	r0, r5
 8007992:	f000 fb75 	bl	8008080 <_sbrk_r>
 8007996:	1c43      	adds	r3, r0, #1
 8007998:	d00a      	beq.n	80079b0 <sbrk_aligned+0x34>
 800799a:	1cc4      	adds	r4, r0, #3
 800799c:	f024 0403 	bic.w	r4, r4, #3
 80079a0:	42a0      	cmp	r0, r4
 80079a2:	d007      	beq.n	80079b4 <sbrk_aligned+0x38>
 80079a4:	1a21      	subs	r1, r4, r0
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 fb6a 	bl	8008080 <_sbrk_r>
 80079ac:	3001      	adds	r0, #1
 80079ae:	d101      	bne.n	80079b4 <sbrk_aligned+0x38>
 80079b0:	f04f 34ff 	mov.w	r4, #4294967295
 80079b4:	4620      	mov	r0, r4
 80079b6:	bd70      	pop	{r4, r5, r6, pc}
 80079b8:	20000aa0 	.word	0x20000aa0

080079bc <_malloc_r>:
 80079bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079c0:	1ccd      	adds	r5, r1, #3
 80079c2:	f025 0503 	bic.w	r5, r5, #3
 80079c6:	3508      	adds	r5, #8
 80079c8:	2d0c      	cmp	r5, #12
 80079ca:	bf38      	it	cc
 80079cc:	250c      	movcc	r5, #12
 80079ce:	2d00      	cmp	r5, #0
 80079d0:	4607      	mov	r7, r0
 80079d2:	db01      	blt.n	80079d8 <_malloc_r+0x1c>
 80079d4:	42a9      	cmp	r1, r5
 80079d6:	d905      	bls.n	80079e4 <_malloc_r+0x28>
 80079d8:	230c      	movs	r3, #12
 80079da:	603b      	str	r3, [r7, #0]
 80079dc:	2600      	movs	r6, #0
 80079de:	4630      	mov	r0, r6
 80079e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e4:	4e2e      	ldr	r6, [pc, #184]	; (8007aa0 <_malloc_r+0xe4>)
 80079e6:	f000 fe43 	bl	8008670 <__malloc_lock>
 80079ea:	6833      	ldr	r3, [r6, #0]
 80079ec:	461c      	mov	r4, r3
 80079ee:	bb34      	cbnz	r4, 8007a3e <_malloc_r+0x82>
 80079f0:	4629      	mov	r1, r5
 80079f2:	4638      	mov	r0, r7
 80079f4:	f7ff ffc2 	bl	800797c <sbrk_aligned>
 80079f8:	1c43      	adds	r3, r0, #1
 80079fa:	4604      	mov	r4, r0
 80079fc:	d14d      	bne.n	8007a9a <_malloc_r+0xde>
 80079fe:	6834      	ldr	r4, [r6, #0]
 8007a00:	4626      	mov	r6, r4
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	d140      	bne.n	8007a88 <_malloc_r+0xcc>
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	eb04 0803 	add.w	r8, r4, r3
 8007a10:	f000 fb36 	bl	8008080 <_sbrk_r>
 8007a14:	4580      	cmp	r8, r0
 8007a16:	d13a      	bne.n	8007a8e <_malloc_r+0xd2>
 8007a18:	6821      	ldr	r1, [r4, #0]
 8007a1a:	3503      	adds	r5, #3
 8007a1c:	1a6d      	subs	r5, r5, r1
 8007a1e:	f025 0503 	bic.w	r5, r5, #3
 8007a22:	3508      	adds	r5, #8
 8007a24:	2d0c      	cmp	r5, #12
 8007a26:	bf38      	it	cc
 8007a28:	250c      	movcc	r5, #12
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	4638      	mov	r0, r7
 8007a2e:	f7ff ffa5 	bl	800797c <sbrk_aligned>
 8007a32:	3001      	adds	r0, #1
 8007a34:	d02b      	beq.n	8007a8e <_malloc_r+0xd2>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	442b      	add	r3, r5
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	e00e      	b.n	8007a5c <_malloc_r+0xa0>
 8007a3e:	6822      	ldr	r2, [r4, #0]
 8007a40:	1b52      	subs	r2, r2, r5
 8007a42:	d41e      	bmi.n	8007a82 <_malloc_r+0xc6>
 8007a44:	2a0b      	cmp	r2, #11
 8007a46:	d916      	bls.n	8007a76 <_malloc_r+0xba>
 8007a48:	1961      	adds	r1, r4, r5
 8007a4a:	42a3      	cmp	r3, r4
 8007a4c:	6025      	str	r5, [r4, #0]
 8007a4e:	bf18      	it	ne
 8007a50:	6059      	strne	r1, [r3, #4]
 8007a52:	6863      	ldr	r3, [r4, #4]
 8007a54:	bf08      	it	eq
 8007a56:	6031      	streq	r1, [r6, #0]
 8007a58:	5162      	str	r2, [r4, r5]
 8007a5a:	604b      	str	r3, [r1, #4]
 8007a5c:	4638      	mov	r0, r7
 8007a5e:	f104 060b 	add.w	r6, r4, #11
 8007a62:	f000 fe0b 	bl	800867c <__malloc_unlock>
 8007a66:	f026 0607 	bic.w	r6, r6, #7
 8007a6a:	1d23      	adds	r3, r4, #4
 8007a6c:	1af2      	subs	r2, r6, r3
 8007a6e:	d0b6      	beq.n	80079de <_malloc_r+0x22>
 8007a70:	1b9b      	subs	r3, r3, r6
 8007a72:	50a3      	str	r3, [r4, r2]
 8007a74:	e7b3      	b.n	80079de <_malloc_r+0x22>
 8007a76:	6862      	ldr	r2, [r4, #4]
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	bf0c      	ite	eq
 8007a7c:	6032      	streq	r2, [r6, #0]
 8007a7e:	605a      	strne	r2, [r3, #4]
 8007a80:	e7ec      	b.n	8007a5c <_malloc_r+0xa0>
 8007a82:	4623      	mov	r3, r4
 8007a84:	6864      	ldr	r4, [r4, #4]
 8007a86:	e7b2      	b.n	80079ee <_malloc_r+0x32>
 8007a88:	4634      	mov	r4, r6
 8007a8a:	6876      	ldr	r6, [r6, #4]
 8007a8c:	e7b9      	b.n	8007a02 <_malloc_r+0x46>
 8007a8e:	230c      	movs	r3, #12
 8007a90:	603b      	str	r3, [r7, #0]
 8007a92:	4638      	mov	r0, r7
 8007a94:	f000 fdf2 	bl	800867c <__malloc_unlock>
 8007a98:	e7a1      	b.n	80079de <_malloc_r+0x22>
 8007a9a:	6025      	str	r5, [r4, #0]
 8007a9c:	e7de      	b.n	8007a5c <_malloc_r+0xa0>
 8007a9e:	bf00      	nop
 8007aa0:	20000a9c 	.word	0x20000a9c

08007aa4 <__sfputc_r>:
 8007aa4:	6893      	ldr	r3, [r2, #8]
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	b410      	push	{r4}
 8007aac:	6093      	str	r3, [r2, #8]
 8007aae:	da08      	bge.n	8007ac2 <__sfputc_r+0x1e>
 8007ab0:	6994      	ldr	r4, [r2, #24]
 8007ab2:	42a3      	cmp	r3, r4
 8007ab4:	db01      	blt.n	8007aba <__sfputc_r+0x16>
 8007ab6:	290a      	cmp	r1, #10
 8007ab8:	d103      	bne.n	8007ac2 <__sfputc_r+0x1e>
 8007aba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007abe:	f000 baef 	b.w	80080a0 <__swbuf_r>
 8007ac2:	6813      	ldr	r3, [r2, #0]
 8007ac4:	1c58      	adds	r0, r3, #1
 8007ac6:	6010      	str	r0, [r2, #0]
 8007ac8:	7019      	strb	r1, [r3, #0]
 8007aca:	4608      	mov	r0, r1
 8007acc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <__sfputs_r>:
 8007ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad4:	4606      	mov	r6, r0
 8007ad6:	460f      	mov	r7, r1
 8007ad8:	4614      	mov	r4, r2
 8007ada:	18d5      	adds	r5, r2, r3
 8007adc:	42ac      	cmp	r4, r5
 8007ade:	d101      	bne.n	8007ae4 <__sfputs_r+0x12>
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	e007      	b.n	8007af4 <__sfputs_r+0x22>
 8007ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ae8:	463a      	mov	r2, r7
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ffda 	bl	8007aa4 <__sfputc_r>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d1f3      	bne.n	8007adc <__sfputs_r+0xa>
 8007af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007af8 <_vfiprintf_r>:
 8007af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	460d      	mov	r5, r1
 8007afe:	b09d      	sub	sp, #116	; 0x74
 8007b00:	4614      	mov	r4, r2
 8007b02:	4698      	mov	r8, r3
 8007b04:	4606      	mov	r6, r0
 8007b06:	b118      	cbz	r0, 8007b10 <_vfiprintf_r+0x18>
 8007b08:	6983      	ldr	r3, [r0, #24]
 8007b0a:	b90b      	cbnz	r3, 8007b10 <_vfiprintf_r+0x18>
 8007b0c:	f000 fcaa 	bl	8008464 <__sinit>
 8007b10:	4b89      	ldr	r3, [pc, #548]	; (8007d38 <_vfiprintf_r+0x240>)
 8007b12:	429d      	cmp	r5, r3
 8007b14:	d11b      	bne.n	8007b4e <_vfiprintf_r+0x56>
 8007b16:	6875      	ldr	r5, [r6, #4]
 8007b18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b1a:	07d9      	lsls	r1, r3, #31
 8007b1c:	d405      	bmi.n	8007b2a <_vfiprintf_r+0x32>
 8007b1e:	89ab      	ldrh	r3, [r5, #12]
 8007b20:	059a      	lsls	r2, r3, #22
 8007b22:	d402      	bmi.n	8007b2a <_vfiprintf_r+0x32>
 8007b24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b26:	f000 fd3b 	bl	80085a0 <__retarget_lock_acquire_recursive>
 8007b2a:	89ab      	ldrh	r3, [r5, #12]
 8007b2c:	071b      	lsls	r3, r3, #28
 8007b2e:	d501      	bpl.n	8007b34 <_vfiprintf_r+0x3c>
 8007b30:	692b      	ldr	r3, [r5, #16]
 8007b32:	b9eb      	cbnz	r3, 8007b70 <_vfiprintf_r+0x78>
 8007b34:	4629      	mov	r1, r5
 8007b36:	4630      	mov	r0, r6
 8007b38:	f000 fb04 	bl	8008144 <__swsetup_r>
 8007b3c:	b1c0      	cbz	r0, 8007b70 <_vfiprintf_r+0x78>
 8007b3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b40:	07dc      	lsls	r4, r3, #31
 8007b42:	d50e      	bpl.n	8007b62 <_vfiprintf_r+0x6a>
 8007b44:	f04f 30ff 	mov.w	r0, #4294967295
 8007b48:	b01d      	add	sp, #116	; 0x74
 8007b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b4e:	4b7b      	ldr	r3, [pc, #492]	; (8007d3c <_vfiprintf_r+0x244>)
 8007b50:	429d      	cmp	r5, r3
 8007b52:	d101      	bne.n	8007b58 <_vfiprintf_r+0x60>
 8007b54:	68b5      	ldr	r5, [r6, #8]
 8007b56:	e7df      	b.n	8007b18 <_vfiprintf_r+0x20>
 8007b58:	4b79      	ldr	r3, [pc, #484]	; (8007d40 <_vfiprintf_r+0x248>)
 8007b5a:	429d      	cmp	r5, r3
 8007b5c:	bf08      	it	eq
 8007b5e:	68f5      	ldreq	r5, [r6, #12]
 8007b60:	e7da      	b.n	8007b18 <_vfiprintf_r+0x20>
 8007b62:	89ab      	ldrh	r3, [r5, #12]
 8007b64:	0598      	lsls	r0, r3, #22
 8007b66:	d4ed      	bmi.n	8007b44 <_vfiprintf_r+0x4c>
 8007b68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b6a:	f000 fd1a 	bl	80085a2 <__retarget_lock_release_recursive>
 8007b6e:	e7e9      	b.n	8007b44 <_vfiprintf_r+0x4c>
 8007b70:	2300      	movs	r3, #0
 8007b72:	9309      	str	r3, [sp, #36]	; 0x24
 8007b74:	2320      	movs	r3, #32
 8007b76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b7e:	2330      	movs	r3, #48	; 0x30
 8007b80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d44 <_vfiprintf_r+0x24c>
 8007b84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b88:	f04f 0901 	mov.w	r9, #1
 8007b8c:	4623      	mov	r3, r4
 8007b8e:	469a      	mov	sl, r3
 8007b90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b94:	b10a      	cbz	r2, 8007b9a <_vfiprintf_r+0xa2>
 8007b96:	2a25      	cmp	r2, #37	; 0x25
 8007b98:	d1f9      	bne.n	8007b8e <_vfiprintf_r+0x96>
 8007b9a:	ebba 0b04 	subs.w	fp, sl, r4
 8007b9e:	d00b      	beq.n	8007bb8 <_vfiprintf_r+0xc0>
 8007ba0:	465b      	mov	r3, fp
 8007ba2:	4622      	mov	r2, r4
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	f7ff ff93 	bl	8007ad2 <__sfputs_r>
 8007bac:	3001      	adds	r0, #1
 8007bae:	f000 80aa 	beq.w	8007d06 <_vfiprintf_r+0x20e>
 8007bb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bb4:	445a      	add	r2, fp
 8007bb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f000 80a2 	beq.w	8007d06 <_vfiprintf_r+0x20e>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bcc:	f10a 0a01 	add.w	sl, sl, #1
 8007bd0:	9304      	str	r3, [sp, #16]
 8007bd2:	9307      	str	r3, [sp, #28]
 8007bd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007bd8:	931a      	str	r3, [sp, #104]	; 0x68
 8007bda:	4654      	mov	r4, sl
 8007bdc:	2205      	movs	r2, #5
 8007bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be2:	4858      	ldr	r0, [pc, #352]	; (8007d44 <_vfiprintf_r+0x24c>)
 8007be4:	f7f8 fafc 	bl	80001e0 <memchr>
 8007be8:	9a04      	ldr	r2, [sp, #16]
 8007bea:	b9d8      	cbnz	r0, 8007c24 <_vfiprintf_r+0x12c>
 8007bec:	06d1      	lsls	r1, r2, #27
 8007bee:	bf44      	itt	mi
 8007bf0:	2320      	movmi	r3, #32
 8007bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bf6:	0713      	lsls	r3, r2, #28
 8007bf8:	bf44      	itt	mi
 8007bfa:	232b      	movmi	r3, #43	; 0x2b
 8007bfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c00:	f89a 3000 	ldrb.w	r3, [sl]
 8007c04:	2b2a      	cmp	r3, #42	; 0x2a
 8007c06:	d015      	beq.n	8007c34 <_vfiprintf_r+0x13c>
 8007c08:	9a07      	ldr	r2, [sp, #28]
 8007c0a:	4654      	mov	r4, sl
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	f04f 0c0a 	mov.w	ip, #10
 8007c12:	4621      	mov	r1, r4
 8007c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c18:	3b30      	subs	r3, #48	; 0x30
 8007c1a:	2b09      	cmp	r3, #9
 8007c1c:	d94e      	bls.n	8007cbc <_vfiprintf_r+0x1c4>
 8007c1e:	b1b0      	cbz	r0, 8007c4e <_vfiprintf_r+0x156>
 8007c20:	9207      	str	r2, [sp, #28]
 8007c22:	e014      	b.n	8007c4e <_vfiprintf_r+0x156>
 8007c24:	eba0 0308 	sub.w	r3, r0, r8
 8007c28:	fa09 f303 	lsl.w	r3, r9, r3
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	9304      	str	r3, [sp, #16]
 8007c30:	46a2      	mov	sl, r4
 8007c32:	e7d2      	b.n	8007bda <_vfiprintf_r+0xe2>
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	1d19      	adds	r1, r3, #4
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	9103      	str	r1, [sp, #12]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	bfbb      	ittet	lt
 8007c40:	425b      	neglt	r3, r3
 8007c42:	f042 0202 	orrlt.w	r2, r2, #2
 8007c46:	9307      	strge	r3, [sp, #28]
 8007c48:	9307      	strlt	r3, [sp, #28]
 8007c4a:	bfb8      	it	lt
 8007c4c:	9204      	strlt	r2, [sp, #16]
 8007c4e:	7823      	ldrb	r3, [r4, #0]
 8007c50:	2b2e      	cmp	r3, #46	; 0x2e
 8007c52:	d10c      	bne.n	8007c6e <_vfiprintf_r+0x176>
 8007c54:	7863      	ldrb	r3, [r4, #1]
 8007c56:	2b2a      	cmp	r3, #42	; 0x2a
 8007c58:	d135      	bne.n	8007cc6 <_vfiprintf_r+0x1ce>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	1d1a      	adds	r2, r3, #4
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	9203      	str	r2, [sp, #12]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	bfb8      	it	lt
 8007c66:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c6a:	3402      	adds	r4, #2
 8007c6c:	9305      	str	r3, [sp, #20]
 8007c6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d54 <_vfiprintf_r+0x25c>
 8007c72:	7821      	ldrb	r1, [r4, #0]
 8007c74:	2203      	movs	r2, #3
 8007c76:	4650      	mov	r0, sl
 8007c78:	f7f8 fab2 	bl	80001e0 <memchr>
 8007c7c:	b140      	cbz	r0, 8007c90 <_vfiprintf_r+0x198>
 8007c7e:	2340      	movs	r3, #64	; 0x40
 8007c80:	eba0 000a 	sub.w	r0, r0, sl
 8007c84:	fa03 f000 	lsl.w	r0, r3, r0
 8007c88:	9b04      	ldr	r3, [sp, #16]
 8007c8a:	4303      	orrs	r3, r0
 8007c8c:	3401      	adds	r4, #1
 8007c8e:	9304      	str	r3, [sp, #16]
 8007c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c94:	482c      	ldr	r0, [pc, #176]	; (8007d48 <_vfiprintf_r+0x250>)
 8007c96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c9a:	2206      	movs	r2, #6
 8007c9c:	f7f8 faa0 	bl	80001e0 <memchr>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d03f      	beq.n	8007d24 <_vfiprintf_r+0x22c>
 8007ca4:	4b29      	ldr	r3, [pc, #164]	; (8007d4c <_vfiprintf_r+0x254>)
 8007ca6:	bb1b      	cbnz	r3, 8007cf0 <_vfiprintf_r+0x1f8>
 8007ca8:	9b03      	ldr	r3, [sp, #12]
 8007caa:	3307      	adds	r3, #7
 8007cac:	f023 0307 	bic.w	r3, r3, #7
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb6:	443b      	add	r3, r7
 8007cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cba:	e767      	b.n	8007b8c <_vfiprintf_r+0x94>
 8007cbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cc0:	460c      	mov	r4, r1
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	e7a5      	b.n	8007c12 <_vfiprintf_r+0x11a>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	3401      	adds	r4, #1
 8007cca:	9305      	str	r3, [sp, #20]
 8007ccc:	4619      	mov	r1, r3
 8007cce:	f04f 0c0a 	mov.w	ip, #10
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cd8:	3a30      	subs	r2, #48	; 0x30
 8007cda:	2a09      	cmp	r2, #9
 8007cdc:	d903      	bls.n	8007ce6 <_vfiprintf_r+0x1ee>
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0c5      	beq.n	8007c6e <_vfiprintf_r+0x176>
 8007ce2:	9105      	str	r1, [sp, #20]
 8007ce4:	e7c3      	b.n	8007c6e <_vfiprintf_r+0x176>
 8007ce6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cea:	4604      	mov	r4, r0
 8007cec:	2301      	movs	r3, #1
 8007cee:	e7f0      	b.n	8007cd2 <_vfiprintf_r+0x1da>
 8007cf0:	ab03      	add	r3, sp, #12
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	4b16      	ldr	r3, [pc, #88]	; (8007d50 <_vfiprintf_r+0x258>)
 8007cf8:	a904      	add	r1, sp, #16
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f3af 8000 	nop.w
 8007d00:	4607      	mov	r7, r0
 8007d02:	1c78      	adds	r0, r7, #1
 8007d04:	d1d6      	bne.n	8007cb4 <_vfiprintf_r+0x1bc>
 8007d06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d08:	07d9      	lsls	r1, r3, #31
 8007d0a:	d405      	bmi.n	8007d18 <_vfiprintf_r+0x220>
 8007d0c:	89ab      	ldrh	r3, [r5, #12]
 8007d0e:	059a      	lsls	r2, r3, #22
 8007d10:	d402      	bmi.n	8007d18 <_vfiprintf_r+0x220>
 8007d12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d14:	f000 fc45 	bl	80085a2 <__retarget_lock_release_recursive>
 8007d18:	89ab      	ldrh	r3, [r5, #12]
 8007d1a:	065b      	lsls	r3, r3, #25
 8007d1c:	f53f af12 	bmi.w	8007b44 <_vfiprintf_r+0x4c>
 8007d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d22:	e711      	b.n	8007b48 <_vfiprintf_r+0x50>
 8007d24:	ab03      	add	r3, sp, #12
 8007d26:	9300      	str	r3, [sp, #0]
 8007d28:	462a      	mov	r2, r5
 8007d2a:	4b09      	ldr	r3, [pc, #36]	; (8007d50 <_vfiprintf_r+0x258>)
 8007d2c:	a904      	add	r1, sp, #16
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f000 f880 	bl	8007e34 <_printf_i>
 8007d34:	e7e4      	b.n	8007d00 <_vfiprintf_r+0x208>
 8007d36:	bf00      	nop
 8007d38:	08008b7c 	.word	0x08008b7c
 8007d3c:	08008b9c 	.word	0x08008b9c
 8007d40:	08008b5c 	.word	0x08008b5c
 8007d44:	08008b29 	.word	0x08008b29
 8007d48:	08008b33 	.word	0x08008b33
 8007d4c:	00000000 	.word	0x00000000
 8007d50:	08007ad3 	.word	0x08007ad3
 8007d54:	08008b2f 	.word	0x08008b2f

08007d58 <_printf_common>:
 8007d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d5c:	4616      	mov	r6, r2
 8007d5e:	4699      	mov	r9, r3
 8007d60:	688a      	ldr	r2, [r1, #8]
 8007d62:	690b      	ldr	r3, [r1, #16]
 8007d64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	bfb8      	it	lt
 8007d6c:	4613      	movlt	r3, r2
 8007d6e:	6033      	str	r3, [r6, #0]
 8007d70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d74:	4607      	mov	r7, r0
 8007d76:	460c      	mov	r4, r1
 8007d78:	b10a      	cbz	r2, 8007d7e <_printf_common+0x26>
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	6033      	str	r3, [r6, #0]
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	0699      	lsls	r1, r3, #26
 8007d82:	bf42      	ittt	mi
 8007d84:	6833      	ldrmi	r3, [r6, #0]
 8007d86:	3302      	addmi	r3, #2
 8007d88:	6033      	strmi	r3, [r6, #0]
 8007d8a:	6825      	ldr	r5, [r4, #0]
 8007d8c:	f015 0506 	ands.w	r5, r5, #6
 8007d90:	d106      	bne.n	8007da0 <_printf_common+0x48>
 8007d92:	f104 0a19 	add.w	sl, r4, #25
 8007d96:	68e3      	ldr	r3, [r4, #12]
 8007d98:	6832      	ldr	r2, [r6, #0]
 8007d9a:	1a9b      	subs	r3, r3, r2
 8007d9c:	42ab      	cmp	r3, r5
 8007d9e:	dc26      	bgt.n	8007dee <_printf_common+0x96>
 8007da0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007da4:	1e13      	subs	r3, r2, #0
 8007da6:	6822      	ldr	r2, [r4, #0]
 8007da8:	bf18      	it	ne
 8007daa:	2301      	movne	r3, #1
 8007dac:	0692      	lsls	r2, r2, #26
 8007dae:	d42b      	bmi.n	8007e08 <_printf_common+0xb0>
 8007db0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007db4:	4649      	mov	r1, r9
 8007db6:	4638      	mov	r0, r7
 8007db8:	47c0      	blx	r8
 8007dba:	3001      	adds	r0, #1
 8007dbc:	d01e      	beq.n	8007dfc <_printf_common+0xa4>
 8007dbe:	6823      	ldr	r3, [r4, #0]
 8007dc0:	68e5      	ldr	r5, [r4, #12]
 8007dc2:	6832      	ldr	r2, [r6, #0]
 8007dc4:	f003 0306 	and.w	r3, r3, #6
 8007dc8:	2b04      	cmp	r3, #4
 8007dca:	bf08      	it	eq
 8007dcc:	1aad      	subeq	r5, r5, r2
 8007dce:	68a3      	ldr	r3, [r4, #8]
 8007dd0:	6922      	ldr	r2, [r4, #16]
 8007dd2:	bf0c      	ite	eq
 8007dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dd8:	2500      	movne	r5, #0
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	bfc4      	itt	gt
 8007dde:	1a9b      	subgt	r3, r3, r2
 8007de0:	18ed      	addgt	r5, r5, r3
 8007de2:	2600      	movs	r6, #0
 8007de4:	341a      	adds	r4, #26
 8007de6:	42b5      	cmp	r5, r6
 8007de8:	d11a      	bne.n	8007e20 <_printf_common+0xc8>
 8007dea:	2000      	movs	r0, #0
 8007dec:	e008      	b.n	8007e00 <_printf_common+0xa8>
 8007dee:	2301      	movs	r3, #1
 8007df0:	4652      	mov	r2, sl
 8007df2:	4649      	mov	r1, r9
 8007df4:	4638      	mov	r0, r7
 8007df6:	47c0      	blx	r8
 8007df8:	3001      	adds	r0, #1
 8007dfa:	d103      	bne.n	8007e04 <_printf_common+0xac>
 8007dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e04:	3501      	adds	r5, #1
 8007e06:	e7c6      	b.n	8007d96 <_printf_common+0x3e>
 8007e08:	18e1      	adds	r1, r4, r3
 8007e0a:	1c5a      	adds	r2, r3, #1
 8007e0c:	2030      	movs	r0, #48	; 0x30
 8007e0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e12:	4422      	add	r2, r4
 8007e14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e1c:	3302      	adds	r3, #2
 8007e1e:	e7c7      	b.n	8007db0 <_printf_common+0x58>
 8007e20:	2301      	movs	r3, #1
 8007e22:	4622      	mov	r2, r4
 8007e24:	4649      	mov	r1, r9
 8007e26:	4638      	mov	r0, r7
 8007e28:	47c0      	blx	r8
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	d0e6      	beq.n	8007dfc <_printf_common+0xa4>
 8007e2e:	3601      	adds	r6, #1
 8007e30:	e7d9      	b.n	8007de6 <_printf_common+0x8e>
	...

08007e34 <_printf_i>:
 8007e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e38:	7e0f      	ldrb	r7, [r1, #24]
 8007e3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e3c:	2f78      	cmp	r7, #120	; 0x78
 8007e3e:	4691      	mov	r9, r2
 8007e40:	4680      	mov	r8, r0
 8007e42:	460c      	mov	r4, r1
 8007e44:	469a      	mov	sl, r3
 8007e46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e4a:	d807      	bhi.n	8007e5c <_printf_i+0x28>
 8007e4c:	2f62      	cmp	r7, #98	; 0x62
 8007e4e:	d80a      	bhi.n	8007e66 <_printf_i+0x32>
 8007e50:	2f00      	cmp	r7, #0
 8007e52:	f000 80d8 	beq.w	8008006 <_printf_i+0x1d2>
 8007e56:	2f58      	cmp	r7, #88	; 0x58
 8007e58:	f000 80a3 	beq.w	8007fa2 <_printf_i+0x16e>
 8007e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e64:	e03a      	b.n	8007edc <_printf_i+0xa8>
 8007e66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e6a:	2b15      	cmp	r3, #21
 8007e6c:	d8f6      	bhi.n	8007e5c <_printf_i+0x28>
 8007e6e:	a101      	add	r1, pc, #4	; (adr r1, 8007e74 <_printf_i+0x40>)
 8007e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e74:	08007ecd 	.word	0x08007ecd
 8007e78:	08007ee1 	.word	0x08007ee1
 8007e7c:	08007e5d 	.word	0x08007e5d
 8007e80:	08007e5d 	.word	0x08007e5d
 8007e84:	08007e5d 	.word	0x08007e5d
 8007e88:	08007e5d 	.word	0x08007e5d
 8007e8c:	08007ee1 	.word	0x08007ee1
 8007e90:	08007e5d 	.word	0x08007e5d
 8007e94:	08007e5d 	.word	0x08007e5d
 8007e98:	08007e5d 	.word	0x08007e5d
 8007e9c:	08007e5d 	.word	0x08007e5d
 8007ea0:	08007fed 	.word	0x08007fed
 8007ea4:	08007f11 	.word	0x08007f11
 8007ea8:	08007fcf 	.word	0x08007fcf
 8007eac:	08007e5d 	.word	0x08007e5d
 8007eb0:	08007e5d 	.word	0x08007e5d
 8007eb4:	0800800f 	.word	0x0800800f
 8007eb8:	08007e5d 	.word	0x08007e5d
 8007ebc:	08007f11 	.word	0x08007f11
 8007ec0:	08007e5d 	.word	0x08007e5d
 8007ec4:	08007e5d 	.word	0x08007e5d
 8007ec8:	08007fd7 	.word	0x08007fd7
 8007ecc:	682b      	ldr	r3, [r5, #0]
 8007ece:	1d1a      	adds	r2, r3, #4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	602a      	str	r2, [r5, #0]
 8007ed4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ed8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007edc:	2301      	movs	r3, #1
 8007ede:	e0a3      	b.n	8008028 <_printf_i+0x1f4>
 8007ee0:	6820      	ldr	r0, [r4, #0]
 8007ee2:	6829      	ldr	r1, [r5, #0]
 8007ee4:	0606      	lsls	r6, r0, #24
 8007ee6:	f101 0304 	add.w	r3, r1, #4
 8007eea:	d50a      	bpl.n	8007f02 <_printf_i+0xce>
 8007eec:	680e      	ldr	r6, [r1, #0]
 8007eee:	602b      	str	r3, [r5, #0]
 8007ef0:	2e00      	cmp	r6, #0
 8007ef2:	da03      	bge.n	8007efc <_printf_i+0xc8>
 8007ef4:	232d      	movs	r3, #45	; 0x2d
 8007ef6:	4276      	negs	r6, r6
 8007ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007efc:	485e      	ldr	r0, [pc, #376]	; (8008078 <_printf_i+0x244>)
 8007efe:	230a      	movs	r3, #10
 8007f00:	e019      	b.n	8007f36 <_printf_i+0x102>
 8007f02:	680e      	ldr	r6, [r1, #0]
 8007f04:	602b      	str	r3, [r5, #0]
 8007f06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f0a:	bf18      	it	ne
 8007f0c:	b236      	sxthne	r6, r6
 8007f0e:	e7ef      	b.n	8007ef0 <_printf_i+0xbc>
 8007f10:	682b      	ldr	r3, [r5, #0]
 8007f12:	6820      	ldr	r0, [r4, #0]
 8007f14:	1d19      	adds	r1, r3, #4
 8007f16:	6029      	str	r1, [r5, #0]
 8007f18:	0601      	lsls	r1, r0, #24
 8007f1a:	d501      	bpl.n	8007f20 <_printf_i+0xec>
 8007f1c:	681e      	ldr	r6, [r3, #0]
 8007f1e:	e002      	b.n	8007f26 <_printf_i+0xf2>
 8007f20:	0646      	lsls	r6, r0, #25
 8007f22:	d5fb      	bpl.n	8007f1c <_printf_i+0xe8>
 8007f24:	881e      	ldrh	r6, [r3, #0]
 8007f26:	4854      	ldr	r0, [pc, #336]	; (8008078 <_printf_i+0x244>)
 8007f28:	2f6f      	cmp	r7, #111	; 0x6f
 8007f2a:	bf0c      	ite	eq
 8007f2c:	2308      	moveq	r3, #8
 8007f2e:	230a      	movne	r3, #10
 8007f30:	2100      	movs	r1, #0
 8007f32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f36:	6865      	ldr	r5, [r4, #4]
 8007f38:	60a5      	str	r5, [r4, #8]
 8007f3a:	2d00      	cmp	r5, #0
 8007f3c:	bfa2      	ittt	ge
 8007f3e:	6821      	ldrge	r1, [r4, #0]
 8007f40:	f021 0104 	bicge.w	r1, r1, #4
 8007f44:	6021      	strge	r1, [r4, #0]
 8007f46:	b90e      	cbnz	r6, 8007f4c <_printf_i+0x118>
 8007f48:	2d00      	cmp	r5, #0
 8007f4a:	d04d      	beq.n	8007fe8 <_printf_i+0x1b4>
 8007f4c:	4615      	mov	r5, r2
 8007f4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f52:	fb03 6711 	mls	r7, r3, r1, r6
 8007f56:	5dc7      	ldrb	r7, [r0, r7]
 8007f58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f5c:	4637      	mov	r7, r6
 8007f5e:	42bb      	cmp	r3, r7
 8007f60:	460e      	mov	r6, r1
 8007f62:	d9f4      	bls.n	8007f4e <_printf_i+0x11a>
 8007f64:	2b08      	cmp	r3, #8
 8007f66:	d10b      	bne.n	8007f80 <_printf_i+0x14c>
 8007f68:	6823      	ldr	r3, [r4, #0]
 8007f6a:	07de      	lsls	r6, r3, #31
 8007f6c:	d508      	bpl.n	8007f80 <_printf_i+0x14c>
 8007f6e:	6923      	ldr	r3, [r4, #16]
 8007f70:	6861      	ldr	r1, [r4, #4]
 8007f72:	4299      	cmp	r1, r3
 8007f74:	bfde      	ittt	le
 8007f76:	2330      	movle	r3, #48	; 0x30
 8007f78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f80:	1b52      	subs	r2, r2, r5
 8007f82:	6122      	str	r2, [r4, #16]
 8007f84:	f8cd a000 	str.w	sl, [sp]
 8007f88:	464b      	mov	r3, r9
 8007f8a:	aa03      	add	r2, sp, #12
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	4640      	mov	r0, r8
 8007f90:	f7ff fee2 	bl	8007d58 <_printf_common>
 8007f94:	3001      	adds	r0, #1
 8007f96:	d14c      	bne.n	8008032 <_printf_i+0x1fe>
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9c:	b004      	add	sp, #16
 8007f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fa2:	4835      	ldr	r0, [pc, #212]	; (8008078 <_printf_i+0x244>)
 8007fa4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007fa8:	6829      	ldr	r1, [r5, #0]
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fb0:	6029      	str	r1, [r5, #0]
 8007fb2:	061d      	lsls	r5, r3, #24
 8007fb4:	d514      	bpl.n	8007fe0 <_printf_i+0x1ac>
 8007fb6:	07df      	lsls	r7, r3, #31
 8007fb8:	bf44      	itt	mi
 8007fba:	f043 0320 	orrmi.w	r3, r3, #32
 8007fbe:	6023      	strmi	r3, [r4, #0]
 8007fc0:	b91e      	cbnz	r6, 8007fca <_printf_i+0x196>
 8007fc2:	6823      	ldr	r3, [r4, #0]
 8007fc4:	f023 0320 	bic.w	r3, r3, #32
 8007fc8:	6023      	str	r3, [r4, #0]
 8007fca:	2310      	movs	r3, #16
 8007fcc:	e7b0      	b.n	8007f30 <_printf_i+0xfc>
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	f043 0320 	orr.w	r3, r3, #32
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	2378      	movs	r3, #120	; 0x78
 8007fd8:	4828      	ldr	r0, [pc, #160]	; (800807c <_printf_i+0x248>)
 8007fda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007fde:	e7e3      	b.n	8007fa8 <_printf_i+0x174>
 8007fe0:	0659      	lsls	r1, r3, #25
 8007fe2:	bf48      	it	mi
 8007fe4:	b2b6      	uxthmi	r6, r6
 8007fe6:	e7e6      	b.n	8007fb6 <_printf_i+0x182>
 8007fe8:	4615      	mov	r5, r2
 8007fea:	e7bb      	b.n	8007f64 <_printf_i+0x130>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	6826      	ldr	r6, [r4, #0]
 8007ff0:	6961      	ldr	r1, [r4, #20]
 8007ff2:	1d18      	adds	r0, r3, #4
 8007ff4:	6028      	str	r0, [r5, #0]
 8007ff6:	0635      	lsls	r5, r6, #24
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	d501      	bpl.n	8008000 <_printf_i+0x1cc>
 8007ffc:	6019      	str	r1, [r3, #0]
 8007ffe:	e002      	b.n	8008006 <_printf_i+0x1d2>
 8008000:	0670      	lsls	r0, r6, #25
 8008002:	d5fb      	bpl.n	8007ffc <_printf_i+0x1c8>
 8008004:	8019      	strh	r1, [r3, #0]
 8008006:	2300      	movs	r3, #0
 8008008:	6123      	str	r3, [r4, #16]
 800800a:	4615      	mov	r5, r2
 800800c:	e7ba      	b.n	8007f84 <_printf_i+0x150>
 800800e:	682b      	ldr	r3, [r5, #0]
 8008010:	1d1a      	adds	r2, r3, #4
 8008012:	602a      	str	r2, [r5, #0]
 8008014:	681d      	ldr	r5, [r3, #0]
 8008016:	6862      	ldr	r2, [r4, #4]
 8008018:	2100      	movs	r1, #0
 800801a:	4628      	mov	r0, r5
 800801c:	f7f8 f8e0 	bl	80001e0 <memchr>
 8008020:	b108      	cbz	r0, 8008026 <_printf_i+0x1f2>
 8008022:	1b40      	subs	r0, r0, r5
 8008024:	6060      	str	r0, [r4, #4]
 8008026:	6863      	ldr	r3, [r4, #4]
 8008028:	6123      	str	r3, [r4, #16]
 800802a:	2300      	movs	r3, #0
 800802c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008030:	e7a8      	b.n	8007f84 <_printf_i+0x150>
 8008032:	6923      	ldr	r3, [r4, #16]
 8008034:	462a      	mov	r2, r5
 8008036:	4649      	mov	r1, r9
 8008038:	4640      	mov	r0, r8
 800803a:	47d0      	blx	sl
 800803c:	3001      	adds	r0, #1
 800803e:	d0ab      	beq.n	8007f98 <_printf_i+0x164>
 8008040:	6823      	ldr	r3, [r4, #0]
 8008042:	079b      	lsls	r3, r3, #30
 8008044:	d413      	bmi.n	800806e <_printf_i+0x23a>
 8008046:	68e0      	ldr	r0, [r4, #12]
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	4298      	cmp	r0, r3
 800804c:	bfb8      	it	lt
 800804e:	4618      	movlt	r0, r3
 8008050:	e7a4      	b.n	8007f9c <_printf_i+0x168>
 8008052:	2301      	movs	r3, #1
 8008054:	4632      	mov	r2, r6
 8008056:	4649      	mov	r1, r9
 8008058:	4640      	mov	r0, r8
 800805a:	47d0      	blx	sl
 800805c:	3001      	adds	r0, #1
 800805e:	d09b      	beq.n	8007f98 <_printf_i+0x164>
 8008060:	3501      	adds	r5, #1
 8008062:	68e3      	ldr	r3, [r4, #12]
 8008064:	9903      	ldr	r1, [sp, #12]
 8008066:	1a5b      	subs	r3, r3, r1
 8008068:	42ab      	cmp	r3, r5
 800806a:	dcf2      	bgt.n	8008052 <_printf_i+0x21e>
 800806c:	e7eb      	b.n	8008046 <_printf_i+0x212>
 800806e:	2500      	movs	r5, #0
 8008070:	f104 0619 	add.w	r6, r4, #25
 8008074:	e7f5      	b.n	8008062 <_printf_i+0x22e>
 8008076:	bf00      	nop
 8008078:	08008b3a 	.word	0x08008b3a
 800807c:	08008b4b 	.word	0x08008b4b

08008080 <_sbrk_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d06      	ldr	r5, [pc, #24]	; (800809c <_sbrk_r+0x1c>)
 8008084:	2300      	movs	r3, #0
 8008086:	4604      	mov	r4, r0
 8008088:	4608      	mov	r0, r1
 800808a:	602b      	str	r3, [r5, #0]
 800808c:	f7f9 fe6a 	bl	8001d64 <_sbrk>
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	d102      	bne.n	800809a <_sbrk_r+0x1a>
 8008094:	682b      	ldr	r3, [r5, #0]
 8008096:	b103      	cbz	r3, 800809a <_sbrk_r+0x1a>
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	bd38      	pop	{r3, r4, r5, pc}
 800809c:	20000aa8 	.word	0x20000aa8

080080a0 <__swbuf_r>:
 80080a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a2:	460e      	mov	r6, r1
 80080a4:	4614      	mov	r4, r2
 80080a6:	4605      	mov	r5, r0
 80080a8:	b118      	cbz	r0, 80080b2 <__swbuf_r+0x12>
 80080aa:	6983      	ldr	r3, [r0, #24]
 80080ac:	b90b      	cbnz	r3, 80080b2 <__swbuf_r+0x12>
 80080ae:	f000 f9d9 	bl	8008464 <__sinit>
 80080b2:	4b21      	ldr	r3, [pc, #132]	; (8008138 <__swbuf_r+0x98>)
 80080b4:	429c      	cmp	r4, r3
 80080b6:	d12b      	bne.n	8008110 <__swbuf_r+0x70>
 80080b8:	686c      	ldr	r4, [r5, #4]
 80080ba:	69a3      	ldr	r3, [r4, #24]
 80080bc:	60a3      	str	r3, [r4, #8]
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	071a      	lsls	r2, r3, #28
 80080c2:	d52f      	bpl.n	8008124 <__swbuf_r+0x84>
 80080c4:	6923      	ldr	r3, [r4, #16]
 80080c6:	b36b      	cbz	r3, 8008124 <__swbuf_r+0x84>
 80080c8:	6923      	ldr	r3, [r4, #16]
 80080ca:	6820      	ldr	r0, [r4, #0]
 80080cc:	1ac0      	subs	r0, r0, r3
 80080ce:	6963      	ldr	r3, [r4, #20]
 80080d0:	b2f6      	uxtb	r6, r6
 80080d2:	4283      	cmp	r3, r0
 80080d4:	4637      	mov	r7, r6
 80080d6:	dc04      	bgt.n	80080e2 <__swbuf_r+0x42>
 80080d8:	4621      	mov	r1, r4
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 f92e 	bl	800833c <_fflush_r>
 80080e0:	bb30      	cbnz	r0, 8008130 <__swbuf_r+0x90>
 80080e2:	68a3      	ldr	r3, [r4, #8]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	60a3      	str	r3, [r4, #8]
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	1c5a      	adds	r2, r3, #1
 80080ec:	6022      	str	r2, [r4, #0]
 80080ee:	701e      	strb	r6, [r3, #0]
 80080f0:	6963      	ldr	r3, [r4, #20]
 80080f2:	3001      	adds	r0, #1
 80080f4:	4283      	cmp	r3, r0
 80080f6:	d004      	beq.n	8008102 <__swbuf_r+0x62>
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	07db      	lsls	r3, r3, #31
 80080fc:	d506      	bpl.n	800810c <__swbuf_r+0x6c>
 80080fe:	2e0a      	cmp	r6, #10
 8008100:	d104      	bne.n	800810c <__swbuf_r+0x6c>
 8008102:	4621      	mov	r1, r4
 8008104:	4628      	mov	r0, r5
 8008106:	f000 f919 	bl	800833c <_fflush_r>
 800810a:	b988      	cbnz	r0, 8008130 <__swbuf_r+0x90>
 800810c:	4638      	mov	r0, r7
 800810e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008110:	4b0a      	ldr	r3, [pc, #40]	; (800813c <__swbuf_r+0x9c>)
 8008112:	429c      	cmp	r4, r3
 8008114:	d101      	bne.n	800811a <__swbuf_r+0x7a>
 8008116:	68ac      	ldr	r4, [r5, #8]
 8008118:	e7cf      	b.n	80080ba <__swbuf_r+0x1a>
 800811a:	4b09      	ldr	r3, [pc, #36]	; (8008140 <__swbuf_r+0xa0>)
 800811c:	429c      	cmp	r4, r3
 800811e:	bf08      	it	eq
 8008120:	68ec      	ldreq	r4, [r5, #12]
 8008122:	e7ca      	b.n	80080ba <__swbuf_r+0x1a>
 8008124:	4621      	mov	r1, r4
 8008126:	4628      	mov	r0, r5
 8008128:	f000 f80c 	bl	8008144 <__swsetup_r>
 800812c:	2800      	cmp	r0, #0
 800812e:	d0cb      	beq.n	80080c8 <__swbuf_r+0x28>
 8008130:	f04f 37ff 	mov.w	r7, #4294967295
 8008134:	e7ea      	b.n	800810c <__swbuf_r+0x6c>
 8008136:	bf00      	nop
 8008138:	08008b7c 	.word	0x08008b7c
 800813c:	08008b9c 	.word	0x08008b9c
 8008140:	08008b5c 	.word	0x08008b5c

08008144 <__swsetup_r>:
 8008144:	4b32      	ldr	r3, [pc, #200]	; (8008210 <__swsetup_r+0xcc>)
 8008146:	b570      	push	{r4, r5, r6, lr}
 8008148:	681d      	ldr	r5, [r3, #0]
 800814a:	4606      	mov	r6, r0
 800814c:	460c      	mov	r4, r1
 800814e:	b125      	cbz	r5, 800815a <__swsetup_r+0x16>
 8008150:	69ab      	ldr	r3, [r5, #24]
 8008152:	b913      	cbnz	r3, 800815a <__swsetup_r+0x16>
 8008154:	4628      	mov	r0, r5
 8008156:	f000 f985 	bl	8008464 <__sinit>
 800815a:	4b2e      	ldr	r3, [pc, #184]	; (8008214 <__swsetup_r+0xd0>)
 800815c:	429c      	cmp	r4, r3
 800815e:	d10f      	bne.n	8008180 <__swsetup_r+0x3c>
 8008160:	686c      	ldr	r4, [r5, #4]
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008168:	0719      	lsls	r1, r3, #28
 800816a:	d42c      	bmi.n	80081c6 <__swsetup_r+0x82>
 800816c:	06dd      	lsls	r5, r3, #27
 800816e:	d411      	bmi.n	8008194 <__swsetup_r+0x50>
 8008170:	2309      	movs	r3, #9
 8008172:	6033      	str	r3, [r6, #0]
 8008174:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008178:	81a3      	strh	r3, [r4, #12]
 800817a:	f04f 30ff 	mov.w	r0, #4294967295
 800817e:	e03e      	b.n	80081fe <__swsetup_r+0xba>
 8008180:	4b25      	ldr	r3, [pc, #148]	; (8008218 <__swsetup_r+0xd4>)
 8008182:	429c      	cmp	r4, r3
 8008184:	d101      	bne.n	800818a <__swsetup_r+0x46>
 8008186:	68ac      	ldr	r4, [r5, #8]
 8008188:	e7eb      	b.n	8008162 <__swsetup_r+0x1e>
 800818a:	4b24      	ldr	r3, [pc, #144]	; (800821c <__swsetup_r+0xd8>)
 800818c:	429c      	cmp	r4, r3
 800818e:	bf08      	it	eq
 8008190:	68ec      	ldreq	r4, [r5, #12]
 8008192:	e7e6      	b.n	8008162 <__swsetup_r+0x1e>
 8008194:	0758      	lsls	r0, r3, #29
 8008196:	d512      	bpl.n	80081be <__swsetup_r+0x7a>
 8008198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819a:	b141      	cbz	r1, 80081ae <__swsetup_r+0x6a>
 800819c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a0:	4299      	cmp	r1, r3
 80081a2:	d002      	beq.n	80081aa <__swsetup_r+0x66>
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff fb9d 	bl	80078e4 <_free_r>
 80081aa:	2300      	movs	r3, #0
 80081ac:	6363      	str	r3, [r4, #52]	; 0x34
 80081ae:	89a3      	ldrh	r3, [r4, #12]
 80081b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081b4:	81a3      	strh	r3, [r4, #12]
 80081b6:	2300      	movs	r3, #0
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	6923      	ldr	r3, [r4, #16]
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	f043 0308 	orr.w	r3, r3, #8
 80081c4:	81a3      	strh	r3, [r4, #12]
 80081c6:	6923      	ldr	r3, [r4, #16]
 80081c8:	b94b      	cbnz	r3, 80081de <__swsetup_r+0x9a>
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081d4:	d003      	beq.n	80081de <__swsetup_r+0x9a>
 80081d6:	4621      	mov	r1, r4
 80081d8:	4630      	mov	r0, r6
 80081da:	f000 fa09 	bl	80085f0 <__smakebuf_r>
 80081de:	89a0      	ldrh	r0, [r4, #12]
 80081e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081e4:	f010 0301 	ands.w	r3, r0, #1
 80081e8:	d00a      	beq.n	8008200 <__swsetup_r+0xbc>
 80081ea:	2300      	movs	r3, #0
 80081ec:	60a3      	str	r3, [r4, #8]
 80081ee:	6963      	ldr	r3, [r4, #20]
 80081f0:	425b      	negs	r3, r3
 80081f2:	61a3      	str	r3, [r4, #24]
 80081f4:	6923      	ldr	r3, [r4, #16]
 80081f6:	b943      	cbnz	r3, 800820a <__swsetup_r+0xc6>
 80081f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081fc:	d1ba      	bne.n	8008174 <__swsetup_r+0x30>
 80081fe:	bd70      	pop	{r4, r5, r6, pc}
 8008200:	0781      	lsls	r1, r0, #30
 8008202:	bf58      	it	pl
 8008204:	6963      	ldrpl	r3, [r4, #20]
 8008206:	60a3      	str	r3, [r4, #8]
 8008208:	e7f4      	b.n	80081f4 <__swsetup_r+0xb0>
 800820a:	2000      	movs	r0, #0
 800820c:	e7f7      	b.n	80081fe <__swsetup_r+0xba>
 800820e:	bf00      	nop
 8008210:	2000000c 	.word	0x2000000c
 8008214:	08008b7c 	.word	0x08008b7c
 8008218:	08008b9c 	.word	0x08008b9c
 800821c:	08008b5c 	.word	0x08008b5c

08008220 <abort>:
 8008220:	b508      	push	{r3, lr}
 8008222:	2006      	movs	r0, #6
 8008224:	f000 fa58 	bl	80086d8 <raise>
 8008228:	2001      	movs	r0, #1
 800822a:	f7f9 fd23 	bl	8001c74 <_exit>
	...

08008230 <__sflush_r>:
 8008230:	898a      	ldrh	r2, [r1, #12]
 8008232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008236:	4605      	mov	r5, r0
 8008238:	0710      	lsls	r0, r2, #28
 800823a:	460c      	mov	r4, r1
 800823c:	d458      	bmi.n	80082f0 <__sflush_r+0xc0>
 800823e:	684b      	ldr	r3, [r1, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	dc05      	bgt.n	8008250 <__sflush_r+0x20>
 8008244:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008246:	2b00      	cmp	r3, #0
 8008248:	dc02      	bgt.n	8008250 <__sflush_r+0x20>
 800824a:	2000      	movs	r0, #0
 800824c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008250:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008252:	2e00      	cmp	r6, #0
 8008254:	d0f9      	beq.n	800824a <__sflush_r+0x1a>
 8008256:	2300      	movs	r3, #0
 8008258:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800825c:	682f      	ldr	r7, [r5, #0]
 800825e:	602b      	str	r3, [r5, #0]
 8008260:	d032      	beq.n	80082c8 <__sflush_r+0x98>
 8008262:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	075a      	lsls	r2, r3, #29
 8008268:	d505      	bpl.n	8008276 <__sflush_r+0x46>
 800826a:	6863      	ldr	r3, [r4, #4]
 800826c:	1ac0      	subs	r0, r0, r3
 800826e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008270:	b10b      	cbz	r3, 8008276 <__sflush_r+0x46>
 8008272:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008274:	1ac0      	subs	r0, r0, r3
 8008276:	2300      	movs	r3, #0
 8008278:	4602      	mov	r2, r0
 800827a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800827c:	6a21      	ldr	r1, [r4, #32]
 800827e:	4628      	mov	r0, r5
 8008280:	47b0      	blx	r6
 8008282:	1c43      	adds	r3, r0, #1
 8008284:	89a3      	ldrh	r3, [r4, #12]
 8008286:	d106      	bne.n	8008296 <__sflush_r+0x66>
 8008288:	6829      	ldr	r1, [r5, #0]
 800828a:	291d      	cmp	r1, #29
 800828c:	d82c      	bhi.n	80082e8 <__sflush_r+0xb8>
 800828e:	4a2a      	ldr	r2, [pc, #168]	; (8008338 <__sflush_r+0x108>)
 8008290:	40ca      	lsrs	r2, r1
 8008292:	07d6      	lsls	r6, r2, #31
 8008294:	d528      	bpl.n	80082e8 <__sflush_r+0xb8>
 8008296:	2200      	movs	r2, #0
 8008298:	6062      	str	r2, [r4, #4]
 800829a:	04d9      	lsls	r1, r3, #19
 800829c:	6922      	ldr	r2, [r4, #16]
 800829e:	6022      	str	r2, [r4, #0]
 80082a0:	d504      	bpl.n	80082ac <__sflush_r+0x7c>
 80082a2:	1c42      	adds	r2, r0, #1
 80082a4:	d101      	bne.n	80082aa <__sflush_r+0x7a>
 80082a6:	682b      	ldr	r3, [r5, #0]
 80082a8:	b903      	cbnz	r3, 80082ac <__sflush_r+0x7c>
 80082aa:	6560      	str	r0, [r4, #84]	; 0x54
 80082ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082ae:	602f      	str	r7, [r5, #0]
 80082b0:	2900      	cmp	r1, #0
 80082b2:	d0ca      	beq.n	800824a <__sflush_r+0x1a>
 80082b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082b8:	4299      	cmp	r1, r3
 80082ba:	d002      	beq.n	80082c2 <__sflush_r+0x92>
 80082bc:	4628      	mov	r0, r5
 80082be:	f7ff fb11 	bl	80078e4 <_free_r>
 80082c2:	2000      	movs	r0, #0
 80082c4:	6360      	str	r0, [r4, #52]	; 0x34
 80082c6:	e7c1      	b.n	800824c <__sflush_r+0x1c>
 80082c8:	6a21      	ldr	r1, [r4, #32]
 80082ca:	2301      	movs	r3, #1
 80082cc:	4628      	mov	r0, r5
 80082ce:	47b0      	blx	r6
 80082d0:	1c41      	adds	r1, r0, #1
 80082d2:	d1c7      	bne.n	8008264 <__sflush_r+0x34>
 80082d4:	682b      	ldr	r3, [r5, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d0c4      	beq.n	8008264 <__sflush_r+0x34>
 80082da:	2b1d      	cmp	r3, #29
 80082dc:	d001      	beq.n	80082e2 <__sflush_r+0xb2>
 80082de:	2b16      	cmp	r3, #22
 80082e0:	d101      	bne.n	80082e6 <__sflush_r+0xb6>
 80082e2:	602f      	str	r7, [r5, #0]
 80082e4:	e7b1      	b.n	800824a <__sflush_r+0x1a>
 80082e6:	89a3      	ldrh	r3, [r4, #12]
 80082e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ec:	81a3      	strh	r3, [r4, #12]
 80082ee:	e7ad      	b.n	800824c <__sflush_r+0x1c>
 80082f0:	690f      	ldr	r7, [r1, #16]
 80082f2:	2f00      	cmp	r7, #0
 80082f4:	d0a9      	beq.n	800824a <__sflush_r+0x1a>
 80082f6:	0793      	lsls	r3, r2, #30
 80082f8:	680e      	ldr	r6, [r1, #0]
 80082fa:	bf08      	it	eq
 80082fc:	694b      	ldreq	r3, [r1, #20]
 80082fe:	600f      	str	r7, [r1, #0]
 8008300:	bf18      	it	ne
 8008302:	2300      	movne	r3, #0
 8008304:	eba6 0807 	sub.w	r8, r6, r7
 8008308:	608b      	str	r3, [r1, #8]
 800830a:	f1b8 0f00 	cmp.w	r8, #0
 800830e:	dd9c      	ble.n	800824a <__sflush_r+0x1a>
 8008310:	6a21      	ldr	r1, [r4, #32]
 8008312:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008314:	4643      	mov	r3, r8
 8008316:	463a      	mov	r2, r7
 8008318:	4628      	mov	r0, r5
 800831a:	47b0      	blx	r6
 800831c:	2800      	cmp	r0, #0
 800831e:	dc06      	bgt.n	800832e <__sflush_r+0xfe>
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008326:	81a3      	strh	r3, [r4, #12]
 8008328:	f04f 30ff 	mov.w	r0, #4294967295
 800832c:	e78e      	b.n	800824c <__sflush_r+0x1c>
 800832e:	4407      	add	r7, r0
 8008330:	eba8 0800 	sub.w	r8, r8, r0
 8008334:	e7e9      	b.n	800830a <__sflush_r+0xda>
 8008336:	bf00      	nop
 8008338:	20400001 	.word	0x20400001

0800833c <_fflush_r>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	690b      	ldr	r3, [r1, #16]
 8008340:	4605      	mov	r5, r0
 8008342:	460c      	mov	r4, r1
 8008344:	b913      	cbnz	r3, 800834c <_fflush_r+0x10>
 8008346:	2500      	movs	r5, #0
 8008348:	4628      	mov	r0, r5
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	b118      	cbz	r0, 8008356 <_fflush_r+0x1a>
 800834e:	6983      	ldr	r3, [r0, #24]
 8008350:	b90b      	cbnz	r3, 8008356 <_fflush_r+0x1a>
 8008352:	f000 f887 	bl	8008464 <__sinit>
 8008356:	4b14      	ldr	r3, [pc, #80]	; (80083a8 <_fflush_r+0x6c>)
 8008358:	429c      	cmp	r4, r3
 800835a:	d11b      	bne.n	8008394 <_fflush_r+0x58>
 800835c:	686c      	ldr	r4, [r5, #4]
 800835e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d0ef      	beq.n	8008346 <_fflush_r+0xa>
 8008366:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008368:	07d0      	lsls	r0, r2, #31
 800836a:	d404      	bmi.n	8008376 <_fflush_r+0x3a>
 800836c:	0599      	lsls	r1, r3, #22
 800836e:	d402      	bmi.n	8008376 <_fflush_r+0x3a>
 8008370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008372:	f000 f915 	bl	80085a0 <__retarget_lock_acquire_recursive>
 8008376:	4628      	mov	r0, r5
 8008378:	4621      	mov	r1, r4
 800837a:	f7ff ff59 	bl	8008230 <__sflush_r>
 800837e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008380:	07da      	lsls	r2, r3, #31
 8008382:	4605      	mov	r5, r0
 8008384:	d4e0      	bmi.n	8008348 <_fflush_r+0xc>
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	059b      	lsls	r3, r3, #22
 800838a:	d4dd      	bmi.n	8008348 <_fflush_r+0xc>
 800838c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800838e:	f000 f908 	bl	80085a2 <__retarget_lock_release_recursive>
 8008392:	e7d9      	b.n	8008348 <_fflush_r+0xc>
 8008394:	4b05      	ldr	r3, [pc, #20]	; (80083ac <_fflush_r+0x70>)
 8008396:	429c      	cmp	r4, r3
 8008398:	d101      	bne.n	800839e <_fflush_r+0x62>
 800839a:	68ac      	ldr	r4, [r5, #8]
 800839c:	e7df      	b.n	800835e <_fflush_r+0x22>
 800839e:	4b04      	ldr	r3, [pc, #16]	; (80083b0 <_fflush_r+0x74>)
 80083a0:	429c      	cmp	r4, r3
 80083a2:	bf08      	it	eq
 80083a4:	68ec      	ldreq	r4, [r5, #12]
 80083a6:	e7da      	b.n	800835e <_fflush_r+0x22>
 80083a8:	08008b7c 	.word	0x08008b7c
 80083ac:	08008b9c 	.word	0x08008b9c
 80083b0:	08008b5c 	.word	0x08008b5c

080083b4 <std>:
 80083b4:	2300      	movs	r3, #0
 80083b6:	b510      	push	{r4, lr}
 80083b8:	4604      	mov	r4, r0
 80083ba:	e9c0 3300 	strd	r3, r3, [r0]
 80083be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083c2:	6083      	str	r3, [r0, #8]
 80083c4:	8181      	strh	r1, [r0, #12]
 80083c6:	6643      	str	r3, [r0, #100]	; 0x64
 80083c8:	81c2      	strh	r2, [r0, #14]
 80083ca:	6183      	str	r3, [r0, #24]
 80083cc:	4619      	mov	r1, r3
 80083ce:	2208      	movs	r2, #8
 80083d0:	305c      	adds	r0, #92	; 0x5c
 80083d2:	f7ff f949 	bl	8007668 <memset>
 80083d6:	4b05      	ldr	r3, [pc, #20]	; (80083ec <std+0x38>)
 80083d8:	6263      	str	r3, [r4, #36]	; 0x24
 80083da:	4b05      	ldr	r3, [pc, #20]	; (80083f0 <std+0x3c>)
 80083dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80083de:	4b05      	ldr	r3, [pc, #20]	; (80083f4 <std+0x40>)
 80083e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80083e2:	4b05      	ldr	r3, [pc, #20]	; (80083f8 <std+0x44>)
 80083e4:	6224      	str	r4, [r4, #32]
 80083e6:	6323      	str	r3, [r4, #48]	; 0x30
 80083e8:	bd10      	pop	{r4, pc}
 80083ea:	bf00      	nop
 80083ec:	08008711 	.word	0x08008711
 80083f0:	08008733 	.word	0x08008733
 80083f4:	0800876b 	.word	0x0800876b
 80083f8:	0800878f 	.word	0x0800878f

080083fc <_cleanup_r>:
 80083fc:	4901      	ldr	r1, [pc, #4]	; (8008404 <_cleanup_r+0x8>)
 80083fe:	f000 b8af 	b.w	8008560 <_fwalk_reent>
 8008402:	bf00      	nop
 8008404:	0800833d 	.word	0x0800833d

08008408 <__sfmoreglue>:
 8008408:	b570      	push	{r4, r5, r6, lr}
 800840a:	2268      	movs	r2, #104	; 0x68
 800840c:	1e4d      	subs	r5, r1, #1
 800840e:	4355      	muls	r5, r2
 8008410:	460e      	mov	r6, r1
 8008412:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008416:	f7ff fad1 	bl	80079bc <_malloc_r>
 800841a:	4604      	mov	r4, r0
 800841c:	b140      	cbz	r0, 8008430 <__sfmoreglue+0x28>
 800841e:	2100      	movs	r1, #0
 8008420:	e9c0 1600 	strd	r1, r6, [r0]
 8008424:	300c      	adds	r0, #12
 8008426:	60a0      	str	r0, [r4, #8]
 8008428:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800842c:	f7ff f91c 	bl	8007668 <memset>
 8008430:	4620      	mov	r0, r4
 8008432:	bd70      	pop	{r4, r5, r6, pc}

08008434 <__sfp_lock_acquire>:
 8008434:	4801      	ldr	r0, [pc, #4]	; (800843c <__sfp_lock_acquire+0x8>)
 8008436:	f000 b8b3 	b.w	80085a0 <__retarget_lock_acquire_recursive>
 800843a:	bf00      	nop
 800843c:	20000aa5 	.word	0x20000aa5

08008440 <__sfp_lock_release>:
 8008440:	4801      	ldr	r0, [pc, #4]	; (8008448 <__sfp_lock_release+0x8>)
 8008442:	f000 b8ae 	b.w	80085a2 <__retarget_lock_release_recursive>
 8008446:	bf00      	nop
 8008448:	20000aa5 	.word	0x20000aa5

0800844c <__sinit_lock_acquire>:
 800844c:	4801      	ldr	r0, [pc, #4]	; (8008454 <__sinit_lock_acquire+0x8>)
 800844e:	f000 b8a7 	b.w	80085a0 <__retarget_lock_acquire_recursive>
 8008452:	bf00      	nop
 8008454:	20000aa6 	.word	0x20000aa6

08008458 <__sinit_lock_release>:
 8008458:	4801      	ldr	r0, [pc, #4]	; (8008460 <__sinit_lock_release+0x8>)
 800845a:	f000 b8a2 	b.w	80085a2 <__retarget_lock_release_recursive>
 800845e:	bf00      	nop
 8008460:	20000aa6 	.word	0x20000aa6

08008464 <__sinit>:
 8008464:	b510      	push	{r4, lr}
 8008466:	4604      	mov	r4, r0
 8008468:	f7ff fff0 	bl	800844c <__sinit_lock_acquire>
 800846c:	69a3      	ldr	r3, [r4, #24]
 800846e:	b11b      	cbz	r3, 8008478 <__sinit+0x14>
 8008470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008474:	f7ff bff0 	b.w	8008458 <__sinit_lock_release>
 8008478:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800847c:	6523      	str	r3, [r4, #80]	; 0x50
 800847e:	4b13      	ldr	r3, [pc, #76]	; (80084cc <__sinit+0x68>)
 8008480:	4a13      	ldr	r2, [pc, #76]	; (80084d0 <__sinit+0x6c>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	62a2      	str	r2, [r4, #40]	; 0x28
 8008486:	42a3      	cmp	r3, r4
 8008488:	bf04      	itt	eq
 800848a:	2301      	moveq	r3, #1
 800848c:	61a3      	streq	r3, [r4, #24]
 800848e:	4620      	mov	r0, r4
 8008490:	f000 f820 	bl	80084d4 <__sfp>
 8008494:	6060      	str	r0, [r4, #4]
 8008496:	4620      	mov	r0, r4
 8008498:	f000 f81c 	bl	80084d4 <__sfp>
 800849c:	60a0      	str	r0, [r4, #8]
 800849e:	4620      	mov	r0, r4
 80084a0:	f000 f818 	bl	80084d4 <__sfp>
 80084a4:	2200      	movs	r2, #0
 80084a6:	60e0      	str	r0, [r4, #12]
 80084a8:	2104      	movs	r1, #4
 80084aa:	6860      	ldr	r0, [r4, #4]
 80084ac:	f7ff ff82 	bl	80083b4 <std>
 80084b0:	68a0      	ldr	r0, [r4, #8]
 80084b2:	2201      	movs	r2, #1
 80084b4:	2109      	movs	r1, #9
 80084b6:	f7ff ff7d 	bl	80083b4 <std>
 80084ba:	68e0      	ldr	r0, [r4, #12]
 80084bc:	2202      	movs	r2, #2
 80084be:	2112      	movs	r1, #18
 80084c0:	f7ff ff78 	bl	80083b4 <std>
 80084c4:	2301      	movs	r3, #1
 80084c6:	61a3      	str	r3, [r4, #24]
 80084c8:	e7d2      	b.n	8008470 <__sinit+0xc>
 80084ca:	bf00      	nop
 80084cc:	08008974 	.word	0x08008974
 80084d0:	080083fd 	.word	0x080083fd

080084d4 <__sfp>:
 80084d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d6:	4607      	mov	r7, r0
 80084d8:	f7ff ffac 	bl	8008434 <__sfp_lock_acquire>
 80084dc:	4b1e      	ldr	r3, [pc, #120]	; (8008558 <__sfp+0x84>)
 80084de:	681e      	ldr	r6, [r3, #0]
 80084e0:	69b3      	ldr	r3, [r6, #24]
 80084e2:	b913      	cbnz	r3, 80084ea <__sfp+0x16>
 80084e4:	4630      	mov	r0, r6
 80084e6:	f7ff ffbd 	bl	8008464 <__sinit>
 80084ea:	3648      	adds	r6, #72	; 0x48
 80084ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80084f0:	3b01      	subs	r3, #1
 80084f2:	d503      	bpl.n	80084fc <__sfp+0x28>
 80084f4:	6833      	ldr	r3, [r6, #0]
 80084f6:	b30b      	cbz	r3, 800853c <__sfp+0x68>
 80084f8:	6836      	ldr	r6, [r6, #0]
 80084fa:	e7f7      	b.n	80084ec <__sfp+0x18>
 80084fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008500:	b9d5      	cbnz	r5, 8008538 <__sfp+0x64>
 8008502:	4b16      	ldr	r3, [pc, #88]	; (800855c <__sfp+0x88>)
 8008504:	60e3      	str	r3, [r4, #12]
 8008506:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800850a:	6665      	str	r5, [r4, #100]	; 0x64
 800850c:	f000 f847 	bl	800859e <__retarget_lock_init_recursive>
 8008510:	f7ff ff96 	bl	8008440 <__sfp_lock_release>
 8008514:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008518:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800851c:	6025      	str	r5, [r4, #0]
 800851e:	61a5      	str	r5, [r4, #24]
 8008520:	2208      	movs	r2, #8
 8008522:	4629      	mov	r1, r5
 8008524:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008528:	f7ff f89e 	bl	8007668 <memset>
 800852c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008530:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008534:	4620      	mov	r0, r4
 8008536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008538:	3468      	adds	r4, #104	; 0x68
 800853a:	e7d9      	b.n	80084f0 <__sfp+0x1c>
 800853c:	2104      	movs	r1, #4
 800853e:	4638      	mov	r0, r7
 8008540:	f7ff ff62 	bl	8008408 <__sfmoreglue>
 8008544:	4604      	mov	r4, r0
 8008546:	6030      	str	r0, [r6, #0]
 8008548:	2800      	cmp	r0, #0
 800854a:	d1d5      	bne.n	80084f8 <__sfp+0x24>
 800854c:	f7ff ff78 	bl	8008440 <__sfp_lock_release>
 8008550:	230c      	movs	r3, #12
 8008552:	603b      	str	r3, [r7, #0]
 8008554:	e7ee      	b.n	8008534 <__sfp+0x60>
 8008556:	bf00      	nop
 8008558:	08008974 	.word	0x08008974
 800855c:	ffff0001 	.word	0xffff0001

08008560 <_fwalk_reent>:
 8008560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008564:	4606      	mov	r6, r0
 8008566:	4688      	mov	r8, r1
 8008568:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800856c:	2700      	movs	r7, #0
 800856e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008572:	f1b9 0901 	subs.w	r9, r9, #1
 8008576:	d505      	bpl.n	8008584 <_fwalk_reent+0x24>
 8008578:	6824      	ldr	r4, [r4, #0]
 800857a:	2c00      	cmp	r4, #0
 800857c:	d1f7      	bne.n	800856e <_fwalk_reent+0xe>
 800857e:	4638      	mov	r0, r7
 8008580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008584:	89ab      	ldrh	r3, [r5, #12]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d907      	bls.n	800859a <_fwalk_reent+0x3a>
 800858a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800858e:	3301      	adds	r3, #1
 8008590:	d003      	beq.n	800859a <_fwalk_reent+0x3a>
 8008592:	4629      	mov	r1, r5
 8008594:	4630      	mov	r0, r6
 8008596:	47c0      	blx	r8
 8008598:	4307      	orrs	r7, r0
 800859a:	3568      	adds	r5, #104	; 0x68
 800859c:	e7e9      	b.n	8008572 <_fwalk_reent+0x12>

0800859e <__retarget_lock_init_recursive>:
 800859e:	4770      	bx	lr

080085a0 <__retarget_lock_acquire_recursive>:
 80085a0:	4770      	bx	lr

080085a2 <__retarget_lock_release_recursive>:
 80085a2:	4770      	bx	lr

080085a4 <__swhatbuf_r>:
 80085a4:	b570      	push	{r4, r5, r6, lr}
 80085a6:	460e      	mov	r6, r1
 80085a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ac:	2900      	cmp	r1, #0
 80085ae:	b096      	sub	sp, #88	; 0x58
 80085b0:	4614      	mov	r4, r2
 80085b2:	461d      	mov	r5, r3
 80085b4:	da08      	bge.n	80085c8 <__swhatbuf_r+0x24>
 80085b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	602a      	str	r2, [r5, #0]
 80085be:	061a      	lsls	r2, r3, #24
 80085c0:	d410      	bmi.n	80085e4 <__swhatbuf_r+0x40>
 80085c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085c6:	e00e      	b.n	80085e6 <__swhatbuf_r+0x42>
 80085c8:	466a      	mov	r2, sp
 80085ca:	f000 f907 	bl	80087dc <_fstat_r>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	dbf1      	blt.n	80085b6 <__swhatbuf_r+0x12>
 80085d2:	9a01      	ldr	r2, [sp, #4]
 80085d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80085d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80085dc:	425a      	negs	r2, r3
 80085de:	415a      	adcs	r2, r3
 80085e0:	602a      	str	r2, [r5, #0]
 80085e2:	e7ee      	b.n	80085c2 <__swhatbuf_r+0x1e>
 80085e4:	2340      	movs	r3, #64	; 0x40
 80085e6:	2000      	movs	r0, #0
 80085e8:	6023      	str	r3, [r4, #0]
 80085ea:	b016      	add	sp, #88	; 0x58
 80085ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080085f0 <__smakebuf_r>:
 80085f0:	898b      	ldrh	r3, [r1, #12]
 80085f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80085f4:	079d      	lsls	r5, r3, #30
 80085f6:	4606      	mov	r6, r0
 80085f8:	460c      	mov	r4, r1
 80085fa:	d507      	bpl.n	800860c <__smakebuf_r+0x1c>
 80085fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	6123      	str	r3, [r4, #16]
 8008604:	2301      	movs	r3, #1
 8008606:	6163      	str	r3, [r4, #20]
 8008608:	b002      	add	sp, #8
 800860a:	bd70      	pop	{r4, r5, r6, pc}
 800860c:	ab01      	add	r3, sp, #4
 800860e:	466a      	mov	r2, sp
 8008610:	f7ff ffc8 	bl	80085a4 <__swhatbuf_r>
 8008614:	9900      	ldr	r1, [sp, #0]
 8008616:	4605      	mov	r5, r0
 8008618:	4630      	mov	r0, r6
 800861a:	f7ff f9cf 	bl	80079bc <_malloc_r>
 800861e:	b948      	cbnz	r0, 8008634 <__smakebuf_r+0x44>
 8008620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008624:	059a      	lsls	r2, r3, #22
 8008626:	d4ef      	bmi.n	8008608 <__smakebuf_r+0x18>
 8008628:	f023 0303 	bic.w	r3, r3, #3
 800862c:	f043 0302 	orr.w	r3, r3, #2
 8008630:	81a3      	strh	r3, [r4, #12]
 8008632:	e7e3      	b.n	80085fc <__smakebuf_r+0xc>
 8008634:	4b0d      	ldr	r3, [pc, #52]	; (800866c <__smakebuf_r+0x7c>)
 8008636:	62b3      	str	r3, [r6, #40]	; 0x28
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	6020      	str	r0, [r4, #0]
 800863c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008640:	81a3      	strh	r3, [r4, #12]
 8008642:	9b00      	ldr	r3, [sp, #0]
 8008644:	6163      	str	r3, [r4, #20]
 8008646:	9b01      	ldr	r3, [sp, #4]
 8008648:	6120      	str	r0, [r4, #16]
 800864a:	b15b      	cbz	r3, 8008664 <__smakebuf_r+0x74>
 800864c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008650:	4630      	mov	r0, r6
 8008652:	f000 f8d5 	bl	8008800 <_isatty_r>
 8008656:	b128      	cbz	r0, 8008664 <__smakebuf_r+0x74>
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	f023 0303 	bic.w	r3, r3, #3
 800865e:	f043 0301 	orr.w	r3, r3, #1
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	89a0      	ldrh	r0, [r4, #12]
 8008666:	4305      	orrs	r5, r0
 8008668:	81a5      	strh	r5, [r4, #12]
 800866a:	e7cd      	b.n	8008608 <__smakebuf_r+0x18>
 800866c:	080083fd 	.word	0x080083fd

08008670 <__malloc_lock>:
 8008670:	4801      	ldr	r0, [pc, #4]	; (8008678 <__malloc_lock+0x8>)
 8008672:	f7ff bf95 	b.w	80085a0 <__retarget_lock_acquire_recursive>
 8008676:	bf00      	nop
 8008678:	20000aa4 	.word	0x20000aa4

0800867c <__malloc_unlock>:
 800867c:	4801      	ldr	r0, [pc, #4]	; (8008684 <__malloc_unlock+0x8>)
 800867e:	f7ff bf90 	b.w	80085a2 <__retarget_lock_release_recursive>
 8008682:	bf00      	nop
 8008684:	20000aa4 	.word	0x20000aa4

08008688 <_raise_r>:
 8008688:	291f      	cmp	r1, #31
 800868a:	b538      	push	{r3, r4, r5, lr}
 800868c:	4604      	mov	r4, r0
 800868e:	460d      	mov	r5, r1
 8008690:	d904      	bls.n	800869c <_raise_r+0x14>
 8008692:	2316      	movs	r3, #22
 8008694:	6003      	str	r3, [r0, #0]
 8008696:	f04f 30ff 	mov.w	r0, #4294967295
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800869e:	b112      	cbz	r2, 80086a6 <_raise_r+0x1e>
 80086a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086a4:	b94b      	cbnz	r3, 80086ba <_raise_r+0x32>
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 f830 	bl	800870c <_getpid_r>
 80086ac:	462a      	mov	r2, r5
 80086ae:	4601      	mov	r1, r0
 80086b0:	4620      	mov	r0, r4
 80086b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086b6:	f000 b817 	b.w	80086e8 <_kill_r>
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d00a      	beq.n	80086d4 <_raise_r+0x4c>
 80086be:	1c59      	adds	r1, r3, #1
 80086c0:	d103      	bne.n	80086ca <_raise_r+0x42>
 80086c2:	2316      	movs	r3, #22
 80086c4:	6003      	str	r3, [r0, #0]
 80086c6:	2001      	movs	r0, #1
 80086c8:	e7e7      	b.n	800869a <_raise_r+0x12>
 80086ca:	2400      	movs	r4, #0
 80086cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80086d0:	4628      	mov	r0, r5
 80086d2:	4798      	blx	r3
 80086d4:	2000      	movs	r0, #0
 80086d6:	e7e0      	b.n	800869a <_raise_r+0x12>

080086d8 <raise>:
 80086d8:	4b02      	ldr	r3, [pc, #8]	; (80086e4 <raise+0xc>)
 80086da:	4601      	mov	r1, r0
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	f7ff bfd3 	b.w	8008688 <_raise_r>
 80086e2:	bf00      	nop
 80086e4:	2000000c 	.word	0x2000000c

080086e8 <_kill_r>:
 80086e8:	b538      	push	{r3, r4, r5, lr}
 80086ea:	4d07      	ldr	r5, [pc, #28]	; (8008708 <_kill_r+0x20>)
 80086ec:	2300      	movs	r3, #0
 80086ee:	4604      	mov	r4, r0
 80086f0:	4608      	mov	r0, r1
 80086f2:	4611      	mov	r1, r2
 80086f4:	602b      	str	r3, [r5, #0]
 80086f6:	f7f9 faad 	bl	8001c54 <_kill>
 80086fa:	1c43      	adds	r3, r0, #1
 80086fc:	d102      	bne.n	8008704 <_kill_r+0x1c>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	b103      	cbz	r3, 8008704 <_kill_r+0x1c>
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	bd38      	pop	{r3, r4, r5, pc}
 8008706:	bf00      	nop
 8008708:	20000aa8 	.word	0x20000aa8

0800870c <_getpid_r>:
 800870c:	f7f9 ba9a 	b.w	8001c44 <_getpid>

08008710 <__sread>:
 8008710:	b510      	push	{r4, lr}
 8008712:	460c      	mov	r4, r1
 8008714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008718:	f000 f894 	bl	8008844 <_read_r>
 800871c:	2800      	cmp	r0, #0
 800871e:	bfab      	itete	ge
 8008720:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008722:	89a3      	ldrhlt	r3, [r4, #12]
 8008724:	181b      	addge	r3, r3, r0
 8008726:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800872a:	bfac      	ite	ge
 800872c:	6563      	strge	r3, [r4, #84]	; 0x54
 800872e:	81a3      	strhlt	r3, [r4, #12]
 8008730:	bd10      	pop	{r4, pc}

08008732 <__swrite>:
 8008732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008736:	461f      	mov	r7, r3
 8008738:	898b      	ldrh	r3, [r1, #12]
 800873a:	05db      	lsls	r3, r3, #23
 800873c:	4605      	mov	r5, r0
 800873e:	460c      	mov	r4, r1
 8008740:	4616      	mov	r6, r2
 8008742:	d505      	bpl.n	8008750 <__swrite+0x1e>
 8008744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008748:	2302      	movs	r3, #2
 800874a:	2200      	movs	r2, #0
 800874c:	f000 f868 	bl	8008820 <_lseek_r>
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008756:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800875a:	81a3      	strh	r3, [r4, #12]
 800875c:	4632      	mov	r2, r6
 800875e:	463b      	mov	r3, r7
 8008760:	4628      	mov	r0, r5
 8008762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008766:	f000 b817 	b.w	8008798 <_write_r>

0800876a <__sseek>:
 800876a:	b510      	push	{r4, lr}
 800876c:	460c      	mov	r4, r1
 800876e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008772:	f000 f855 	bl	8008820 <_lseek_r>
 8008776:	1c43      	adds	r3, r0, #1
 8008778:	89a3      	ldrh	r3, [r4, #12]
 800877a:	bf15      	itete	ne
 800877c:	6560      	strne	r0, [r4, #84]	; 0x54
 800877e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008782:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008786:	81a3      	strheq	r3, [r4, #12]
 8008788:	bf18      	it	ne
 800878a:	81a3      	strhne	r3, [r4, #12]
 800878c:	bd10      	pop	{r4, pc}

0800878e <__sclose>:
 800878e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008792:	f000 b813 	b.w	80087bc <_close_r>
	...

08008798 <_write_r>:
 8008798:	b538      	push	{r3, r4, r5, lr}
 800879a:	4d07      	ldr	r5, [pc, #28]	; (80087b8 <_write_r+0x20>)
 800879c:	4604      	mov	r4, r0
 800879e:	4608      	mov	r0, r1
 80087a0:	4611      	mov	r1, r2
 80087a2:	2200      	movs	r2, #0
 80087a4:	602a      	str	r2, [r5, #0]
 80087a6:	461a      	mov	r2, r3
 80087a8:	f7f9 fa8b 	bl	8001cc2 <_write>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d102      	bne.n	80087b6 <_write_r+0x1e>
 80087b0:	682b      	ldr	r3, [r5, #0]
 80087b2:	b103      	cbz	r3, 80087b6 <_write_r+0x1e>
 80087b4:	6023      	str	r3, [r4, #0]
 80087b6:	bd38      	pop	{r3, r4, r5, pc}
 80087b8:	20000aa8 	.word	0x20000aa8

080087bc <_close_r>:
 80087bc:	b538      	push	{r3, r4, r5, lr}
 80087be:	4d06      	ldr	r5, [pc, #24]	; (80087d8 <_close_r+0x1c>)
 80087c0:	2300      	movs	r3, #0
 80087c2:	4604      	mov	r4, r0
 80087c4:	4608      	mov	r0, r1
 80087c6:	602b      	str	r3, [r5, #0]
 80087c8:	f7f9 fa97 	bl	8001cfa <_close>
 80087cc:	1c43      	adds	r3, r0, #1
 80087ce:	d102      	bne.n	80087d6 <_close_r+0x1a>
 80087d0:	682b      	ldr	r3, [r5, #0]
 80087d2:	b103      	cbz	r3, 80087d6 <_close_r+0x1a>
 80087d4:	6023      	str	r3, [r4, #0]
 80087d6:	bd38      	pop	{r3, r4, r5, pc}
 80087d8:	20000aa8 	.word	0x20000aa8

080087dc <_fstat_r>:
 80087dc:	b538      	push	{r3, r4, r5, lr}
 80087de:	4d07      	ldr	r5, [pc, #28]	; (80087fc <_fstat_r+0x20>)
 80087e0:	2300      	movs	r3, #0
 80087e2:	4604      	mov	r4, r0
 80087e4:	4608      	mov	r0, r1
 80087e6:	4611      	mov	r1, r2
 80087e8:	602b      	str	r3, [r5, #0]
 80087ea:	f7f9 fa92 	bl	8001d12 <_fstat>
 80087ee:	1c43      	adds	r3, r0, #1
 80087f0:	d102      	bne.n	80087f8 <_fstat_r+0x1c>
 80087f2:	682b      	ldr	r3, [r5, #0]
 80087f4:	b103      	cbz	r3, 80087f8 <_fstat_r+0x1c>
 80087f6:	6023      	str	r3, [r4, #0]
 80087f8:	bd38      	pop	{r3, r4, r5, pc}
 80087fa:	bf00      	nop
 80087fc:	20000aa8 	.word	0x20000aa8

08008800 <_isatty_r>:
 8008800:	b538      	push	{r3, r4, r5, lr}
 8008802:	4d06      	ldr	r5, [pc, #24]	; (800881c <_isatty_r+0x1c>)
 8008804:	2300      	movs	r3, #0
 8008806:	4604      	mov	r4, r0
 8008808:	4608      	mov	r0, r1
 800880a:	602b      	str	r3, [r5, #0]
 800880c:	f7f9 fa91 	bl	8001d32 <_isatty>
 8008810:	1c43      	adds	r3, r0, #1
 8008812:	d102      	bne.n	800881a <_isatty_r+0x1a>
 8008814:	682b      	ldr	r3, [r5, #0]
 8008816:	b103      	cbz	r3, 800881a <_isatty_r+0x1a>
 8008818:	6023      	str	r3, [r4, #0]
 800881a:	bd38      	pop	{r3, r4, r5, pc}
 800881c:	20000aa8 	.word	0x20000aa8

08008820 <_lseek_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4d07      	ldr	r5, [pc, #28]	; (8008840 <_lseek_r+0x20>)
 8008824:	4604      	mov	r4, r0
 8008826:	4608      	mov	r0, r1
 8008828:	4611      	mov	r1, r2
 800882a:	2200      	movs	r2, #0
 800882c:	602a      	str	r2, [r5, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	f7f9 fa8a 	bl	8001d48 <_lseek>
 8008834:	1c43      	adds	r3, r0, #1
 8008836:	d102      	bne.n	800883e <_lseek_r+0x1e>
 8008838:	682b      	ldr	r3, [r5, #0]
 800883a:	b103      	cbz	r3, 800883e <_lseek_r+0x1e>
 800883c:	6023      	str	r3, [r4, #0]
 800883e:	bd38      	pop	{r3, r4, r5, pc}
 8008840:	20000aa8 	.word	0x20000aa8

08008844 <_read_r>:
 8008844:	b538      	push	{r3, r4, r5, lr}
 8008846:	4d07      	ldr	r5, [pc, #28]	; (8008864 <_read_r+0x20>)
 8008848:	4604      	mov	r4, r0
 800884a:	4608      	mov	r0, r1
 800884c:	4611      	mov	r1, r2
 800884e:	2200      	movs	r2, #0
 8008850:	602a      	str	r2, [r5, #0]
 8008852:	461a      	mov	r2, r3
 8008854:	f7f9 fa18 	bl	8001c88 <_read>
 8008858:	1c43      	adds	r3, r0, #1
 800885a:	d102      	bne.n	8008862 <_read_r+0x1e>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	b103      	cbz	r3, 8008862 <_read_r+0x1e>
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	20000aa8 	.word	0x20000aa8

08008868 <_init>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	bf00      	nop
 800886c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886e:	bc08      	pop	{r3}
 8008870:	469e      	mov	lr, r3
 8008872:	4770      	bx	lr

08008874 <_fini>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	bf00      	nop
 8008878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887a:	bc08      	pop	{r3}
 800887c:	469e      	mov	lr, r3
 800887e:	4770      	bx	lr
