
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010823                       # Number of seconds simulated
sim_ticks                                 10822915500                       # Number of ticks simulated
final_tick                                10822915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 767184                       # Simulator instruction rate (inst/s)
host_op_rate                                   768917                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              245514202                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646160                       # Number of bytes of host memory used
host_seconds                                    44.08                       # Real time elapsed on the host
sim_insts                                    33819505                       # Number of instructions simulated
sim_ops                                      33895880                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           19008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          460608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              479616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        19008                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19008                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              297                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7197                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7494                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1756274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42558588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44314861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1756274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1756274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1756274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42558588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              44314861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       297.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7197.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                15230                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7494                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  479616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   479616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                445                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                415                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                393                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                498                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                518                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                512                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                535                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                527                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                530                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                559                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               533                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               522                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               499                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               392                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               332                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    10822793500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7494                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5087                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     2346                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          777                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     614.548263                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    425.790496                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    370.071201                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           150     19.31%     19.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           45      5.79%     25.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           29      3.73%     28.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      3.99%     32.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           42      5.41%     38.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          192     24.71%     62.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.29%     64.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.26%     64.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          276     35.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           777                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        19008                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       460608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1756273.529068946373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42558587.840771742165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          297                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7197                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11482750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    208104000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38662.46                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28915.38                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      79074250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                219586750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    37470000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      10551.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29301.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         44.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.35                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      6707                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.50                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1444194.49                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 27439020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          84205680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              51029820                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2641920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        407494140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         22593600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2342608260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2941609155                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             271.794523                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           10704081750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2247000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       35620000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    9751664250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     58856250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       80889000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    893639000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3255840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1715340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 26068140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              51167190                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3411840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        420376140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         25523040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2333996100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2952792510                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             272.827826                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           10701324500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2616500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       36920000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    9713479500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     66443000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       81512250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    921944250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1645700                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1347560                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1171                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1348987                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1347680                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.903112                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     325                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21645832                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3227222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       33901318                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1645700                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1348016                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18390666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            86                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3216803                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   318                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           21619491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.571669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.405513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8860204     40.98%     40.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1387068      6.42%     47.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1525038      7.05%     54.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9847181     45.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21619491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.076028                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.566182                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1337779                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8947031                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8146722                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3186650                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1309                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1347105                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   180                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               33957997                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   411                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1309                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2486022                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4252721                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1786                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9930672                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4946981                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               33955211                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                3775499                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 351237                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            32796815                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             156664354                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         42618852                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32738994                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    57820                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7320215                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9790525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2302518                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6816918                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1869720                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   33950110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  33918272                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1485                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           54269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       154899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      21619491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.568875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.034068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3956673     18.30%     18.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6358351     29.41%     47.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6353480     29.39%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4950987     22.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21619491                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21167833     62.41%     62.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               665851      1.96%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9783844     28.85%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2300723      6.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33918272                       # Type of FU issued
system.cpu.iq.rate                           1.566966                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           89457488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          34004713                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     33916085                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               33918251                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3407775                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12329                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3135                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1309                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  296401                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 52132                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            33950150                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               115                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9790525                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2302518                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  50311                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    22                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            310                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            648                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          391                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1039                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              33916976                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9783164                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1296                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12083806                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1642938                       # Number of branches executed
system.cpu.iew.exec_stores                    2300642                       # Number of stores executed
system.cpu.iew.exec_rate                     1.566906                       # Inst execution rate
system.cpu.iew.wb_sent                       33916598                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      33916101                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  29894432                       # num instructions producing a value
system.cpu.iew.wb_consumers                  40498435                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.566865                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.738163                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           54242                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               996                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21605256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.568872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.167521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4476718     20.72%     20.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7960184     36.84%     57.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1569366      7.26%     64.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7598988     35.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21605256                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             33819505                       # Number of instructions committed
system.cpu.commit.committedOps               33895880                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       12077579                       # Number of memory references committed
system.cpu.commit.loads                       9778196                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                    1641214                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  32255014                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  135                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         21152451     62.40%     62.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          665850      1.96%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9778196     28.85%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2299367      6.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          33895880                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7598988                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     47956260                       # The number of ROB reads
system.cpu.rob.rob_writes                    67914493                       # The number of ROB writes
system.cpu.timesIdled                             243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    33819505                       # Number of Instructions Simulated
system.cpu.committedOps                      33895880                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.640040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.640040                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.562403                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.562403                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 42425356                       # number of integer regfile reads
system.cpu.int_regfile_writes                28637565                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 131098970                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4121061                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12083678                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.924872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8596329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            656.659461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.924872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34711123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34711123                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6372546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6372546                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2210667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2210667                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      8583213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8583213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8583213                       # number of overall hits
system.cpu.dcache.overall_hits::total         8583213                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2623                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        88644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88644                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data        91267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        91267                       # number of overall misses
system.cpu.dcache.overall_misses::total         91267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    136969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    136969000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6316983999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6316983999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       174500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       174500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6453952999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6453952999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6453952999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6453952999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6375169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6375169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2299311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2299311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8674480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8674480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8674480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8674480                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038552                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010521                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52218.452154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52218.452154                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71262.397895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71262.397895                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 58166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70715.077728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70715.077728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70715.077728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70715.077728                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          724                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.692308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11304                       # number of writebacks
system.cpu.dcache.writebacks::total             11304                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        78051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        78051                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        78175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        78175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78175                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2499                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10593                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        13092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13092                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13092                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    126750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    126750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    544680500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    544680500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    671430500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    671430500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    671430500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    671430500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50720.288115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50720.288115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51418.908713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51418.908713                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51285.556065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51285.556065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51285.556065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51285.556065                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12579                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           269.952075                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3216704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10052.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   269.952075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.527250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.527250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12867532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12867532                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3216384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3216384                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3216384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3216384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3216384                       # number of overall hits
system.cpu.icache.overall_hits::total         3216384                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34630000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34630000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     34630000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34630000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34630000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34630000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3216803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3216803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3216803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3216803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3216803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3216803                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000130                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82649.164678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82649.164678                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82649.164678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82649.164678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82649.164678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82649.164678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           97                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          322                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          322                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          322                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27151000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27151000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84319.875776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84319.875776                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84319.875776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84319.875776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84319.875776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84319.875776                       # average overall mshr miss latency
system.cpu.icache.replacements                      8                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         7240.908640                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              24711                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             7494                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.297438                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   255.981389                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  6984.927251                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.015624                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.426326                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.441950                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         7494                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          844                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         6600                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.457397                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           205238                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          205238                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks        11304                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        11304                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data         4677                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         4677                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         1213                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1236                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         5890                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            5913                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         5890                       # number of overall hits
system.cpu.l2cache.overall_hits::total           5913                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         5916                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         5916                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          299                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data         1286                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1585                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          299                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         7202                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          7501                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          299                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         7202                       # number of overall misses
system.cpu.l2cache.overall_misses::total         7501                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    458010500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    458010500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26179500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data    104734500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    130914000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     26179500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    562745000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    588924500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     26179500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    562745000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    588924500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        11304                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        11304                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data        10593                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        10593                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          322                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         2499                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         2821                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          322                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data        13092                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        13414                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          322                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data        13092                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        13414                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.558482                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.558482                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.928571                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.514606                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.561857                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.928571                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.550107                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.559192                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.928571                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.550107                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.559192                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77418.948614                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77418.948614                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87556.856187                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81442.068429                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82595.583596                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 87556.856187                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78137.322966                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78512.798294                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 87556.856187                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78137.322966                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78512.798294                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         5916                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         5916                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          298                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1281                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1579                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          298                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         7197                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         7495                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          298                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         7197                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         7495                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    398850500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    398850500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23128000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     91538000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    114666000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     23128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    490388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    513516500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     23128000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    490388500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    513516500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.558482                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.558482                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.925466                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512605                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.559731                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.925466                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.549725                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.558745                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.925466                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.549725                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.558745                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67418.948614                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67418.948614                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77610.738255                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71458.235753                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72619.379354                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 77610.738255                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68137.904683                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68514.543029                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 77610.738255                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68137.904683                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68514.543029                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests          26001                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        12602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2818                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11304                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1283                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              10593                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             10593                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2821                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        38762                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   39412                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      1561280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1581760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              13414                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003429                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.058462                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    13368     99.66%     99.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      0.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                13414                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             35608500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              800499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32730494                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          7494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10822915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1578                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5916                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1578                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port        14988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       479616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  479616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7494                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3747000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           20398750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
