
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


--entity dectobin is
--port(
--    A: in std_logic_vector(1 downto 0);
--    B: out std_logic_vector (3 downto 0));
--end entity;


--architecture behavioral of dectobin is


--begin
--    p1:process(A)
--    begin
--        case A is
--            when "00" =>
--                B <= "1110";
--            when "01" =>
--                B <= "1101";
--            when "10" =>
--                B <= "1011";
--            when "11" =>
--                B <= "0111";
--         end case;                   
    
--    end process p1;

--end architecture behavioral;
