{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693334748849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693334748849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:45:48 2023 " "Processing started: Tue Aug 29 15:45:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693334748849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693334748849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PongGameVHDL -c PongGameVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PongGameVHDL -c PongGameVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693334748849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693334749328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ponggamevhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ponggamevhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PongGameVHDL-rtl " "Found design unit 1: PongGameVHDL-rtl" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""} { "Info" "ISGN_ENTITY_NAME" "1 PongGameVHDL " "Found entity 1: PongGameVHDL" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formelements.vhd 2 1 " "Found 2 design units, including 1 entities, in source file formelements.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 formElements-arc " "Found design unit 1: formElements-arc" {  } { { "formElements.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formElements.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""} { "Info" "ISGN_ENTITY_NAME" "1 formElements " "Found entity 1: formElements" {  } { { "formElements.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formElements.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclk-SYN " "Found design unit 1: altclk-SYN" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749717 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_frequencia-arc_Divider " "Found design unit 1: Divisor_frequencia-arc_Divider" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_frequencia " "Found entity 1: Divisor_frequencia" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_pkg " "Found design unit 1: componentes_pkg" {  } { { "componentes_pkg.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/componentes_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formdetails.vhd 2 1 " "Found 2 design units, including 1 entities, in source file formdetails.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 formDetails-arc " "Found design unit 1: formDetails-arc" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""} { "Info" "ISGN_ENTITY_NAME" "1 formDetails " "Found entity 1: formDetails" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/replace words.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/replace words.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693334749726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PongGameVHDL " "Elaborating entity \"PongGameVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693334749755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movclk PongGameVHDL.vhd(111) " "Verilog HDL or VHDL warning at PongGameVHDL.vhd(111): object \"movclk\" assigned a value but never read" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(187) " "VHDL Process Statement warning at PongGameVHDL.vhd(187): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra1_HSTART PongGameVHDL.vhd(185) " "VHDL Process Statement warning at PongGameVHDL.vhd(185): inferring latch(es) for signal or variable \"barra1_HSTART\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra1_HEND PongGameVHDL.vhd(185) " "VHDL Process Statement warning at PongGameVHDL.vhd(185): inferring latch(es) for signal or variable \"barra1_HEND\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(208) " "VHDL Process Statement warning at PongGameVHDL.vhd(208): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra2_HSTART PongGameVHDL.vhd(206) " "VHDL Process Statement warning at PongGameVHDL.vhd(206): inferring latch(es) for signal or variable \"barra2_HSTART\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra2_HEND PongGameVHDL.vhd(206) " "VHDL Process Statement warning at PongGameVHDL.vhd(206): inferring latch(es) for signal or variable \"barra2_HEND\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "veloci_bola PongGameVHDL.vhd(227) " "VHDL Process Statement warning at PongGameVHDL.vhd(227): inferring latch(es) for signal or variable \"veloci_bola\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "veloci_barras PongGameVHDL.vhd(227) " "VHDL Process Statement warning at PongGameVHDL.vhd(227): inferring latch(es) for signal or variable \"veloci_barras\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(247) " "VHDL Process Statement warning at PongGameVHDL.vhd(247): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[0\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[0\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[1\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[1\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[2\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[2\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[3\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[3\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[0\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[0\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[1\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[1\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[2\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[2\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[3\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[3\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[0\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[0\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[1\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[1\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[2\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[2\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[3\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[3\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[4\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[4\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[5\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[5\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[6\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[6\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[7\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[7\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[8\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[8\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[9\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[9\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[10\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[10\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[0\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[0\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749771 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[1\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[1\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[2\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[2\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[3\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[3\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[4\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[4\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[5\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[5\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[6\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[6\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[7\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[7\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[8\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[8\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[9\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[9\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[10\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[10\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[0\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[0\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[1\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[1\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[2\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[2\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[3\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[3\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[4\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[4\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[5\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[5\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[6\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[6\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[7\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[7\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[8\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[8\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[9\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[9\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[10\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[10\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[0\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[0\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[1\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[1\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[2\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[2\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[3\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[3\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[4\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[4\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[5\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[5\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[6\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[6\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[7\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[7\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[8\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[8\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[9\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[9\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[10\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[10\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_frequencia Divisor_frequencia:CLKM_MAKING " "Elaborating entity \"Divisor_frequencia\" for hierarchy \"Divisor_frequencia:CLKM_MAKING\"" {  } { { "PongGameVHDL.vhd" "CLKM_MAKING" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749776 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TIMECONST2 Divisor_frequencia.vhd(15) " "VHDL Signal Declaration warning at Divisor_frequencia.vhd(15): used explicit default value for signal \"TIMECONST2\" because signal was never assigned a value" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1693334749776 "|PongGameVHDL|Divisor_frequencia:CLKM_MAKING"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:CLKM_M " "Elaborating entity \"altclk\" for hierarchy \"altclk:CLKM_M\"" {  } { { "PongGameVHDL.vhd" "CLKM_M" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:CLKM_M\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:CLKM_M\|altpll:altpll_component\"" {  } { { "altclk.vhd" "altpll_component" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:CLKM_M\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:CLKM_M\|altpll:altpll_component\"" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:CLKM_M\|altpll:altpll_component " "Instantiated megafunction \"altclk:CLKM_M\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""}  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1693334749812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:teclado " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:teclado\"" {  } { { "PongGameVHDL.vhd" "teclado" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formElements formElements:barra_1 " "Elaborating entity \"formElements\" for hierarchy \"formElements:barra_1\"" {  } { { "PongGameVHDL.vhd" "barra_1" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formDetails formDetails:bordas " "Elaborating entity \"formDetails\" for hierarchy \"formDetails:bordas\"" {  } { { "PongGameVHDL.vhd" "bordas" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693334749829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(482) " "VHDL Process Statement warning at formDetails.vhd(482): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(483) " "VHDL Process Statement warning at formDetails.vhd(483): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(485) " "VHDL Process Statement warning at formDetails.vhd(485): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(486) " "VHDL Process Statement warning at formDetails.vhd(486): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(488) " "VHDL Process Statement warning at formDetails.vhd(488): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(489) " "VHDL Process Statement warning at formDetails.vhd(489): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(491) " "VHDL Process Statement warning at formDetails.vhd(491): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(492) " "VHDL Process Statement warning at formDetails.vhd(492): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(496) " "VHDL Process Statement warning at formDetails.vhd(496): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(497) " "VHDL Process Statement warning at formDetails.vhd(497): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(499) " "VHDL Process Statement warning at formDetails.vhd(499): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(500) " "VHDL Process Statement warning at formDetails.vhd(500): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749834 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(502) " "VHDL Process Statement warning at formDetails.vhd(502): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(503) " "VHDL Process Statement warning at formDetails.vhd(503): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(505) " "VHDL Process Statement warning at formDetails.vhd(505): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(506) " "VHDL Process Statement warning at formDetails.vhd(506): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(510) " "VHDL Process Statement warning at formDetails.vhd(510): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(511) " "VHDL Process Statement warning at formDetails.vhd(511): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(513) " "VHDL Process Statement warning at formDetails.vhd(513): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(514) " "VHDL Process Statement warning at formDetails.vhd(514): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(516) " "VHDL Process Statement warning at formDetails.vhd(516): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(517) " "VHDL Process Statement warning at formDetails.vhd(517): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749837 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(521) " "VHDL Process Statement warning at formDetails.vhd(521): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(522) " "VHDL Process Statement warning at formDetails.vhd(522): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(524) " "VHDL Process Statement warning at formDetails.vhd(524): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(525) " "VHDL Process Statement warning at formDetails.vhd(525): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(527) " "VHDL Process Statement warning at formDetails.vhd(527): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(528) " "VHDL Process Statement warning at formDetails.vhd(528): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(530) " "VHDL Process Statement warning at formDetails.vhd(530): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(531) " "VHDL Process Statement warning at formDetails.vhd(531): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(533) " "VHDL Process Statement warning at formDetails.vhd(533): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(534) " "VHDL Process Statement warning at formDetails.vhd(534): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(538) " "VHDL Process Statement warning at formDetails.vhd(538): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(539) " "VHDL Process Statement warning at formDetails.vhd(539): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749838 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(541) " "VHDL Process Statement warning at formDetails.vhd(541): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(542) " "VHDL Process Statement warning at formDetails.vhd(542): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(544) " "VHDL Process Statement warning at formDetails.vhd(544): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(545) " "VHDL Process Statement warning at formDetails.vhd(545): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(549) " "VHDL Process Statement warning at formDetails.vhd(549): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(550) " "VHDL Process Statement warning at formDetails.vhd(550): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(552) " "VHDL Process Statement warning at formDetails.vhd(552): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(553) " "VHDL Process Statement warning at formDetails.vhd(553): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(555) " "VHDL Process Statement warning at formDetails.vhd(555): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(556) " "VHDL Process Statement warning at formDetails.vhd(556): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(560) " "VHDL Process Statement warning at formDetails.vhd(560): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(561) " "VHDL Process Statement warning at formDetails.vhd(561): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749839 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(563) " "VHDL Process Statement warning at formDetails.vhd(563): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(564) " "VHDL Process Statement warning at formDetails.vhd(564): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(566) " "VHDL Process Statement warning at formDetails.vhd(566): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(567) " "VHDL Process Statement warning at formDetails.vhd(567): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(569) " "VHDL Process Statement warning at formDetails.vhd(569): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(570) " "VHDL Process Statement warning at formDetails.vhd(570): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(574) " "VHDL Process Statement warning at formDetails.vhd(574): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(575) " "VHDL Process Statement warning at formDetails.vhd(575): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(577) " "VHDL Process Statement warning at formDetails.vhd(577): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(578) " "VHDL Process Statement warning at formDetails.vhd(578): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(580) " "VHDL Process Statement warning at formDetails.vhd(580): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(581) " "VHDL Process Statement warning at formDetails.vhd(581): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749840 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(583) " "VHDL Process Statement warning at formDetails.vhd(583): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(584) " "VHDL Process Statement warning at formDetails.vhd(584): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(588) " "VHDL Process Statement warning at formDetails.vhd(588): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(589) " "VHDL Process Statement warning at formDetails.vhd(589): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(591) " "VHDL Process Statement warning at formDetails.vhd(591): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(592) " "VHDL Process Statement warning at formDetails.vhd(592): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693334749841 "|PongGameVHDL|formDetails:bordas"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 117 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 584 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693334755536 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693334755536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693334756951 "|PongGameVHDL|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693334756951 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[9\] Low " "Register bola_HSTART\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[8\] High " "Register bola_HSTART\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[6\] High " "Register bola_HSTART\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[5\] High " "Register bola_HSTART\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[4\] High " "Register bola_HSTART\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[2\] High " "Register bola_HSTART\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[0\] High " "Register bola_HSTART\[0\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[9\] Low " "Register bola_HEND\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[8\] High " "Register bola_HEND\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[6\] High " "Register bola_HEND\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[5\] High " "Register bola_HEND\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[4\] High " "Register bola_HEND\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[2\] High " "Register bola_HEND\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[9\] Low " "Register bola_VSTART\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[8\] High " "Register bola_VSTART\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[7\] High " "Register bola_VSTART\[7\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[6\] High " "Register bola_VSTART\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[5\] High " "Register bola_VSTART\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[4\] High " "Register bola_VSTART\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[2\] High " "Register bola_VSTART\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[9\] Low " "Register bola_VEND\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[8\] High " "Register bola_VEND\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[7\] High " "Register bola_VEND\[7\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[6\] High " "Register bola_VEND\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[5\] High " "Register bola_VEND\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[4\] High " "Register bola_VEND\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[2\] High " "Register bola_VEND\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693334756963 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1693334756963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693334761966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693334761966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1817 " "Implemented 1817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693334762207 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693334762207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1764 " "Implemented 1764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693334762207 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1693334762207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693334762207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693334762244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:46:02 2023 " "Processing ended: Tue Aug 29 15:46:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693334762244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693334762244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693334762244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693334762244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693334763528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693334763528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:46:03 2023 " "Processing started: Tue Aug 29 15:46:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693334763528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693334763528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PongGameVHDL -c PongGameVHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PongGameVHDL -c PongGameVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693334763528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693334763590 ""}
{ "Info" "0" "" "Project  = PongGameVHDL" {  } {  } 0 0 "Project  = PongGameVHDL" 0 0 "Fitter" 0 0 1693334763590 ""}
{ "Info" "0" "" "Revision = PongGameVHDL" {  } {  } 0 0 "Revision = PongGameVHDL" 0 0 "Fitter" 0 0 1693334763590 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1693334763715 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PongGameVHDL EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PongGameVHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693334763731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693334763747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693334763747 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altclk:CLKM_M\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altclk:CLKM_M\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altclk:CLKM_M\|altpll:altpll_component\|_clk0 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for altclk:CLKM_M\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1693334763778 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1693334763778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693334763809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693334763825 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693334764249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693334764249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693334764249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 2747 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693334764249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 2748 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693334764249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 2749 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693334764249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693334764249 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1693334764532 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PongGameVHDL.sdc " "Synopsys Design Constraints File file not found: 'PongGameVHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693334764546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693334764546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693334764548 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693334764548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altclk:CLKM_M\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node altclk:CLKM_M\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altclk:CLKM_M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693334764611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693334764611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "Automatically promoted node Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp~0 " "Destination node Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp~0" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Divisor_frequencia:CLKM_MAKING|clk_inimigo_temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Divisor_frequencia:CLKM_MAKING|clk_inimigo_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693334764611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|count_idle[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693334764611 ""}  } { { "debounce.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/debounce.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:teclado|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693334764611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[1\] " "Destination node VPixel\[1\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[2\] " "Destination node VPixel\[2\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[3\] " "Destination node VPixel\[3\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[4\] " "Destination node VPixel\[4\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[5\] " "Destination node VPixel\[5\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[6\] " "Destination node VPixel\[6\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[7\] " "Destination node VPixel\[7\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[8\] " "Destination node VPixel\[8\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[9\] " "Destination node VPixel\[9\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VPixel\[10\] " "Destination node VPixel\[10\]" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VPixel[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693334764617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1693334764617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693334764617 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693334764617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693334764768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693334764768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693334764768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693334764768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693334764783 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693334764783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693334764783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693334764783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693334764815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1693334764815 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693334764815 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altclk:CLKM_M\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "PLL \"altclk:CLKM_M\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 128 0 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 31 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1693334764848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693334764862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693334766472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693334767225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693334767244 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693334770062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693334770062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693334770250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693334771878 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693334771878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693334773540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693334773540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693334773540 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693334773571 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693334773587 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_new 0 " "Pin \"ascii_new\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[0\] 0 " "Pin \"ascii_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[1\] 0 " "Pin \"ascii_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[2\] 0 " "Pin \"ascii_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[3\] 0 " "Pin \"ascii_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[4\] 0 " "Pin \"ascii_code\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[5\] 0 " "Pin \"ascii_code\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ascii_code\[6\] 0 " "Pin \"ascii_code\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693334773618 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1693334773618 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693334773931 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693334773993 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693334774353 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693334774635 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1693334774745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/output_files/PongGameVHDL.fit.smsg " "Generated suppressed messages file C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/output_files/PongGameVHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693334774902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693334775342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:46:15 2023 " "Processing ended: Tue Aug 29 15:46:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693334775342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693334775342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693334775342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693334775342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693334776263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693334776263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:46:16 2023 " "Processing started: Tue Aug 29 15:46:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693334776263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693334776263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PongGameVHDL -c PongGameVHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PongGameVHDL -c PongGameVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693334776263 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1693334777466 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693334777584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693334778095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:46:18 2023 " "Processing ended: Tue Aug 29 15:46:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693334778095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693334778095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693334778095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693334778095 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693334778709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693334779070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:46:18 2023 " "Processing started: Tue Aug 29 15:46:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693334779070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693334779070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PongGameVHDL -c PongGameVHDL " "Command: quartus_sta PongGameVHDL -c PongGameVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693334779070 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1693334779133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693334779262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693334779290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693334779290 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1693334779399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PongGameVHDL.sdc " "Synopsys Design Constraints File file not found: 'PongGameVHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1693334779432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_27 clk_27 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_27 clk_27" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLKM_M\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{CLKM_M\|altpll_component\|pll\|clk\[0\]\} \{CLKM_M\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{CLKM_M\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{CLKM_M\|altpll_component\|pll\|clk\[0\]\} \{CLKM_M\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " "create_clock -period 1.000 -name Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1693334779447 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1693334779462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693334779478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.999 " "Worst-case setup slack is -7.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.999      -186.193 clk  " "   -7.999      -186.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.937      -448.545 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "   -5.937      -448.545 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.577       -74.638 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "   -5.577       -74.638 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.087         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.537 " "Worst-case hold slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537       -19.265 clk  " "   -2.537       -19.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102        -0.102 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "   -0.102        -0.102 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.323         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "    0.391         0.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693334779493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693334779493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 clk  " "   -1.380       -76.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -102.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "   -0.500      -102.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.500       -11.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.629         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "    3.629         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 clk_27  " "   18.518         0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779509 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1693334779667 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1693334779667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693334779714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.979 " "Worst-case setup slack is -2.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979       -41.984 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "   -2.979       -41.984 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921       -51.751 clk  " "   -2.921       -51.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085      -150.021 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "   -2.085      -150.021 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.422         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580       -13.880 clk  " "   -1.580       -13.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "    0.065         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "    0.215         0.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.243         0.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693334779745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693334779745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 clk  " "   -1.380       -76.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -102.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp  " "   -0.500      -102.000 Divisor_frequencia:CLKM_MAKING\|clk_inimigo_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.500       -11.000 ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.629         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\]  " "    3.629         0.000 CLKM_M\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 clk_27  " "   18.518         0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693334779745 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1693334779934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693334779981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693334779981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693334780091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:46:20 2023 " "Processing ended: Tue Aug 29 15:46:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693334780091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693334780091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693334780091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693334780091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693334780754 ""}
