#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 21 06:11:42 2016
# Process ID: 64592
# Current directory: C:/Users/Ben/Desktop/HardwareProject2/registerFile/registerFile.runs/synth_1
# Command line: vivado.exe -log thirtytwobit_adder.vds -mode batch -messageDb vivado.pb -notrace -source thirtytwobit_adder.tcl
# Log file: C:/Users/Ben/Desktop/HardwareProject2/registerFile/registerFile.runs/synth_1/thirtytwobit_adder.vds
# Journal file: C:/Users/Ben/Desktop/HardwareProject2/registerFile/registerFile.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source thirtytwobit_adder.tcl -notrace
Command: synth_design -top thirtytwobit_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 257.945 ; gain = 86.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'thirtytwobit_adder' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:25]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder0' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:42]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder1' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:43]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder2' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:44]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder3' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder4' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:46]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder5' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder6' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder7' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:49]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder8' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder9' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder10' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder11' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder12' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder13' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:55]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder14' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:56]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder15' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:57]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder16' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:58]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder17' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:59]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder18' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:60]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder19' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:61]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder20' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:62]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder21' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:63]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder22' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:64]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder23' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:65]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder24' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:66]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder25' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:67]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder26' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:68]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder27' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:69]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder28' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:70]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder29' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:71]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder30' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:72]
INFO: [Synth 8-637] synthesizing blackbox instance 'b_adder31' of component 'FULL_ADDER' [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'thirtytwobit_adder' (1#1) [C:/Users/Ben/Desktop/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/32bit_adder.vhd:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 295.297 ; gain = 123.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 295.297 ; gain = 123.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 295.297 ; gain = 123.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 295.297 ; gain = 123.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 406.438 ; gain = 234.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 407.684 ; gain = 235.984

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |FULL_ADDER    |        32|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |FULL_ADDER_bbox    |     1|
|2     |FULL_ADDER_bbox_0  |     1|
|3     |FULL_ADDER_bbox_1  |     1|
|4     |FULL_ADDER_bbox_10 |     1|
|5     |FULL_ADDER_bbox_11 |     1|
|6     |FULL_ADDER_bbox_12 |     1|
|7     |FULL_ADDER_bbox_13 |     1|
|8     |FULL_ADDER_bbox_14 |     1|
|9     |FULL_ADDER_bbox_15 |     1|
|10    |FULL_ADDER_bbox_16 |     1|
|11    |FULL_ADDER_bbox_17 |     1|
|12    |FULL_ADDER_bbox_18 |     1|
|13    |FULL_ADDER_bbox_19 |     1|
|14    |FULL_ADDER_bbox_2  |     1|
|15    |FULL_ADDER_bbox_20 |     1|
|16    |FULL_ADDER_bbox_21 |     1|
|17    |FULL_ADDER_bbox_22 |     1|
|18    |FULL_ADDER_bbox_23 |     1|
|19    |FULL_ADDER_bbox_24 |     1|
|20    |FULL_ADDER_bbox_25 |     1|
|21    |FULL_ADDER_bbox_26 |     1|
|22    |FULL_ADDER_bbox_27 |     1|
|23    |FULL_ADDER_bbox_28 |     1|
|24    |FULL_ADDER_bbox_29 |     1|
|25    |FULL_ADDER_bbox_3  |     1|
|26    |FULL_ADDER_bbox_30 |     1|
|27    |FULL_ADDER_bbox_4  |     1|
|28    |FULL_ADDER_bbox_5  |     1|
|29    |FULL_ADDER_bbox_6  |     1|
|30    |FULL_ADDER_bbox_7  |     1|
|31    |FULL_ADDER_bbox_8  |     1|
|32    |FULL_ADDER_bbox_9  |     1|
|33    |IBUF               |    64|
|34    |OBUF               |    33|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   161|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 407.684 ; gain = 219.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 407.684 ; gain = 235.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 472.797 ; gain = 284.438
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 472.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 06:12:05 2016...
