

================================================================
== Vitis HLS Report for 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s'
================================================================
* Date:           Wed Feb 24 15:49:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_1_VITIS_LOOP_130_2  |        ?|        ?|        23|          5|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 5, D = 23, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 30 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 7 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 31 [1/1] (1.09ns)   --->   "%skip3_4 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3" [./dma.h:124->deform.cpp:97]   --->   Operation 31 'read' 'skip3_4' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (1.09ns)   --->   "%batchD = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln93_1_loc"   --->   Operation 32 'read' 'batchD' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.09ns)   --->   "%OCIC = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %ret_V_cast_loc"   --->   Operation 33 'read' 'OCIC' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cast = zext i32 %batchD"   --->   Operation 34 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cast1 = zext i12 %OCIC"   --->   Operation 35 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [5/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 36 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 37 [4/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 38 [3/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 38 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 39 [2/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 39 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.48ns)   --->   "%br_ln129 = br void" [./dma.h:129->deform.cpp:97]   --->   Operation 46 'br' 'br_ln129' <Predicate = true> <Delay = 0.48>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i44 0, void %entry, i44 %add_ln129, void %.split2._crit_edge.i.i" [./dma.h:129->deform.cpp:97]   --->   Operation 47 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i12 0, void %entry, i12 %add_ln130, void %.split2._crit_edge.i.i" [./dma.h:130->deform.cpp:97]   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.25ns)   --->   "%add_ln129 = add i44 %indvar_flatten, i44 1" [./dma.h:129->deform.cpp:97]   --->   Operation 49 'add' 'add_ln129' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (1.29ns)   --->   "%icmp_ln129 = icmp_eq  i44 %indvar_flatten, i44 %bound" [./dma.h:129->deform.cpp:97]   --->   Operation 50 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %._crit_edge.loopexit.i.i, void %.exit" [./dma.h:129->deform.cpp:97]   --->   Operation 51 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln130 = icmp_eq  i12 %i, i12 %OCIC" [./dma.h:130->deform.cpp:97]   --->   Operation 52 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.43ns)   --->   "%select_ln129 = select i1 %icmp_ln130, i12 0, i12 %i" [./dma.h:129->deform.cpp:97]   --->   Operation 53 'select' 'select_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %skip3_4, void %.split.0.i.i, void %.split2._crit_edge.i.i" [./dma.h:132->deform.cpp:97]   --->   Operation 54 'br' 'br_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_129_1_VITIS_LOOP_130_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i12 %select_ln129" [./dma.h:130->deform.cpp:97]   --->   Operation 56 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:130->deform.cpp:97]   --->   Operation 57 'specpipeline' 'specpipeline_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./dma.h:130->deform.cpp:97]   --->   Operation 58 'specloopname' 'specloopname_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl_i_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %select_ln129, i3 0" [./dma.h:129->deform.cpp:97]   --->   Operation 59 'bitconcatenate' 'p_shl_i_i' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl_cast3_i_i = zext i15 %p_shl_i_i" [./dma.h:129->deform.cpp:97]   --->   Operation 60 'zext' 'p_shl_cast3_i_i' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (1.00ns)   --->   "%empty = add i16 %p_shl_cast3_i_i, i16 %zext_ln130" [./dma.h:129->deform.cpp:97]   --->   Operation 61 'add' 'empty' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 62 [20/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 62 'urem' 'urem_ln134' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 63 [19/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 63 'urem' 'urem_ln134' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 64 [18/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 64 'urem' 'urem_ln134' <Predicate = (!icmp_ln129 & !skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.96ns)   --->   "%add_ln130 = add i12 %select_ln129, i12 1" [./dma.h:130->deform.cpp:97]   --->   Operation 65 'add' 'add_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 67 [17/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 67 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 68 [16/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 68 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 69 [15/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 69 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.75>
ST_15 : Operation 70 [14/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 70 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 71 [13/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 71 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 72 [12/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 72 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.75>
ST_18 : Operation 73 [11/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 73 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 74 [10/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 74 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 75 [9/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 75 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln134_2 = add i16 %empty, i16 3" [./dma.h:134->deform.cpp:97]   --->   Operation 76 'add' 'add_ln134_2' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln134_13 = zext i16 %add_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 77 'zext' 'zext_ln134_13' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_20 : Operation 78 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 78 'mul' 'mul_ln134_3' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 79 [1/1] (1.01ns)   --->   "%add_ln134_3 = add i16 %empty, i16 4" [./dma.h:134->deform.cpp:97]   --->   Operation 79 'add' 'add_ln134_3' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln134_14 = zext i16 %add_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 80 'zext' 'zext_ln134_14' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_20 : Operation 81 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 81 'mul' 'mul_ln134_4' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.75>
ST_21 : Operation 82 [8/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 82 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 83 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 83 'mul' 'mul_ln134_3' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 84 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 84 'mul' 'mul_ln134_4' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 85 [1/1] (1.01ns)   --->   "%add_ln134_4 = add i16 %empty, i16 5" [./dma.h:134->deform.cpp:97]   --->   Operation 85 'add' 'add_ln134_4' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln134_15 = zext i16 %add_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 86 'zext' 'zext_ln134_15' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_21 : Operation 87 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 87 'mul' 'mul_ln134_5' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 88 [1/1] (1.01ns)   --->   "%add_ln134_5 = add i16 %empty, i16 6" [./dma.h:134->deform.cpp:97]   --->   Operation 88 'add' 'add_ln134_5' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln134_16 = zext i16 %add_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 89 'zext' 'zext_ln134_16' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_21 : Operation 90 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 90 'mul' 'mul_ln134_6' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.75>
ST_22 : Operation 91 [7/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 91 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 92 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 92 'mul' 'mul_ln134_3' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 93 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 93 'mul' 'mul_ln134_4' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 94 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 94 'mul' 'mul_ln134_5' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 95 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 95 'mul' 'mul_ln134_6' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln134_6 = add i16 %empty, i16 7" [./dma.h:134->deform.cpp:97]   --->   Operation 96 'add' 'add_ln134_6' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln134_17 = zext i16 %add_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 97 'zext' 'zext_ln134_17' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_22 : Operation 98 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 98 'mul' 'mul_ln134_7' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 99 [1/1] (1.01ns)   --->   "%add_ln134_7 = add i16 %empty, i16 8" [./dma.h:134->deform.cpp:97]   --->   Operation 99 'add' 'add_ln134_7' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln134_18 = zext i16 %add_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 100 'zext' 'zext_ln134_18' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_22 : Operation 101 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 101 'mul' 'mul_ln134_8' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.75>
ST_23 : Operation 102 [6/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 102 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln134_10 = zext i16 %empty" [./dma.h:134->deform.cpp:97]   --->   Operation 103 'zext' 'zext_ln134_10' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 104 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134 = mul i33 %zext_ln134_10, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 104 'mul' 'mul_ln134' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln134 = add i16 %empty, i16 1" [./dma.h:134->deform.cpp:97]   --->   Operation 105 'add' 'add_ln134' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln134_1 = add i16 %empty, i16 2" [./dma.h:134->deform.cpp:97]   --->   Operation 106 'add' 'add_ln134_1' <Predicate = (!skip3_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 107 'mul' 'mul_ln134_3' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_3, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 108 'partselect' 'tmp_92' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i13 %tmp_92" [./dma.h:134->deform.cpp:97]   --->   Operation 109 'zext' 'zext_ln134_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_3 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 110 'getelementptr' 'k3_buffer_V_3_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 111 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_3 = load i6 %k3_buffer_V_3_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 111 'load' 'k3_buffer_V_3_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_3 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 112 'getelementptr' 'k3_buffer_V_4_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 113 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_3 = load i6 %k3_buffer_V_4_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 113 'load' 'k3_buffer_V_4_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_3 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 114 'getelementptr' 'k3_buffer_V_5_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 115 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_3 = load i6 %k3_buffer_V_5_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 115 'load' 'k3_buffer_V_5_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_3 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 116 'getelementptr' 'k3_buffer_V_6_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 117 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_3 = load i6 %k3_buffer_V_6_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 117 'load' 'k3_buffer_V_6_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_3 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 118 'getelementptr' 'k3_buffer_V_7_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 119 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_3 = load i6 %k3_buffer_V_7_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 119 'load' 'k3_buffer_V_7_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_3 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 120 'getelementptr' 'k3_buffer_V_8_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 121 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_3 = load i6 %k3_buffer_V_8_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 121 'load' 'k3_buffer_V_8_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_3 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 122 'getelementptr' 'k3_buffer_V_0_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 123 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_3 = load i6 %k3_buffer_V_0_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 123 'load' 'k3_buffer_V_0_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_3 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 124 'getelementptr' 'k3_buffer_V_1_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 125 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_3 = load i6 %k3_buffer_V_1_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 125 'load' 'k3_buffer_V_1_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_3 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_4" [./dma.h:134->deform.cpp:97]   --->   Operation 126 'getelementptr' 'k3_buffer_V_2_addr_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 127 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_3 = load i6 %k3_buffer_V_2_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 127 'load' 'k3_buffer_V_2_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 128 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 128 'mul' 'mul_ln134_4' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_4, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 129 'partselect' 'tmp_93' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln134_5 = zext i13 %tmp_93" [./dma.h:134->deform.cpp:97]   --->   Operation 130 'zext' 'zext_ln134_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_4 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 131 'getelementptr' 'k3_buffer_V_4_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 132 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_4 = load i6 %k3_buffer_V_4_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 132 'load' 'k3_buffer_V_4_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_4 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 133 'getelementptr' 'k3_buffer_V_5_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 134 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_4 = load i6 %k3_buffer_V_5_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 134 'load' 'k3_buffer_V_5_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_4 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 135 'getelementptr' 'k3_buffer_V_6_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 136 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_4 = load i6 %k3_buffer_V_6_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 136 'load' 'k3_buffer_V_6_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_4 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 137 'getelementptr' 'k3_buffer_V_7_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 138 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_4 = load i6 %k3_buffer_V_7_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 138 'load' 'k3_buffer_V_7_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_4 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 139 'getelementptr' 'k3_buffer_V_8_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 140 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_4 = load i6 %k3_buffer_V_8_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 140 'load' 'k3_buffer_V_8_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_4 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 141 'getelementptr' 'k3_buffer_V_0_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 142 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_4 = load i6 %k3_buffer_V_0_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 142 'load' 'k3_buffer_V_0_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_4 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 143 'getelementptr' 'k3_buffer_V_1_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 144 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_4 = load i6 %k3_buffer_V_1_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 144 'load' 'k3_buffer_V_1_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_4 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 145 'getelementptr' 'k3_buffer_V_2_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 146 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_4 = load i6 %k3_buffer_V_2_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 146 'load' 'k3_buffer_V_2_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_4 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_5" [./dma.h:134->deform.cpp:97]   --->   Operation 147 'getelementptr' 'k3_buffer_V_3_addr_4' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_23 : Operation 148 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_4 = load i6 %k3_buffer_V_3_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 148 'load' 'k3_buffer_V_3_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_23 : Operation 149 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 149 'mul' 'mul_ln134_5' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 150 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 150 'mul' 'mul_ln134_6' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 151 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 151 'mul' 'mul_ln134_7' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 152 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 152 'mul' 'mul_ln134_8' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.75>
ST_24 : Operation 153 [5/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 153 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134 = mul i33 %zext_ln134_10, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 154 'mul' 'mul_ln134' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln134_11 = zext i16 %add_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 155 'zext' 'zext_ln134_11' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 156 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 156 'mul' 'mul_ln134_1' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln134_12 = zext i16 %add_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 157 'zext' 'zext_ln134_12' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 158 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 158 'mul' 'mul_ln134_2' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 159 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_3 = load i6 %k3_buffer_V_3_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 159 'load' 'k3_buffer_V_3_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 160 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_3 = load i6 %k3_buffer_V_4_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 160 'load' 'k3_buffer_V_4_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 161 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_3 = load i6 %k3_buffer_V_5_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 161 'load' 'k3_buffer_V_5_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 162 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_3 = load i6 %k3_buffer_V_6_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 162 'load' 'k3_buffer_V_6_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 163 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_3 = load i6 %k3_buffer_V_7_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 163 'load' 'k3_buffer_V_7_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 164 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_3 = load i6 %k3_buffer_V_8_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 164 'load' 'k3_buffer_V_8_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 165 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_3 = load i6 %k3_buffer_V_0_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 165 'load' 'k3_buffer_V_0_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 166 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_3 = load i6 %k3_buffer_V_1_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 166 'load' 'k3_buffer_V_1_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 167 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_3 = load i6 %k3_buffer_V_2_addr_3" [./dma.h:134->deform.cpp:97]   --->   Operation 167 'load' 'k3_buffer_V_2_load_3' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 168 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_4 = load i6 %k3_buffer_V_4_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 168 'load' 'k3_buffer_V_4_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 169 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_4 = load i6 %k3_buffer_V_5_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 169 'load' 'k3_buffer_V_5_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 170 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_4 = load i6 %k3_buffer_V_6_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 170 'load' 'k3_buffer_V_6_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 171 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_4 = load i6 %k3_buffer_V_7_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 171 'load' 'k3_buffer_V_7_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 172 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_4 = load i6 %k3_buffer_V_8_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 172 'load' 'k3_buffer_V_8_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 173 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_4 = load i6 %k3_buffer_V_0_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 173 'load' 'k3_buffer_V_0_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 174 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_4 = load i6 %k3_buffer_V_1_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 174 'load' 'k3_buffer_V_1_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 175 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_4 = load i6 %k3_buffer_V_2_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 175 'load' 'k3_buffer_V_2_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 176 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_4 = load i6 %k3_buffer_V_3_addr_4" [./dma.h:134->deform.cpp:97]   --->   Operation 176 'load' 'k3_buffer_V_3_load_4' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 177 'mul' 'mul_ln134_5' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_5, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 178 'partselect' 'tmp_94' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln134_6 = zext i13 %tmp_94" [./dma.h:134->deform.cpp:97]   --->   Operation 179 'zext' 'zext_ln134_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_5 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 180 'getelementptr' 'k3_buffer_V_5_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 181 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_5 = load i6 %k3_buffer_V_5_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 181 'load' 'k3_buffer_V_5_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_5 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 182 'getelementptr' 'k3_buffer_V_6_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 183 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_5 = load i6 %k3_buffer_V_6_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 183 'load' 'k3_buffer_V_6_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_5 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 184 'getelementptr' 'k3_buffer_V_7_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 185 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_5 = load i6 %k3_buffer_V_7_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 185 'load' 'k3_buffer_V_7_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_5 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 186 'getelementptr' 'k3_buffer_V_8_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 187 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_5 = load i6 %k3_buffer_V_8_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 187 'load' 'k3_buffer_V_8_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_5 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 188 'getelementptr' 'k3_buffer_V_0_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 189 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_5 = load i6 %k3_buffer_V_0_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 189 'load' 'k3_buffer_V_0_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_5 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 190 'getelementptr' 'k3_buffer_V_1_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 191 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_5 = load i6 %k3_buffer_V_1_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 191 'load' 'k3_buffer_V_1_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_5 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 192 'getelementptr' 'k3_buffer_V_2_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 193 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_5 = load i6 %k3_buffer_V_2_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 193 'load' 'k3_buffer_V_2_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_5 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 194 'getelementptr' 'k3_buffer_V_3_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 195 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_5 = load i6 %k3_buffer_V_3_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 195 'load' 'k3_buffer_V_3_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_5 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_6" [./dma.h:134->deform.cpp:97]   --->   Operation 196 'getelementptr' 'k3_buffer_V_4_addr_5' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 197 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_5 = load i6 %k3_buffer_V_4_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 197 'load' 'k3_buffer_V_4_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 198 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 198 'mul' 'mul_ln134_6' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_6, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 199 'partselect' 'tmp_95' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln134_7 = zext i13 %tmp_95" [./dma.h:134->deform.cpp:97]   --->   Operation 200 'zext' 'zext_ln134_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_6 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 201 'getelementptr' 'k3_buffer_V_6_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 202 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_6 = load i6 %k3_buffer_V_6_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 202 'load' 'k3_buffer_V_6_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_6 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 203 'getelementptr' 'k3_buffer_V_7_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 204 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_6 = load i6 %k3_buffer_V_7_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 204 'load' 'k3_buffer_V_7_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_6 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 205 'getelementptr' 'k3_buffer_V_8_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 206 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_6 = load i6 %k3_buffer_V_8_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 206 'load' 'k3_buffer_V_8_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_6 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 207 'getelementptr' 'k3_buffer_V_0_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 208 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_6 = load i6 %k3_buffer_V_0_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 208 'load' 'k3_buffer_V_0_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_6 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 209 'getelementptr' 'k3_buffer_V_1_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 210 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_6 = load i6 %k3_buffer_V_1_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 210 'load' 'k3_buffer_V_1_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_6 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 211 'getelementptr' 'k3_buffer_V_2_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 212 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_6 = load i6 %k3_buffer_V_2_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 212 'load' 'k3_buffer_V_2_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_6 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 213 'getelementptr' 'k3_buffer_V_3_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 214 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_6 = load i6 %k3_buffer_V_3_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 214 'load' 'k3_buffer_V_3_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_6 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 215 'getelementptr' 'k3_buffer_V_4_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 216 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_6 = load i6 %k3_buffer_V_4_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 216 'load' 'k3_buffer_V_4_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_6 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_7" [./dma.h:134->deform.cpp:97]   --->   Operation 217 'getelementptr' 'k3_buffer_V_5_addr_6' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_24 : Operation 218 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_6 = load i6 %k3_buffer_V_5_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 218 'load' 'k3_buffer_V_5_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_24 : Operation 219 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 219 'mul' 'mul_ln134_7' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 220 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 220 'mul' 'mul_ln134_8' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.75>
ST_25 : Operation 221 [4/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 221 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134 = mul i33 %zext_ln134_10, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 222 'mul' 'mul_ln134' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 223 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 223 'mul' 'mul_ln134_1' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 224 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 224 'mul' 'mul_ln134_2' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 225 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_5 = load i6 %k3_buffer_V_5_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 225 'load' 'k3_buffer_V_5_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 226 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_5 = load i6 %k3_buffer_V_6_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 226 'load' 'k3_buffer_V_6_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 227 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_5 = load i6 %k3_buffer_V_7_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 227 'load' 'k3_buffer_V_7_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 228 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_5 = load i6 %k3_buffer_V_8_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 228 'load' 'k3_buffer_V_8_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 229 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_5 = load i6 %k3_buffer_V_0_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 229 'load' 'k3_buffer_V_0_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 230 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_5 = load i6 %k3_buffer_V_1_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 230 'load' 'k3_buffer_V_1_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 231 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_5 = load i6 %k3_buffer_V_2_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 231 'load' 'k3_buffer_V_2_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 232 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_5 = load i6 %k3_buffer_V_3_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 232 'load' 'k3_buffer_V_3_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 233 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_5 = load i6 %k3_buffer_V_4_addr_5" [./dma.h:134->deform.cpp:97]   --->   Operation 233 'load' 'k3_buffer_V_4_load_5' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 234 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_6 = load i6 %k3_buffer_V_6_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 234 'load' 'k3_buffer_V_6_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 235 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_6 = load i6 %k3_buffer_V_7_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 235 'load' 'k3_buffer_V_7_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 236 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_6 = load i6 %k3_buffer_V_8_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 236 'load' 'k3_buffer_V_8_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 237 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_6 = load i6 %k3_buffer_V_0_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 237 'load' 'k3_buffer_V_0_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 238 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_6 = load i6 %k3_buffer_V_1_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 238 'load' 'k3_buffer_V_1_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 239 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_6 = load i6 %k3_buffer_V_2_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 239 'load' 'k3_buffer_V_2_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 240 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_6 = load i6 %k3_buffer_V_3_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 240 'load' 'k3_buffer_V_3_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 241 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_6 = load i6 %k3_buffer_V_4_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 241 'load' 'k3_buffer_V_4_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 242 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_6 = load i6 %k3_buffer_V_5_addr_6" [./dma.h:134->deform.cpp:97]   --->   Operation 242 'load' 'k3_buffer_V_5_load_6' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 243 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 243 'mul' 'mul_ln134_7' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_7, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 244 'partselect' 'tmp_96' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln134_8 = zext i13 %tmp_96" [./dma.h:134->deform.cpp:97]   --->   Operation 245 'zext' 'zext_ln134_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_7 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 246 'getelementptr' 'k3_buffer_V_7_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 247 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_7 = load i6 %k3_buffer_V_7_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 247 'load' 'k3_buffer_V_7_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_7 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 248 'getelementptr' 'k3_buffer_V_8_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 249 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_7 = load i6 %k3_buffer_V_8_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 249 'load' 'k3_buffer_V_8_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_7 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 250 'getelementptr' 'k3_buffer_V_0_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 251 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_7 = load i6 %k3_buffer_V_0_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 251 'load' 'k3_buffer_V_0_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_7 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 252 'getelementptr' 'k3_buffer_V_1_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 253 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_7 = load i6 %k3_buffer_V_1_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 253 'load' 'k3_buffer_V_1_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_7 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 254 'getelementptr' 'k3_buffer_V_2_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 255 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_7 = load i6 %k3_buffer_V_2_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 255 'load' 'k3_buffer_V_2_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_7 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 256 'getelementptr' 'k3_buffer_V_3_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 257 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_7 = load i6 %k3_buffer_V_3_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 257 'load' 'k3_buffer_V_3_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_7 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 258 'getelementptr' 'k3_buffer_V_4_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 259 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_7 = load i6 %k3_buffer_V_4_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 259 'load' 'k3_buffer_V_4_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_7 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 260 'getelementptr' 'k3_buffer_V_5_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 261 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_7 = load i6 %k3_buffer_V_5_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 261 'load' 'k3_buffer_V_5_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_7 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_8" [./dma.h:134->deform.cpp:97]   --->   Operation 262 'getelementptr' 'k3_buffer_V_6_addr_7' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 263 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_7 = load i6 %k3_buffer_V_6_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 263 'load' 'k3_buffer_V_6_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 264 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 264 'mul' 'mul_ln134_8' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_8, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 265 'partselect' 'tmp_97' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln134_9 = zext i13 %tmp_97" [./dma.h:134->deform.cpp:97]   --->   Operation 266 'zext' 'zext_ln134_9' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_8 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 267 'getelementptr' 'k3_buffer_V_8_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 268 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_8 = load i6 %k3_buffer_V_8_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 268 'load' 'k3_buffer_V_8_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_8 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 269 'getelementptr' 'k3_buffer_V_0_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 270 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_8 = load i6 %k3_buffer_V_0_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 270 'load' 'k3_buffer_V_0_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_8 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 271 'getelementptr' 'k3_buffer_V_1_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 272 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_8 = load i6 %k3_buffer_V_1_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 272 'load' 'k3_buffer_V_1_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_8 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 273 'getelementptr' 'k3_buffer_V_2_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 274 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_8 = load i6 %k3_buffer_V_2_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 274 'load' 'k3_buffer_V_2_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_8 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 275 'getelementptr' 'k3_buffer_V_3_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 276 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_8 = load i6 %k3_buffer_V_3_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 276 'load' 'k3_buffer_V_3_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_8 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 277 'getelementptr' 'k3_buffer_V_4_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 278 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_8 = load i6 %k3_buffer_V_4_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 278 'load' 'k3_buffer_V_4_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_8 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 279 'getelementptr' 'k3_buffer_V_5_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 280 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_8 = load i6 %k3_buffer_V_5_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 280 'load' 'k3_buffer_V_5_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_8 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 281 'getelementptr' 'k3_buffer_V_6_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 282 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_8 = load i6 %k3_buffer_V_6_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 282 'load' 'k3_buffer_V_6_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_8 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_9" [./dma.h:134->deform.cpp:97]   --->   Operation 283 'getelementptr' 'k3_buffer_V_7_addr_8' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_25 : Operation 284 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_8 = load i6 %k3_buffer_V_7_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 284 'load' 'k3_buffer_V_7_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 1.75>
ST_26 : Operation 285 [3/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 285 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134 = mul i33 %zext_ln134_10, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 286 'mul' 'mul_ln134' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 287 'partselect' 'tmp_89' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i13 %tmp_89" [./dma.h:134->deform.cpp:97]   --->   Operation 288 'zext' 'zext_ln134_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 289 'getelementptr' 'k3_buffer_V_0_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 290 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load = load i6 %k3_buffer_V_0_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 290 'load' 'k3_buffer_V_0_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 291 'getelementptr' 'k3_buffer_V_1_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 292 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load = load i6 %k3_buffer_V_1_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 292 'load' 'k3_buffer_V_1_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 293 'getelementptr' 'k3_buffer_V_2_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 294 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load = load i6 %k3_buffer_V_2_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 294 'load' 'k3_buffer_V_2_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 295 'getelementptr' 'k3_buffer_V_3_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 296 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load = load i6 %k3_buffer_V_3_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 296 'load' 'k3_buffer_V_3_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 297 'getelementptr' 'k3_buffer_V_4_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 298 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load = load i6 %k3_buffer_V_4_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 298 'load' 'k3_buffer_V_4_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 299 'getelementptr' 'k3_buffer_V_5_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 300 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load = load i6 %k3_buffer_V_5_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 300 'load' 'k3_buffer_V_5_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 301 'getelementptr' 'k3_buffer_V_6_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 302 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load = load i6 %k3_buffer_V_6_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 302 'load' 'k3_buffer_V_6_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 303 'getelementptr' 'k3_buffer_V_7_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 304 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load = load i6 %k3_buffer_V_7_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 304 'load' 'k3_buffer_V_7_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_1" [./dma.h:134->deform.cpp:97]   --->   Operation 305 'getelementptr' 'k3_buffer_V_8_addr' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_26 : Operation 306 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load = load i6 %k3_buffer_V_8_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 306 'load' 'k3_buffer_V_8_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 307 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 307 'mul' 'mul_ln134_1' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 308 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 308 'mul' 'mul_ln134_2' <Predicate = (!skip3_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 309 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_7 = load i6 %k3_buffer_V_7_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 309 'load' 'k3_buffer_V_7_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 310 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_7 = load i6 %k3_buffer_V_8_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 310 'load' 'k3_buffer_V_8_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 311 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_7 = load i6 %k3_buffer_V_0_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 311 'load' 'k3_buffer_V_0_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 312 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_7 = load i6 %k3_buffer_V_1_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 312 'load' 'k3_buffer_V_1_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 313 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_7 = load i6 %k3_buffer_V_2_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 313 'load' 'k3_buffer_V_2_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 314 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_7 = load i6 %k3_buffer_V_3_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 314 'load' 'k3_buffer_V_3_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 315 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_7 = load i6 %k3_buffer_V_4_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 315 'load' 'k3_buffer_V_4_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 316 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_7 = load i6 %k3_buffer_V_5_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 316 'load' 'k3_buffer_V_5_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 317 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_7 = load i6 %k3_buffer_V_6_addr_7" [./dma.h:134->deform.cpp:97]   --->   Operation 317 'load' 'k3_buffer_V_6_load_7' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 318 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_8 = load i6 %k3_buffer_V_8_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 318 'load' 'k3_buffer_V_8_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 319 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_8 = load i6 %k3_buffer_V_0_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 319 'load' 'k3_buffer_V_0_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 320 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_8 = load i6 %k3_buffer_V_1_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 320 'load' 'k3_buffer_V_1_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 321 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_8 = load i6 %k3_buffer_V_2_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 321 'load' 'k3_buffer_V_2_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 322 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_8 = load i6 %k3_buffer_V_3_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 322 'load' 'k3_buffer_V_3_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 323 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_8 = load i6 %k3_buffer_V_4_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 323 'load' 'k3_buffer_V_4_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 324 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_8 = load i6 %k3_buffer_V_5_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 324 'load' 'k3_buffer_V_5_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 325 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_8 = load i6 %k3_buffer_V_6_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 325 'load' 'k3_buffer_V_6_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 326 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_8 = load i6 %k3_buffer_V_7_addr_8" [./dma.h:134->deform.cpp:97]   --->   Operation 326 'load' 'k3_buffer_V_7_load_8' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 1.75>
ST_27 : Operation 327 [2/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 327 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 328 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load = load i6 %k3_buffer_V_0_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 328 'load' 'k3_buffer_V_0_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 329 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load = load i6 %k3_buffer_V_1_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 329 'load' 'k3_buffer_V_1_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 330 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load = load i6 %k3_buffer_V_2_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 330 'load' 'k3_buffer_V_2_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 331 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load = load i6 %k3_buffer_V_3_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 331 'load' 'k3_buffer_V_3_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 332 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load = load i6 %k3_buffer_V_4_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 332 'load' 'k3_buffer_V_4_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 333 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load = load i6 %k3_buffer_V_5_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 333 'load' 'k3_buffer_V_5_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 334 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load = load i6 %k3_buffer_V_6_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 334 'load' 'k3_buffer_V_6_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 335 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load = load i6 %k3_buffer_V_7_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 335 'load' 'k3_buffer_V_7_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 336 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load = load i6 %k3_buffer_V_8_addr" [./dma.h:134->deform.cpp:97]   --->   Operation 336 'load' 'k3_buffer_V_8_load' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 337 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 337 'mul' 'mul_ln134_1' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_1, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 338 'partselect' 'tmp_90' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i13 %tmp_90" [./dma.h:134->deform.cpp:97]   --->   Operation 339 'zext' 'zext_ln134_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_1 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 340 'getelementptr' 'k3_buffer_V_1_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 341 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_1 = load i6 %k3_buffer_V_1_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 341 'load' 'k3_buffer_V_1_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_1 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 342 'getelementptr' 'k3_buffer_V_2_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 343 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_1 = load i6 %k3_buffer_V_2_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 343 'load' 'k3_buffer_V_2_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_1 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 344 'getelementptr' 'k3_buffer_V_3_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 345 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_1 = load i6 %k3_buffer_V_3_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 345 'load' 'k3_buffer_V_3_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 346 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_1 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 346 'getelementptr' 'k3_buffer_V_4_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 347 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_1 = load i6 %k3_buffer_V_4_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 347 'load' 'k3_buffer_V_4_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_1 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 348 'getelementptr' 'k3_buffer_V_5_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 349 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_1 = load i6 %k3_buffer_V_5_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 349 'load' 'k3_buffer_V_5_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_1 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 350 'getelementptr' 'k3_buffer_V_6_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 351 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_1 = load i6 %k3_buffer_V_6_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 351 'load' 'k3_buffer_V_6_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_1 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 352 'getelementptr' 'k3_buffer_V_7_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 353 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_1 = load i6 %k3_buffer_V_7_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 353 'load' 'k3_buffer_V_7_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_1 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 354 'getelementptr' 'k3_buffer_V_8_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 355 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_1 = load i6 %k3_buffer_V_8_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 355 'load' 'k3_buffer_V_8_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_1 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_2" [./dma.h:134->deform.cpp:97]   --->   Operation 356 'getelementptr' 'k3_buffer_V_0_addr_1' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 357 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_1 = load i6 %k3_buffer_V_0_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 357 'load' 'k3_buffer_V_0_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 358 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509" [./dma.h:134->deform.cpp:97]   --->   Operation 358 'mul' 'mul_ln134_2' <Predicate = (!skip3_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_2, i32 20, i32 32" [./dma.h:134->deform.cpp:97]   --->   Operation 359 'partselect' 'tmp_91' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i13 %tmp_91" [./dma.h:134->deform.cpp:97]   --->   Operation 360 'zext' 'zext_ln134_3' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr_2 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 361 'getelementptr' 'k3_buffer_V_2_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 362 [2/2] (1.35ns)   --->   "%k3_buffer_V_2_load_2 = load i6 %k3_buffer_V_2_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 362 'load' 'k3_buffer_V_2_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr_2 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 363 'getelementptr' 'k3_buffer_V_3_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 364 [2/2] (1.35ns)   --->   "%k3_buffer_V_3_load_2 = load i6 %k3_buffer_V_3_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 364 'load' 'k3_buffer_V_3_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr_2 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 365 'getelementptr' 'k3_buffer_V_4_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 366 [2/2] (1.35ns)   --->   "%k3_buffer_V_4_load_2 = load i6 %k3_buffer_V_4_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 366 'load' 'k3_buffer_V_4_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr_2 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 367 'getelementptr' 'k3_buffer_V_5_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 368 [2/2] (1.35ns)   --->   "%k3_buffer_V_5_load_2 = load i6 %k3_buffer_V_5_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 368 'load' 'k3_buffer_V_5_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr_2 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 369 'getelementptr' 'k3_buffer_V_6_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 370 [2/2] (1.35ns)   --->   "%k3_buffer_V_6_load_2 = load i6 %k3_buffer_V_6_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 370 'load' 'k3_buffer_V_6_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr_2 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 371 'getelementptr' 'k3_buffer_V_7_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 372 [2/2] (1.35ns)   --->   "%k3_buffer_V_7_load_2 = load i6 %k3_buffer_V_7_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 372 'load' 'k3_buffer_V_7_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr_2 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 373 'getelementptr' 'k3_buffer_V_8_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 374 [2/2] (1.35ns)   --->   "%k3_buffer_V_8_load_2 = load i6 %k3_buffer_V_8_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 374 'load' 'k3_buffer_V_8_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr_2 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 375 'getelementptr' 'k3_buffer_V_0_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 376 [2/2] (1.35ns)   --->   "%k3_buffer_V_0_load_2 = load i6 %k3_buffer_V_0_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 376 'load' 'k3_buffer_V_0_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr_2 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_3" [./dma.h:134->deform.cpp:97]   --->   Operation 377 'getelementptr' 'k3_buffer_V_1_addr_2' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_27 : Operation 378 [2/2] (1.35ns)   --->   "%k3_buffer_V_1_load_2 = load i6 %k3_buffer_V_1_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 378 'load' 'k3_buffer_V_1_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 1.75>
ST_28 : Operation 379 [1/20] (1.75ns)   --->   "%urem_ln134 = urem i16 %empty, i16 9" [./dma.h:134->deform.cpp:97]   --->   Operation 379 'urem' 'urem_ln134' <Predicate = (!skip3_4)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 380 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_1 = load i6 %k3_buffer_V_1_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 380 'load' 'k3_buffer_V_1_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 381 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_1 = load i6 %k3_buffer_V_2_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 381 'load' 'k3_buffer_V_2_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 382 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_1 = load i6 %k3_buffer_V_3_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 382 'load' 'k3_buffer_V_3_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 383 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_1 = load i6 %k3_buffer_V_4_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 383 'load' 'k3_buffer_V_4_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 384 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_1 = load i6 %k3_buffer_V_5_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 384 'load' 'k3_buffer_V_5_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 385 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_1 = load i6 %k3_buffer_V_6_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 385 'load' 'k3_buffer_V_6_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 386 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_1 = load i6 %k3_buffer_V_7_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 386 'load' 'k3_buffer_V_7_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 387 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_1 = load i6 %k3_buffer_V_8_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 387 'load' 'k3_buffer_V_8_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 388 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_1 = load i6 %k3_buffer_V_0_addr_1" [./dma.h:134->deform.cpp:97]   --->   Operation 388 'load' 'k3_buffer_V_0_load_1' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 389 [1/2] (1.35ns)   --->   "%k3_buffer_V_2_load_2 = load i6 %k3_buffer_V_2_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 389 'load' 'k3_buffer_V_2_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 390 [1/2] (1.35ns)   --->   "%k3_buffer_V_3_load_2 = load i6 %k3_buffer_V_3_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 390 'load' 'k3_buffer_V_3_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 391 [1/2] (1.35ns)   --->   "%k3_buffer_V_4_load_2 = load i6 %k3_buffer_V_4_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 391 'load' 'k3_buffer_V_4_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 392 [1/2] (1.35ns)   --->   "%k3_buffer_V_5_load_2 = load i6 %k3_buffer_V_5_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 392 'load' 'k3_buffer_V_5_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 393 [1/2] (1.35ns)   --->   "%k3_buffer_V_6_load_2 = load i6 %k3_buffer_V_6_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 393 'load' 'k3_buffer_V_6_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 394 [1/2] (1.35ns)   --->   "%k3_buffer_V_7_load_2 = load i6 %k3_buffer_V_7_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 394 'load' 'k3_buffer_V_7_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 395 [1/2] (1.35ns)   --->   "%k3_buffer_V_8_load_2 = load i6 %k3_buffer_V_8_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 395 'load' 'k3_buffer_V_8_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 396 [1/2] (1.35ns)   --->   "%k3_buffer_V_0_load_2 = load i6 %k3_buffer_V_0_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 396 'load' 'k3_buffer_V_0_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 397 [1/2] (1.35ns)   --->   "%k3_buffer_V_1_load_2 = load i6 %k3_buffer_V_1_addr_2" [./dma.h:134->deform.cpp:97]   --->   Operation 397 'load' 'k3_buffer_V_1_load_2' <Predicate = (!skip3_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 1.99>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i16 %urem_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 398 'zext' 'zext_ln134' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.89ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_0_load, i64 %k3_buffer_V_1_load, i64 %k3_buffer_V_2_load, i64 %k3_buffer_V_3_load, i64 %k3_buffer_V_4_load, i64 %k3_buffer_V_5_load, i64 %k3_buffer_V_6_load, i64 %k3_buffer_V_7_load, i64 %k3_buffer_V_8_load, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 399 'mux' 'tmp' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.89ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_1_load_1, i64 %k3_buffer_V_2_load_1, i64 %k3_buffer_V_3_load_1, i64 %k3_buffer_V_4_load_1, i64 %k3_buffer_V_5_load_1, i64 %k3_buffer_V_6_load_1, i64 %k3_buffer_V_7_load_1, i64 %k3_buffer_V_8_load_1, i64 %k3_buffer_V_0_load_1, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 400 'mux' 'tmp_s' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.89ns)   --->   "%tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_2_load_2, i64 %k3_buffer_V_3_load_2, i64 %k3_buffer_V_4_load_2, i64 %k3_buffer_V_5_load_2, i64 %k3_buffer_V_6_load_2, i64 %k3_buffer_V_7_load_2, i64 %k3_buffer_V_8_load_2, i64 %k3_buffer_V_0_load_2, i64 %k3_buffer_V_1_load_2, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 401 'mux' 'tmp_47' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/1] (0.89ns)   --->   "%tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_3_load_3, i64 %k3_buffer_V_4_load_3, i64 %k3_buffer_V_5_load_3, i64 %k3_buffer_V_6_load_3, i64 %k3_buffer_V_7_load_3, i64 %k3_buffer_V_8_load_3, i64 %k3_buffer_V_0_load_3, i64 %k3_buffer_V_1_load_3, i64 %k3_buffer_V_2_load_3, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 402 'mux' 'tmp_48' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.89ns)   --->   "%tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_4_load_4, i64 %k3_buffer_V_5_load_4, i64 %k3_buffer_V_6_load_4, i64 %k3_buffer_V_7_load_4, i64 %k3_buffer_V_8_load_4, i64 %k3_buffer_V_0_load_4, i64 %k3_buffer_V_1_load_4, i64 %k3_buffer_V_2_load_4, i64 %k3_buffer_V_3_load_4, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 403 'mux' 'tmp_49' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (0.89ns)   --->   "%tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_5_load_5, i64 %k3_buffer_V_6_load_5, i64 %k3_buffer_V_7_load_5, i64 %k3_buffer_V_8_load_5, i64 %k3_buffer_V_0_load_5, i64 %k3_buffer_V_1_load_5, i64 %k3_buffer_V_2_load_5, i64 %k3_buffer_V_3_load_5, i64 %k3_buffer_V_4_load_5, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 404 'mux' 'tmp_50' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.89ns)   --->   "%tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_6_load_6, i64 %k3_buffer_V_7_load_6, i64 %k3_buffer_V_8_load_6, i64 %k3_buffer_V_0_load_6, i64 %k3_buffer_V_1_load_6, i64 %k3_buffer_V_2_load_6, i64 %k3_buffer_V_3_load_6, i64 %k3_buffer_V_4_load_6, i64 %k3_buffer_V_5_load_6, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 405 'mux' 'tmp_51' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (0.89ns)   --->   "%tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_7_load_7, i64 %k3_buffer_V_8_load_7, i64 %k3_buffer_V_0_load_7, i64 %k3_buffer_V_1_load_7, i64 %k3_buffer_V_2_load_7, i64 %k3_buffer_V_3_load_7, i64 %k3_buffer_V_4_load_7, i64 %k3_buffer_V_5_load_7, i64 %k3_buffer_V_6_load_7, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 406 'mux' 'tmp_52' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (0.89ns)   --->   "%tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_8_load_8, i64 %k3_buffer_V_0_load_8, i64 %k3_buffer_V_1_load_8, i64 %k3_buffer_V_2_load_8, i64 %k3_buffer_V_3_load_8, i64 %k3_buffer_V_4_load_8, i64 %k3_buffer_V_5_load_8, i64 %k3_buffer_V_6_load_8, i64 %k3_buffer_V_7_load_8, i64 %zext_ln134" [./dma.h:134->deform.cpp:97]   --->   Operation 407 'mux' 'tmp_53' <Predicate = (!skip3_4)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln174_i_i = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_53, i64 %tmp_52, i64 %tmp_51, i64 %tmp_50, i64 %tmp_49, i64 %tmp_48, i64 %tmp_47, i64 %tmp_s, i64 %tmp" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 408 'bitconcatenate' 'or_ln174_i_i' <Predicate = (!skip3_4)> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %k3s, i576 %or_ln174_i_i" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 409 'write' 'write_ln174' <Predicate = (!skip3_4)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 2> <FIFO>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln138 = br void %.split2._crit_edge.i.i" [./dma.h:138->deform.cpp:97]   --->   Operation 410 'br' 'br_ln138' <Predicate = (!skip3_4)> <Delay = 0.00>

State 30 <SV = 7> <Delay = 0.00>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 411 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	fifo read on port 'skip3' (./dma.h:124->deform.cpp:97) [18]  (1.1 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [24]  (2.02 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [24]  (2.02 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [24]  (2.02 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [24]  (2.02 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [24]  (2.02 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./dma.h:129->deform.cpp:97) with incoming values : ('add_ln129', ./dma.h:129->deform.cpp:97) [27]  (0 ns)
	'icmp' operation ('icmp_ln129', ./dma.h:129->deform.cpp:97) [30]  (1.3 ns)

 <State 8>: 1ns
The critical path consists of the following:
	'add' operation ('empty', ./dma.h:129->deform.cpp:97) [43]  (1 ns)

 <State 9>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 10>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 11>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 12>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 13>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 14>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 15>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 16>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 17>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 18>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 19>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 20>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 21>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 22>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 23>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 24>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 25>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 26>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 27>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 28>: 1.76ns
The critical path consists of the following:
	'urem' operation ('urem_ln134', ./dma.h:134->deform.cpp:97) [44]  (1.76 ns)

 <State 29>: 1.99ns
The critical path consists of the following:
	'mux' operation ('tmp', ./dma.h:134->deform.cpp:97) [68]  (0.895 ns)
	fifo write on port 'k3s' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [262]  (1.1 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
