// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ProgramCounter(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
  output [31:0] io_instAddr	// @[futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:29:21]
);

  reg [31:0] pc;	// @[futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:32:19]
  always @(posedge clock) begin	// @[<stdin>:4:11]
    if (reset)	// @[<stdin>:4:11]
      pc <= 32'h80000000;	// @[futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:32:19]
    else	// @[<stdin>:4:11]
      pc <= pc + 32'h4;	// @[futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:32:19, :33:12]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:3:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[<stdin>:3:10]
    initial begin	// @[<stdin>:3:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:3:10]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[<stdin>:3:10]
        pc = _RANDOM[/*Zero width*/ 1'b0];	// @[<stdin>:3:10, futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:32:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_instAddr = pc;	// @[<stdin>:3:10, futurecore/src/main/scala/futurecore/frontend/ProgramCounter.scala:32:19]
endmodule

module InstDecoder(	// @[<stdin>:15:10]
  input  [31:0] io_inst,	// @[futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:33:14]
  output [4:0]  io_regAddrRead1,	// @[futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:33:14]
                io_regAddrRead2,	// @[futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:33:14]
                io_regAddrWrite	// @[futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:33:14]
);

  assign io_regAddrRead1 = io_inst[19:15];	// @[<stdin>:15:10, futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:35:31]
  assign io_regAddrRead2 = io_inst[24:20];	// @[<stdin>:15:10, futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:36:31]
  assign io_regAddrWrite = io_inst[11:7];	// @[<stdin>:15:10, futurecore/src/main/scala/futurecore/frontend/InstDecoder.scala:38:31]
endmodule

module RegFile(	// @[<stdin>:28:10]
  input         clock,	// @[<stdin>:29:11]
                reset,	// @[<stdin>:30:11]
  input  [4:0]  io_addrRead1,	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
                io_addrRead2,	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
                io_addrWrite,	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
  input  [31:0] io_dataWrite,	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
  output [31:0] io_dataRead1,	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
                io_dataRead2	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:37:16]
);

  reg [31:0] casez_tmp;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
  reg [31:0] casez_tmp_0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:41:16]
  reg [31:0] regs_0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_1;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_2;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_3;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_4;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_5;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_6;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_7;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_8;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_9;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_10;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_11;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_12;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_13;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_14;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_15;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_16;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_17;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_18;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_19;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_20;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_21;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_22;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_23;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_24;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_25;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_26;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_27;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_28;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_29;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_30;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  reg [31:0] regs_31;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
  always_comb begin	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
    casez (io_addrRead1)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
      5'b00000:
        casez_tmp = regs_0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00001:
        casez_tmp = regs_1;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00010:
        casez_tmp = regs_2;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00011:
        casez_tmp = regs_3;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00100:
        casez_tmp = regs_4;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00101:
        casez_tmp = regs_5;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00110:
        casez_tmp = regs_6;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00111:
        casez_tmp = regs_7;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01000:
        casez_tmp = regs_8;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01001:
        casez_tmp = regs_9;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01010:
        casez_tmp = regs_10;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01011:
        casez_tmp = regs_11;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01100:
        casez_tmp = regs_12;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01101:
        casez_tmp = regs_13;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01110:
        casez_tmp = regs_14;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01111:
        casez_tmp = regs_15;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10000:
        casez_tmp = regs_16;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10001:
        casez_tmp = regs_17;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10010:
        casez_tmp = regs_18;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10011:
        casez_tmp = regs_19;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10100:
        casez_tmp = regs_20;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10101:
        casez_tmp = regs_21;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10110:
        casez_tmp = regs_22;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10111:
        casez_tmp = regs_23;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11000:
        casez_tmp = regs_24;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11001:
        casez_tmp = regs_25;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11010:
        casez_tmp = regs_26;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11011:
        casez_tmp = regs_27;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11100:
        casez_tmp = regs_28;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11101:
        casez_tmp = regs_29;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11110:
        casez_tmp = regs_30;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      default:
        casez_tmp = regs_31;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
    endcase	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
  end // always_comb
  always_comb begin	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
    casez (io_addrRead2)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
      5'b00000:
        casez_tmp_0 = regs_0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00001:
        casez_tmp_0 = regs_1;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00010:
        casez_tmp_0 = regs_2;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00011:
        casez_tmp_0 = regs_3;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00100:
        casez_tmp_0 = regs_4;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00101:
        casez_tmp_0 = regs_5;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00110:
        casez_tmp_0 = regs_6;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b00111:
        casez_tmp_0 = regs_7;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01000:
        casez_tmp_0 = regs_8;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01001:
        casez_tmp_0 = regs_9;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01010:
        casez_tmp_0 = regs_10;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01011:
        casez_tmp_0 = regs_11;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01100:
        casez_tmp_0 = regs_12;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01101:
        casez_tmp_0 = regs_13;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01110:
        casez_tmp_0 = regs_14;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b01111:
        casez_tmp_0 = regs_15;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10000:
        casez_tmp_0 = regs_16;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10001:
        casez_tmp_0 = regs_17;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10010:
        casez_tmp_0 = regs_18;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10011:
        casez_tmp_0 = regs_19;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10100:
        casez_tmp_0 = regs_20;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10101:
        casez_tmp_0 = regs_21;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10110:
        casez_tmp_0 = regs_22;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b10111:
        casez_tmp_0 = regs_23;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11000:
        casez_tmp_0 = regs_24;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11001:
        casez_tmp_0 = regs_25;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11010:
        casez_tmp_0 = regs_26;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11011:
        casez_tmp_0 = regs_27;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11100:
        casez_tmp_0 = regs_28;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11101:
        casez_tmp_0 = regs_29;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      5'b11110:
        casez_tmp_0 = regs_30;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
      default:
        casez_tmp_0 = regs_31;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21, :40:16]
    endcase	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
  end // always_comb
  always @(posedge clock) begin	// @[<stdin>:29:11]
    if (reset) begin	// @[<stdin>:29:11]
      regs_0 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_1 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_2 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_3 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_4 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_5 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_6 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_7 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_8 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_9 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_10 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_11 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_12 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_13 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_14 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_15 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_16 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_17 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_18 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_19 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_20 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_21 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_22 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_23 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_24 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_25 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_26 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_27 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_28 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_29 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_30 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      regs_31 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
    end
    else begin	// @[<stdin>:29:11]
      if (~(|io_addrWrite))	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
        regs_0 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      if (io_addrWrite == 5'h1) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_1 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_1 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h2) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_2 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_2 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h3) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_3 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_3 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h4) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_4 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_4 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h5) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_5 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_5 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h6) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_6 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_6 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h7) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_7 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_7 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h8) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_8 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_8 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h9) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_9 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_9 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hA) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_10 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_10 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hB) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_11 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_11 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hC) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_12 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_12 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hD) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_13 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_13 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hE) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_14 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_14 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'hF) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_15 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_15 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h10) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_16 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_16 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h11) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_17 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_17 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h12) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_18 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_18 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h13) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_19 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_19 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h14) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_20 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_20 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h15) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_21 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_21 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h16) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_22 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_22 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h17) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_23 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_23 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h18) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_24 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_24 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h19) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_25 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_25 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h1A) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_26 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_26 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h1B) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_27 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_27 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h1C) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_28 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_28 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h1D) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_29 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_29 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (io_addrWrite == 5'h1E) begin	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_30 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_30 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
      if (&io_addrWrite) begin	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:24]
        if (|io_addrWrite)	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_31 <= io_dataWrite;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        else	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:44:44]
          regs_31 <= 32'h0;	// @[futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:{21,29}]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:28:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:28:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:28:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[<stdin>:28:10]
    initial begin	// @[<stdin>:28:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:28:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:28:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:28:10]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[<stdin>:28:10]
        end	// @[<stdin>:28:10]
        regs_0 = _RANDOM[5'h0];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_1 = _RANDOM[5'h1];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_2 = _RANDOM[5'h2];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_3 = _RANDOM[5'h3];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_4 = _RANDOM[5'h4];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_5 = _RANDOM[5'h5];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_6 = _RANDOM[5'h6];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_7 = _RANDOM[5'h7];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_8 = _RANDOM[5'h8];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_9 = _RANDOM[5'h9];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_10 = _RANDOM[5'hA];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_11 = _RANDOM[5'hB];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_12 = _RANDOM[5'hC];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_13 = _RANDOM[5'hD];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_14 = _RANDOM[5'hE];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_15 = _RANDOM[5'hF];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_16 = _RANDOM[5'h10];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_17 = _RANDOM[5'h11];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_18 = _RANDOM[5'h12];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_19 = _RANDOM[5'h13];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_20 = _RANDOM[5'h14];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_21 = _RANDOM[5'h15];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_22 = _RANDOM[5'h16];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_23 = _RANDOM[5'h17];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_24 = _RANDOM[5'h18];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_25 = _RANDOM[5'h19];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_26 = _RANDOM[5'h1A];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_27 = _RANDOM[5'h1B];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_28 = _RANDOM[5'h1C];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_29 = _RANDOM[5'h1D];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_30 = _RANDOM[5'h1E];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
        regs_31 = _RANDOM[5'h1F];	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:38:21]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:28:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:28:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dataRead1 = casez_tmp;	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:40:16]
  assign io_dataRead2 = casez_tmp_0;	// @[<stdin>:28:10, futurecore/src/main/scala/futurecore/backend/RegFile.scala:41:16]
endmodule

module Adder(	// @[<stdin>:76:10]
  input  [31:0] io_operand1,	// @[futurecore/src/main/scala/futurecore/backend/Adder.scala:31:14]
                io_operand2,	// @[futurecore/src/main/scala/futurecore/backend/Adder.scala:31:14]
  output [31:0] io_result	// @[futurecore/src/main/scala/futurecore/backend/Adder.scala:31:14]
);

  assign io_result = io_operand1 + io_operand2;	// @[<stdin>:76:10, futurecore/src/main/scala/futurecore/backend/Adder.scala:33:28]
endmodule

module FutureCore(	// @[<stdin>:85:10]
  input         clock,	// @[<stdin>:86:11]
                reset,	// @[<stdin>:87:11]
  input  [31:0] io_instIn,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
  output [31:0] io_instAddrOut,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_pcInstAddr,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_instDecInst,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_regFileAddrRead1,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_regFileAddrRead2,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_regFileDataRead1,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_regFileDataRead2,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
  output        io_debug_regFileWriteEn,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
  output [31:0] io_debug_regFileAddrWrite,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_regFileDataWrite,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_adderOperand1,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_adderOperand2,	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
                io_debug_adderResult	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:44:19]
);

  wire [31:0] _adder_io_result;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:48:23]
  wire [31:0] _regFile_io_dataRead1;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  wire [31:0] _regFile_io_dataRead2;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  wire [4:0]  _instDec_io_regAddrRead1;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
  wire [4:0]  _instDec_io_regAddrRead2;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
  wire [4:0]  _instDec_io_regAddrWrite;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
  wire [31:0] _pc_io_instAddr;	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:45:23]
  ProgramCounter pc (	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:45:23]
    .clock       (clock),
    .reset       (reset),
    .io_instAddr (_pc_io_instAddr)
  );
  InstDecoder instDec (	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
    .io_inst         (io_instIn),
    .io_regAddrRead1 (_instDec_io_regAddrRead1),
    .io_regAddrRead2 (_instDec_io_regAddrRead2),
    .io_regAddrWrite (_instDec_io_regAddrWrite)
  );
  RegFile regFile (	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
    .clock        (clock),
    .reset        (reset),
    .io_addrRead1 (_instDec_io_regAddrRead1),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
    .io_addrRead2 (_instDec_io_regAddrRead2),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
    .io_addrWrite (_instDec_io_regAddrWrite),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:46:23]
    .io_dataWrite (_adder_io_result),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:48:23]
    .io_dataRead1 (_regFile_io_dataRead1),
    .io_dataRead2 (_regFile_io_dataRead2)
  );
  Adder adder (	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:48:23]
    .io_operand1 (_regFile_io_dataRead1),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
    .io_operand2 (_regFile_io_dataRead2),	// @[futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
    .io_result   (_adder_io_result)
  );
  assign io_instAddrOut = _pc_io_instAddr;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:45:23]
  assign io_debug_pcInstAddr = _pc_io_instAddr;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:45:23]
  assign io_debug_instDecInst = io_instIn;	// @[<stdin>:85:10]
  assign io_debug_regFileAddrRead1 = {27'h0, _instDec_io_regAddrRead1};	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:46:23, :66:29]
  assign io_debug_regFileAddrRead2 = {27'h0, _instDec_io_regAddrRead2};	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:46:23, :66:29, :67:29]
  assign io_debug_regFileDataRead1 = _regFile_io_dataRead1;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  assign io_debug_regFileDataRead2 = _regFile_io_dataRead2;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  assign io_debug_regFileWriteEn = 1'h1;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:46:23, :47:23]
  assign io_debug_regFileAddrWrite = {27'h0, _instDec_io_regAddrWrite};	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:46:23, :66:29, :71:29]
  assign io_debug_regFileDataWrite = _adder_io_result;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:48:23]
  assign io_debug_adderOperand1 = _regFile_io_dataRead1;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  assign io_debug_adderOperand2 = _regFile_io_dataRead2;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:47:23]
  assign io_debug_adderResult = _adder_io_result;	// @[<stdin>:85:10, futurecore/src/main/scala/futurecore/FutureCore.scala:48:23]
endmodule

