=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob155_lemmings4/Prob155_lemmings4_sample01 results\phi4_14b_0shot_temp0.0\Prob155_lemmings4/Prob155_lemmings4_sample01.sv dataset_code-complete-iccad2023/Prob155_lemmings4_test.sv dataset_code-complete-iccad2023/Prob155_lemmings4_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob155_lemmings4/Prob155_lemmings4_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'walk_left' has 135 mismatches. First mismatch occurred at time 60.
Hint: Output 'walk_right' has 177 mismatches. First mismatch occurred at time 40.
Hint: Output 'aaah' has 244 mismatches. First mismatch occurred at time 110.
Hint: Output 'digging' has 224 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 449 out of 1003 samples

Simulation finished at 5016 ps
Mismatches: 449 in 1003 samples


--- stderr ---
