<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>FracNet</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>0.50</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.984</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2029954</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>30678994</Worst-caseLatency>
<Best-caseRealTimeLatency>10.118 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.153 sec</Worst-caseRealTimeLatency>
<Interval-min>2029955</Interval-min>
<Interval-max>30678995</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LOOP_Conv1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>218272</min>
<max>409344</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6821</min>
<max>12792</max>
</range>
</IterationLatency>
<LOOP_Conv1.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>6468</min>
<max>12327</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2156</min>
<max>4109</max>
</range>
</IterationLatency>
<LOOP_GetImg_L>
<TripCount>2025</TripCount>
<Latency>2034</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</LOOP_GetImg_L>
</LOOP_Conv1.1>
</LOOP_Conv1>
<Loop2>
<TripCount>16</TripCount>
<Latency>
<range>
<min>5232</min>
<max>96960</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>327</min>
<max>6060</max>
</range>
</IterationLatency>
</Loop2>
<Loop3>
<TripCount>2</TripCount>
<Latency>
<range>
<min>8934</min>
<max>114438</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4467</min>
<max>57219</max>
</range>
</IterationLatency>
<Loop3.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>4448</min>
<max>57200</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>278</min>
<max>3575</max>
</range>
</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>2</TripCount>
<Latency>
<range>
<min>25670</min>
<max>425286</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>12835</min>
<max>212643</max>
</range>
</IterationLatency>
<Loop4.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>12816</min>
<max>212624</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>801</min>
<max>13289</max>
</range>
</IterationLatency>
<Loop4.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>404</min>
<max>8216</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>4</TripCount>
<Latency>
<range>
<min>13612</min>
<max>166156</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3403</min>
<max>41539</max>
</range>
</IterationLatency>
<Loop5.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>3384</min>
<max>41520</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>423</min>
<max>5190</max>
</range>
</IterationLatency>
<Loop5.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>260</min>
<max>3200</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop5.1.1>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>4</TripCount>
<Latency>
<range>
<min>31148</min>
<max>589580</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7787</min>
<max>147395</max>
</range>
</IterationLatency>
<Loop6.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>7768</min>
<max>147376</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>971</min>
<max>18422</max>
</range>
</IterationLatency>
<Loop6.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>808</min>
<max>16432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop6.1.1>
</Loop6.1>
</Loop6>
<Loop7>
<TripCount>4</TripCount>
<Latency>
<range>
<min>21932</min>
<max>268556</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5483</min>
<max>67139</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>5464</min>
<max>67120</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>683</min>
<max>8390</max>
</range>
</IterationLatency>
<Loop7.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>520</min>
<max>6400</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop7.1.1>
</Loop7.1>
</Loop7>
<Loop8>
<TripCount>4</TripCount>
<Latency>
<range>
<min>38636</min>
<max>688236</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>9659</min>
<max>172059</max>
</range>
</IterationLatency>
<Loop8.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>9640</min>
<max>172040</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1205</min>
<max>21505</max>
</range>
</IterationLatency>
<Loop8.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>808</min>
<max>16432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop8.1.1>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>8</TripCount>
<Latency>
<range>
<min>22008</min>
<max>268632</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2751</min>
<max>33579</max>
</range>
</IterationLatency>
<Loop9.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>2732</min>
<max>33560</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>683</min>
<max>8390</max>
</range>
</IterationLatency>
<Loop9.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>520</min>
<max>6400</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop9.1.1>
</Loop9.1>
</Loop9>
<Loop10>
<TripCount>8</TripCount>
<Latency>
<range>
<min>57080</min>
<max>1115480</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7135</min>
<max>139435</max>
</range>
</IterationLatency>
<Loop10.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>7116</min>
<max>139416</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1779</min>
<max>34854</max>
</range>
</IterationLatency>
<Loop10.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1616</min>
<max>32864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop10.1.1>
</Loop10.1>
</Loop10>
<Loop11>
<TripCount>8</TripCount>
<Latency>
<range>
<min>38648</min>
<max>473432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4831</min>
<max>59179</max>
</range>
</IterationLatency>
<Loop11.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>4812</min>
<max>59160</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1203</min>
<max>14790</max>
</range>
</IterationLatency>
<Loop11.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1040</min>
<max>12800</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop11.1.1>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>8</TripCount>
<Latency>
<range>
<min>64568</min>
<max>1214136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>8071</min>
<max>151767</max>
</range>
</IterationLatency>
<Loop12.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>8052</min>
<max>151748</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2013</min>
<max>37937</max>
</range>
</IterationLatency>
<Loop12.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1616</min>
<max>32864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop12.1.1>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>16</TripCount>
<Latency>
<range>
<min>38800</min>
<max>473584</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2425</min>
<max>29599</max>
</range>
</IterationLatency>
<Loop13.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>2406</min>
<max>29580</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1203</min>
<max>14790</max>
</range>
</IterationLatency>
<Loop13.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1040</min>
<max>12800</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop13.1.1>
</Loop13.1>
</Loop13>
<Loop14>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108944</min>
<max>2167280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6809</min>
<max>135455</max>
</range>
</IterationLatency>
<Loop14.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6790</min>
<max>135436</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3395</min>
<max>67718</max>
</range>
</IterationLatency>
<Loop14.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop14.1.1>
</Loop14.1>
</Loop14>
<Loop15>
<TripCount>16</TripCount>
<Latency>
<range>
<min>72080</min>
<max>883184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4505</min>
<max>55199</max>
</range>
</IterationLatency>
<Loop15.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>4486</min>
<max>55180</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2243</min>
<max>27590</max>
</range>
</IterationLatency>
<Loop15.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop15.1.1>
</Loop15.1>
</Loop15>
<Loop16>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108944</min>
<max>2167280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6809</min>
<max>135455</max>
</range>
</IterationLatency>
<Loop16.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6790</min>
<max>135436</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3395</min>
<max>67718</max>
</range>
</IterationLatency>
<Loop16.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop16.1.1>
</Loop16.1>
</Loop16>
<Loop17>
<TripCount>16</TripCount>
<Latency>
<range>
<min>72080</min>
<max>883184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4505</min>
<max>55199</max>
</range>
</IterationLatency>
<Loop17.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>4486</min>
<max>55180</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2243</min>
<max>27590</max>
</range>
</IterationLatency>
<Loop17.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop17.1.1>
</Loop17.1>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108944</min>
<max>2167280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6809</min>
<max>135455</max>
</range>
</IterationLatency>
<Loop18.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6790</min>
<max>135436</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3395</min>
<max>67718</max>
</range>
</IterationLatency>
<Loop18.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop18.1.1>
</Loop18.1>
</Loop18>
<Loop19>
<TripCount>16</TripCount>
<Latency>
<range>
<min>72080</min>
<max>883184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4505</min>
<max>55199</max>
</range>
</IterationLatency>
<Loop19.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>4486</min>
<max>55180</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2243</min>
<max>27590</max>
</range>
</IterationLatency>
<Loop19.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop19.1.1>
</Loop19.1>
</Loop19>
<Loop20>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108944</min>
<max>2167280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6809</min>
<max>135455</max>
</range>
</IterationLatency>
<Loop20.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6790</min>
<max>135436</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3395</min>
<max>67718</max>
</range>
</IterationLatency>
<Loop20.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop20.1.1>
</Loop20.1>
</Loop20>
<Loop21>
<TripCount>16</TripCount>
<Latency>
<range>
<min>72080</min>
<max>883184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4505</min>
<max>55199</max>
</range>
</IterationLatency>
<Loop21.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>4486</min>
<max>55180</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2243</min>
<max>27590</max>
</range>
</IterationLatency>
<Loop21.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop21.1.1>
</Loop21.1>
</Loop21>
<Loop22>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108944</min>
<max>2167280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6809</min>
<max>135455</max>
</range>
</IterationLatency>
<Loop22.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6790</min>
<max>135436</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3395</min>
<max>67718</max>
</range>
</IterationLatency>
<Loop22.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop22.1.1>
</Loop22.1>
</Loop22>
<Loop23>
<TripCount>16</TripCount>
<Latency>
<range>
<min>72080</min>
<max>883184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4505</min>
<max>55199</max>
</range>
</IterationLatency>
<Loop23.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>4486</min>
<max>55180</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2243</min>
<max>27590</max>
</range>
</IterationLatency>
<Loop23.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop23.1.1>
</Loop23.1>
</Loop23>
<Loop24>
<TripCount>16</TripCount>
<Latency>
<range>
<min>116432</min>
<max>2265936</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7277</min>
<max>141621</max>
</range>
</IterationLatency>
<Loop24.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>7258</min>
<max>141602</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3629</min>
<max>70801</max>
</range>
</IterationLatency>
<Loop24.1.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3232</min>
<max>65728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop24.1.1>
</Loop24.1>
</Loop24>
<Loop25>
<TripCount>32</TripCount>
<Latency>
<range>
<min>72320</min>
<max>883424</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2260</min>
<max>27607</max>
</range>
</IterationLatency>
<Loop25.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2080</min>
<max>25600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop25.1>
</Loop25>
<Loop26>
<TripCount>32</TripCount>
<Latency>
<range>
<min>212608</min>
<max>4270816</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6644</min>
<max>133463</max>
</range>
</IterationLatency>
<Loop26.1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>6464</min>
<max>131456</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>202</min>
<max>4108</max>
</range>
</IterationLatency>
</Loop26.1>
</Loop26>
<Loop27>
<TripCount>32</TripCount>
<Latency>
<range>
<min>138880</min>
<max>1702624</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4340</min>
<max>53207</max>
</range>
</IterationLatency>
<Loop27.1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>4160</min>
<max>51200</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>130</min>
<max>1600</max>
</range>
</IterationLatency>
</Loop27.1>
</Loop27>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>372</BRAM_18K>
<DSP48E>216</DSP48E>
<FF>136429</FF>
<LUT>556347</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CTRL_AWVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_AWREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_AWADDR</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WDATA</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WSTRB</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARADDR</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RDATA</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RRESP</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BRESP</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WSTRB</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WSTRB</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WSTRB</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
