----- DISPLAY 7 SEG -----

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
use ieee.std_logic_arith.all;

entity display is
	port
	(
		-- entradas
		i_sel		: in std_logic_vector (1 downto 0);
		i_reset	: in std_logic;
		
		-- saidas
		o_display	: out std_logic_vector (6 downto 0)
	);

end display;

architecture behavorial of display is
begin
	process
		begin
		
	end process;

end behavorial;