# Day1 : Introduction to Verilog RTL Design and synthesis
