```verilog
module top_module (
    input clk,            // Clock input to synchronize the operation of the counter
    input reset,          // Synchronous active-high reset input to control the counter's reset behavior
    output reg [3:0] q    // 4-bit output representing the current counter value
);

always @(posedge clk) begin
    if (reset) begin
        q <= 4'b0000; // Reset the counter to 0
    end else if (q == 4'b1001) begin
        q <= 4'b0000; // Wrap around to 0 when counting past 9
    end else begin
        q <= q + 1'b1; // Increment the counter
    end
end

endmodule
```