// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _copy_input2buf_row_HH_
#define _copy_input2buf_row_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct copy_input2buf_row : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > input_buffer_0_address0;
    sc_out< sc_logic > input_buffer_0_ce0;
    sc_out< sc_logic > input_buffer_0_we0;
    sc_out< sc_lv<16> > input_buffer_0_d0;
    sc_out< sc_lv<12> > input_buffer_1_address0;
    sc_out< sc_logic > input_buffer_1_ce0;
    sc_out< sc_logic > input_buffer_1_we0;
    sc_out< sc_lv<16> > input_buffer_1_d0;
    sc_out< sc_lv<12> > input_buffer_2_address0;
    sc_out< sc_logic > input_buffer_2_ce0;
    sc_out< sc_logic > input_buffer_2_we0;
    sc_out< sc_lv<16> > input_buffer_2_d0;
    sc_out< sc_lv<12> > input_buffer_3_address0;
    sc_out< sc_logic > input_buffer_3_ce0;
    sc_out< sc_logic > input_buffer_3_we0;
    sc_out< sc_lv<16> > input_buffer_3_d0;
    sc_in< sc_lv<6> > row_len_V;
    sc_in< sc_lv<6> > col_len_V;
    sc_in< sc_lv<1> > RowSub_V;
    sc_in< sc_lv<1> > ColSub_V;
    sc_out< sc_lv<5> > input_memcpy_buffer_address0;
    sc_out< sc_logic > input_memcpy_buffer_ce0;
    sc_in< sc_lv<32> > input_memcpy_buffer_q0;
    sc_out< sc_lv<5> > input_memcpy_buffer1_address0;
    sc_out< sc_logic > input_memcpy_buffer1_ce0;
    sc_in< sc_lv<32> > input_memcpy_buffer1_q0;
    sc_out< sc_lv<5> > input_memcpy_buffer2_address0;
    sc_out< sc_logic > input_memcpy_buffer2_ce0;
    sc_in< sc_lv<32> > input_memcpy_buffer2_q0;
    sc_out< sc_lv<5> > input_memcpy_buffer3_address0;
    sc_out< sc_logic > input_memcpy_buffer3_ce0;
    sc_in< sc_lv<32> > input_memcpy_buffer3_q0;
    sc_in< sc_lv<1> > RowBeginByte_0_V_re;
    sc_in< sc_lv<1> > RowBeginByte_1_V_re;
    sc_in< sc_lv<1> > RowBeginByte_2_V_re;
    sc_in< sc_lv<1> > RowBeginByte_3_V_re;
    sc_in< sc_lv<8> > TCol;
    sc_in< sc_lv<2> > LayerType;
    sc_in< sc_lv<6> > next_t2_0_V_read;
    sc_in< sc_logic > p_read15;
    sc_in< sc_logic > enable;
    sc_in< sc_lv<3> > T2Rate_V;


    // Module declarations
    copy_input2buf_row(sc_module_name name);
    SC_HAS_PROCESS(copy_input2buf_row);

    ~copy_input2buf_row();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > t2_local_V;
    sc_signal< sc_lv<14> > indvar_flatten_reg_412;
    sc_signal< sc_lv<6> > p_7_reg_423;
    sc_signal< sc_lv<8> > t3_reg_432;
    sc_signal< sc_lv<1> > enable_read_read_fu_198_p2;
    sc_signal< sc_lv<6> > t2r_V_fu_453_p3;
    sc_signal< sc_lv<6> > t2r_V_reg_1464;
    sc_signal< sc_lv<1> > tmp_fu_461_p2;
    sc_signal< sc_lv<1> > tmp_reg_1472;
    sc_signal< sc_lv<1> > tmp_s_fu_499_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1477;
    sc_signal< sc_lv<6> > phitmp_fu_505_p2;
    sc_signal< sc_lv<6> > phitmp_reg_1482;
    sc_signal< sc_lv<16> > p_s_fu_536_p3;
    sc_signal< sc_lv<16> > p_s_reg_1488;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > tmp_94_cast_fu_549_p1;
    sc_signal< sc_lv<6> > tmp_94_cast_reg_1496;
    sc_signal< sc_lv<9> > tmp_95_cast_fu_552_p1;
    sc_signal< sc_lv<9> > tmp_95_cast_reg_1502;
    sc_signal< sc_lv<8> > tmp_95_cast_cast_fu_555_p1;
    sc_signal< sc_lv<8> > tmp_95_cast_cast_reg_1507;
    sc_signal< sc_lv<8> > tmp_96_cast_cast_fu_570_p1;
    sc_signal< sc_lv<8> > tmp_96_cast_cast_reg_1512;
    sc_signal< sc_lv<7> > r_V_2_fu_580_p2;
    sc_signal< sc_lv<7> > r_V_2_reg_1517;
    sc_signal< sc_lv<14> > bound_fu_610_p2;
    sc_signal< sc_lv<14> > bound_reg_1523;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_642_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1528;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > indvar_flatten_next_fu_647_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > t3_mid2_fu_664_p3;
    sc_signal< sc_lv<8> > t3_mid2_reg_1537;
    sc_signal< sc_lv<8> > t3_mid2_reg_1537_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_77_mid2_v_fu_681_p3;
    sc_signal< sc_lv<6> > tmp_77_mid2_v_reg_1543;
    sc_signal< sc_lv<6> > tmp_77_mid2_v_reg_1543_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_65_fu_734_p2;
    sc_signal< sc_lv<1> > tmp_65_reg_1549;
    sc_signal< sc_lv<1> > brmerge_fu_745_p2;
    sc_signal< sc_lv<1> > brmerge_reg_1554;
    sc_signal< sc_lv<1> > brmerge_reg_1554_pp0_iter1_reg;
    sc_signal< sc_lv<8> > t3_1_fu_751_p2;
    sc_signal< sc_lv<1> > p_read3_cnt_V_3_1_fu_801_p3;
    sc_signal< sc_lv<1> > p_read3_cnt_V_3_1_reg_1563;
    sc_signal< sc_lv<1> > p_read2_cnt_V_2_1_fu_808_p3;
    sc_signal< sc_lv<1> > p_read2_cnt_V_2_1_reg_1568;
    sc_signal< sc_lv<1> > p_read1_cnt_V_1_1_fu_815_p3;
    sc_signal< sc_lv<1> > p_read1_cnt_V_1_1_reg_1573;
    sc_signal< sc_lv<1> > p_read_cnt_V_0_1_fu_822_p3;
    sc_signal< sc_lv<1> > p_read_cnt_V_0_1_reg_1578;
    sc_signal< sc_lv<1> > p_NextInputFlag_3_1_fu_829_p2;
    sc_signal< sc_lv<1> > p_NextInputFlag_3_1_reg_1583;
    sc_signal< sc_lv<1> > p_NextInputFlag_2_1_fu_835_p2;
    sc_signal< sc_lv<1> > p_NextInputFlag_2_1_reg_1589;
    sc_signal< sc_lv<1> > p_NextInputFlag_1_1_fu_841_p2;
    sc_signal< sc_lv<1> > p_NextInputFlag_1_1_reg_1595;
    sc_signal< sc_lv<1> > p_NextInputFlag_0_1_fu_847_p2;
    sc_signal< sc_lv<1> > p_NextInputFlag_0_1_reg_1601;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<6> > ap_phi_mux_p_7_phi_fu_426_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_67_fu_859_p1;
    sc_signal< sc_lv<64> > tmp_68_fu_878_p1;
    sc_signal< sc_lv<64> > tmp_69_fu_897_p1;
    sc_signal< sc_lv<64> > tmp_70_fu_916_p1;
    sc_signal< sc_lv<64> > tmp_76_cast_fu_1186_p1;
    sc_signal< sc_lv<64> > tmp_70_cast_fu_1267_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > IsRowInit_flag_1_fu_108;
    sc_signal< sc_lv<1> > p_IsRowInit_flag_1_fu_853_p2;
    sc_signal< sc_lv<32> > input_mmcpy_offset_0_fu_112;
    sc_signal< sc_lv<32> > input_mmcpy_offset_0_3_fu_870_p3;
    sc_signal< sc_lv<32> > input_mmcpy_offset_1_fu_116;
    sc_signal< sc_lv<32> > input_mmcpy_offset_1_3_fu_889_p3;
    sc_signal< sc_lv<32> > input_mmcpy_offset_2_fu_120;
    sc_signal< sc_lv<32> > input_mmcpy_offset_2_3_fu_908_p3;
    sc_signal< sc_lv<32> > input_mmcpy_offset_3_fu_124;
    sc_signal< sc_lv<32> > input_mmcpy_offset_3_3_fu_927_p3;
    sc_signal< sc_lv<1> > NextInputFlag_0_1_fu_128;
    sc_signal< sc_lv<1> > NextInputFlag_1_1_fu_132;
    sc_signal< sc_lv<1> > NextInputFlag_2_1_fu_136;
    sc_signal< sc_lv<1> > NextInputFlag_3_1_fu_140;
    sc_signal< sc_lv<1> > cnt_0_V_1_fu_144;
    sc_signal< sc_lv<1> > cnt_0_V_fu_935_p2;
    sc_signal< sc_lv<1> > cnt_1_V_1_fu_148;
    sc_signal< sc_lv<1> > cnt_1_V_fu_941_p2;
    sc_signal< sc_lv<1> > cnt_2_V_1_fu_152;
    sc_signal< sc_lv<1> > cnt_2_V_fu_947_p2;
    sc_signal< sc_lv<1> > cnt_3_V_1_fu_156;
    sc_signal< sc_lv<1> > cnt_3_V_fu_953_p2;
    sc_signal< sc_lv<16> > input_array_0_0_fu_160;
    sc_signal< sc_lv<16> > input_array_0_0_1_fu_1078_p3;
    sc_signal< sc_lv<16> > input_array_0_1_2_fu_164;
    sc_signal< sc_lv<16> > input_array_0_1_1_fu_1071_p3;
    sc_signal< sc_lv<16> > input_array_1_0_fu_168;
    sc_signal< sc_lv<16> > input_array_1_0_1_fu_1106_p3;
    sc_signal< sc_lv<16> > input_array_1_1_2_fu_172;
    sc_signal< sc_lv<16> > input_array_1_1_1_fu_1099_p3;
    sc_signal< sc_lv<16> > input_array_2_0_fu_176;
    sc_signal< sc_lv<16> > input_array_2_0_1_fu_1134_p3;
    sc_signal< sc_lv<16> > input_array_2_1_2_fu_180;
    sc_signal< sc_lv<16> > input_array_2_1_1_fu_1127_p3;
    sc_signal< sc_lv<16> > input_array_3_0_fu_184;
    sc_signal< sc_lv<16> > input_array_3_0_1_fu_1162_p3;
    sc_signal< sc_lv<16> > input_array_3_1_2_fu_188;
    sc_signal< sc_lv<16> > input_array_3_1_1_fu_1155_p3;
    sc_signal< sc_lv<16> > input_array_load_phi_fu_1169_p3;
    sc_signal< sc_lv<16> > input_array_load_1_p_fu_1194_p3;
    sc_signal< sc_lv<16> > input_array_load_2_p_fu_1202_p3;
    sc_signal< sc_lv<16> > input_array_load_3_p_fu_1210_p3;
    sc_signal< sc_lv<1> > initial_fu_443_p2;
    sc_signal< sc_lv<1> > T2R_V_1_fu_473_p0;
    sc_signal< sc_lv<3> > T2R_V_fu_467_p2;
    sc_signal< sc_lv<3> > T2R_V_1_fu_473_p3;
    sc_signal< sc_lv<7> > rhs_V_fu_485_p1;
    sc_signal< sc_lv<7> > lhs_V_fu_481_p1;
    sc_signal< sc_lv<7> > r_V_fu_493_p2;
    sc_signal< sc_lv<6> > tmp_29_fu_489_p1;
    sc_signal< sc_lv<7> > rhs_V_7_fu_561_p1;
    sc_signal< sc_lv<7> > lhs_V_9_fu_558_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_564_p2;
    sc_signal< sc_lv<7> > rhs_V_1_fu_577_p1;
    sc_signal< sc_lv<7> > lhs_V_2_fu_574_p1;
    sc_signal< sc_lv<6> > T2R_bound_V_fu_543_p3;
    sc_signal< sc_lv<1> > tmp_60_fu_586_p2;
    sc_signal< sc_lv<6> > umax1_fu_591_p3;
    sc_signal< sc_lv<6> > tmp_61_fu_598_p2;
    sc_signal< sc_lv<6> > bound_fu_610_p0;
    sc_signal< sc_lv<8> > bound_fu_610_p1;
    sc_signal< sc_lv<7> > tmp_99_cast4_fu_616_p1;
    sc_signal< sc_lv<1> > ult_fu_625_p2;
    sc_signal< sc_lv<1> > tmp_62_fu_620_p2;
    sc_signal< sc_lv<1> > rev_fu_630_p2;
    sc_signal< sc_lv<1> > exitcond_fu_659_p2;
    sc_signal< sc_lv<6> > t2r_V_1_fu_653_p2;
    sc_signal< sc_lv<7> > tmp_99_cast4_mid1_fu_672_p1;
    sc_signal< sc_lv<1> > ult1_fu_689_p2;
    sc_signal< sc_lv<1> > tmp_76_mid1_fu_676_p2;
    sc_signal< sc_lv<1> > rev1_fu_694_p2;
    sc_signal< sc_lv<1> > tmp1_mid1_fu_700_p2;
    sc_signal< sc_lv<1> > tmp1_fu_636_p2;
    sc_signal< sc_lv<1> > ult2_fu_723_p2;
    sc_signal< sc_lv<9> > t3_cast_fu_714_p1;
    sc_signal< sc_lv<1> > rev2_fu_728_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_718_p2;
    sc_signal< sc_lv<1> > tmp2_fu_739_p2;
    sc_signal< sc_lv<1> > tmp1_mid2_fu_706_p3;
    sc_signal< sc_lv<1> > IsRowInit_fu_760_p2;
    sc_signal< sc_lv<32> > tmp_67_fu_859_p0;
    sc_signal< sc_lv<32> > input_mmcpy_offset_0_2_fu_864_p1;
    sc_signal< sc_lv<32> > input_mmcpy_offset_0_2_fu_864_p2;
    sc_signal< sc_lv<32> > input_mmcpy_offset_0_3_fu_870_p2;
    sc_signal< sc_lv<32> > tmp_68_fu_878_p0;
    sc_signal< sc_lv<32> > input_mmcpy_offset_1_2_fu_883_p1;
    sc_signal< sc_lv<32> > input_mmcpy_offset_1_2_fu_883_p2;
    sc_signal< sc_lv<32> > input_mmcpy_offset_1_3_fu_889_p2;
    sc_signal< sc_lv<32> > tmp_69_fu_897_p0;
    sc_signal< sc_lv<32> > input_mmcpy_offset_2_2_fu_902_p1;
    sc_signal< sc_lv<32> > input_mmcpy_offset_2_2_fu_902_p2;
    sc_signal< sc_lv<32> > input_mmcpy_offset_2_3_fu_908_p2;
    sc_signal< sc_lv<32> > tmp_70_fu_916_p0;
    sc_signal< sc_lv<32> > input_mmcpy_offset_3_2_fu_921_p1;
    sc_signal< sc_lv<32> > input_mmcpy_offset_3_2_fu_921_p2;
    sc_signal< sc_lv<32> > input_mmcpy_offset_3_3_fu_927_p2;
    sc_signal< sc_lv<6> > tmp_63_fu_1027_p0;
    sc_signal< sc_lv<16> > input_array_0_1_fu_1061_p4;
    sc_signal< sc_lv<16> > input_array_0_0_2_fu_1057_p1;
    sc_signal< sc_lv<16> > input_array_1_1_fu_1089_p4;
    sc_signal< sc_lv<16> > input_array_1_0_2_fu_1085_p1;
    sc_signal< sc_lv<16> > input_array_2_1_fu_1117_p4;
    sc_signal< sc_lv<16> > input_array_2_0_2_fu_1113_p1;
    sc_signal< sc_lv<16> > input_array_3_1_fu_1145_p4;
    sc_signal< sc_lv<16> > input_array_3_0_2_fu_1141_p1;
    sc_signal< sc_lv<12> > tmp_75_cast_fu_1177_p1;
    sc_signal< sc_lv<12> > tmp_63_fu_1027_p2;
    sc_signal< sc_lv<12> > tmp_71_fu_1180_p2;
    sc_signal< sc_lv<12> > tmp_69_cast_fu_1258_p1;
    sc_signal< sc_lv<12> > tmp_66_fu_1261_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > bound_fu_610_p00;
    sc_signal< sc_lv<14> > bound_fu_610_p10;
    sc_signal< sc_lv<12> > tmp_63_fu_1027_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<16> ap_const_lv16_8001;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<12> ap_const_lv12_35;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_IsRowInit_fu_760_p2();
    void thread_T2R_V_1_fu_473_p0();
    void thread_T2R_V_1_fu_473_p3();
    void thread_T2R_V_fu_467_p2();
    void thread_T2R_bound_V_fu_543_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_p_7_phi_fu_426_p4();
    void thread_ap_ready();
    void thread_bound_fu_610_p0();
    void thread_bound_fu_610_p00();
    void thread_bound_fu_610_p1();
    void thread_bound_fu_610_p10();
    void thread_bound_fu_610_p2();
    void thread_brmerge_fu_745_p2();
    void thread_cnt_0_V_fu_935_p2();
    void thread_cnt_1_V_fu_941_p2();
    void thread_cnt_2_V_fu_947_p2();
    void thread_cnt_3_V_fu_953_p2();
    void thread_enable_read_read_fu_198_p2();
    void thread_exitcond_flatten_fu_642_p2();
    void thread_exitcond_fu_659_p2();
    void thread_indvar_flatten_next_fu_647_p2();
    void thread_initial_fu_443_p2();
    void thread_input_array_0_0_1_fu_1078_p3();
    void thread_input_array_0_0_2_fu_1057_p1();
    void thread_input_array_0_1_1_fu_1071_p3();
    void thread_input_array_0_1_fu_1061_p4();
    void thread_input_array_1_0_1_fu_1106_p3();
    void thread_input_array_1_0_2_fu_1085_p1();
    void thread_input_array_1_1_1_fu_1099_p3();
    void thread_input_array_1_1_fu_1089_p4();
    void thread_input_array_2_0_1_fu_1134_p3();
    void thread_input_array_2_0_2_fu_1113_p1();
    void thread_input_array_2_1_1_fu_1127_p3();
    void thread_input_array_2_1_fu_1117_p4();
    void thread_input_array_3_0_1_fu_1162_p3();
    void thread_input_array_3_0_2_fu_1141_p1();
    void thread_input_array_3_1_1_fu_1155_p3();
    void thread_input_array_3_1_fu_1145_p4();
    void thread_input_array_load_1_p_fu_1194_p3();
    void thread_input_array_load_2_p_fu_1202_p3();
    void thread_input_array_load_3_p_fu_1210_p3();
    void thread_input_array_load_phi_fu_1169_p3();
    void thread_input_buffer_0_address0();
    void thread_input_buffer_0_ce0();
    void thread_input_buffer_0_d0();
    void thread_input_buffer_0_we0();
    void thread_input_buffer_1_address0();
    void thread_input_buffer_1_ce0();
    void thread_input_buffer_1_d0();
    void thread_input_buffer_1_we0();
    void thread_input_buffer_2_address0();
    void thread_input_buffer_2_ce0();
    void thread_input_buffer_2_d0();
    void thread_input_buffer_2_we0();
    void thread_input_buffer_3_address0();
    void thread_input_buffer_3_ce0();
    void thread_input_buffer_3_d0();
    void thread_input_buffer_3_we0();
    void thread_input_memcpy_buffer1_address0();
    void thread_input_memcpy_buffer1_ce0();
    void thread_input_memcpy_buffer2_address0();
    void thread_input_memcpy_buffer2_ce0();
    void thread_input_memcpy_buffer3_address0();
    void thread_input_memcpy_buffer3_ce0();
    void thread_input_memcpy_buffer_address0();
    void thread_input_memcpy_buffer_ce0();
    void thread_input_mmcpy_offset_0_2_fu_864_p1();
    void thread_input_mmcpy_offset_0_2_fu_864_p2();
    void thread_input_mmcpy_offset_0_3_fu_870_p2();
    void thread_input_mmcpy_offset_0_3_fu_870_p3();
    void thread_input_mmcpy_offset_1_2_fu_883_p1();
    void thread_input_mmcpy_offset_1_2_fu_883_p2();
    void thread_input_mmcpy_offset_1_3_fu_889_p2();
    void thread_input_mmcpy_offset_1_3_fu_889_p3();
    void thread_input_mmcpy_offset_2_2_fu_902_p1();
    void thread_input_mmcpy_offset_2_2_fu_902_p2();
    void thread_input_mmcpy_offset_2_3_fu_908_p2();
    void thread_input_mmcpy_offset_2_3_fu_908_p3();
    void thread_input_mmcpy_offset_3_2_fu_921_p1();
    void thread_input_mmcpy_offset_3_2_fu_921_p2();
    void thread_input_mmcpy_offset_3_3_fu_927_p2();
    void thread_input_mmcpy_offset_3_3_fu_927_p3();
    void thread_lhs_V_2_fu_574_p1();
    void thread_lhs_V_9_fu_558_p1();
    void thread_lhs_V_fu_481_p1();
    void thread_p_IsRowInit_flag_1_fu_853_p2();
    void thread_p_NextInputFlag_0_1_fu_847_p2();
    void thread_p_NextInputFlag_1_1_fu_841_p2();
    void thread_p_NextInputFlag_2_1_fu_835_p2();
    void thread_p_NextInputFlag_3_1_fu_829_p2();
    void thread_p_read1_cnt_V_1_1_fu_815_p3();
    void thread_p_read2_cnt_V_2_1_fu_808_p3();
    void thread_p_read3_cnt_V_3_1_fu_801_p3();
    void thread_p_read_cnt_V_0_1_fu_822_p3();
    void thread_p_s_fu_536_p3();
    void thread_phitmp_fu_505_p2();
    void thread_r_V_22_fu_564_p2();
    void thread_r_V_2_fu_580_p2();
    void thread_r_V_fu_493_p2();
    void thread_rev1_fu_694_p2();
    void thread_rev2_fu_728_p2();
    void thread_rev_fu_630_p2();
    void thread_rhs_V_1_fu_577_p1();
    void thread_rhs_V_7_fu_561_p1();
    void thread_rhs_V_fu_485_p1();
    void thread_t2r_V_1_fu_653_p2();
    void thread_t2r_V_fu_453_p3();
    void thread_t3_1_fu_751_p2();
    void thread_t3_cast_fu_714_p1();
    void thread_t3_mid2_fu_664_p3();
    void thread_tmp1_fu_636_p2();
    void thread_tmp1_mid1_fu_700_p2();
    void thread_tmp1_mid2_fu_706_p3();
    void thread_tmp2_fu_739_p2();
    void thread_tmp_29_fu_489_p1();
    void thread_tmp_60_fu_586_p2();
    void thread_tmp_61_fu_598_p2();
    void thread_tmp_62_fu_620_p2();
    void thread_tmp_63_fu_1027_p0();
    void thread_tmp_63_fu_1027_p00();
    void thread_tmp_63_fu_1027_p2();
    void thread_tmp_64_fu_718_p2();
    void thread_tmp_65_fu_734_p2();
    void thread_tmp_66_fu_1261_p2();
    void thread_tmp_67_fu_859_p0();
    void thread_tmp_67_fu_859_p1();
    void thread_tmp_68_fu_878_p0();
    void thread_tmp_68_fu_878_p1();
    void thread_tmp_69_cast_fu_1258_p1();
    void thread_tmp_69_fu_897_p0();
    void thread_tmp_69_fu_897_p1();
    void thread_tmp_70_cast_fu_1267_p1();
    void thread_tmp_70_fu_916_p0();
    void thread_tmp_70_fu_916_p1();
    void thread_tmp_71_fu_1180_p2();
    void thread_tmp_75_cast_fu_1177_p1();
    void thread_tmp_76_cast_fu_1186_p1();
    void thread_tmp_76_mid1_fu_676_p2();
    void thread_tmp_77_mid2_v_fu_681_p3();
    void thread_tmp_94_cast_fu_549_p1();
    void thread_tmp_95_cast_cast_fu_555_p1();
    void thread_tmp_95_cast_fu_552_p1();
    void thread_tmp_96_cast_cast_fu_570_p1();
    void thread_tmp_99_cast4_fu_616_p1();
    void thread_tmp_99_cast4_mid1_fu_672_p1();
    void thread_tmp_fu_461_p2();
    void thread_tmp_s_fu_499_p2();
    void thread_ult1_fu_689_p2();
    void thread_ult2_fu_723_p2();
    void thread_ult_fu_625_p2();
    void thread_umax1_fu_591_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
