INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2TO1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
