{
  "module_name": "davinci_voicecodec.h",
  "hash_id": "e4401eae780ffc4b9cc1b279d87c72a389dfdaf4f123282cda8f00a12c7d9678",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/davinci_voicecodec.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_DAVINCI_VOICECODEC_H_\n#define __LINUX_MFD_DAVINCI_VOICECODEC_H_\n\n#include <linux/kernel.h>\n#include <linux/platform_device.h>\n#include <linux/mfd/core.h>\n#include <linux/platform_data/edma.h>\n\nstruct regmap;\n\n \n#define DAVINCI_VC_PID\t\t\t0x00\n#define DAVINCI_VC_CTRL\t\t\t0x04\n#define DAVINCI_VC_INTEN\t\t0x08\n#define DAVINCI_VC_INTSTATUS\t\t0x0c\n#define DAVINCI_VC_INTCLR\t\t0x10\n#define DAVINCI_VC_EMUL_CTRL\t\t0x14\n#define DAVINCI_VC_RFIFO\t\t0x20\n#define DAVINCI_VC_WFIFO\t\t0x24\n#define DAVINCI_VC_FIFOSTAT\t\t0x28\n#define DAVINCI_VC_TST_CTRL\t\t0x2C\n#define DAVINCI_VC_REG05\t\t0x94\n#define DAVINCI_VC_REG09\t\t0xA4\n#define DAVINCI_VC_REG12\t\t0xB0\n\n \n#define DAVINCI_VC_CTRL_MASK\t\t0x5500\n#define DAVINCI_VC_CTRL_RSTADC\t\tBIT(0)\n#define DAVINCI_VC_CTRL_RSTDAC\t\tBIT(1)\n#define DAVINCI_VC_CTRL_RD_BITS_8\tBIT(4)\n#define DAVINCI_VC_CTRL_RD_UNSIGNED\tBIT(5)\n#define DAVINCI_VC_CTRL_WD_BITS_8\tBIT(6)\n#define DAVINCI_VC_CTRL_WD_UNSIGNED\tBIT(7)\n#define DAVINCI_VC_CTRL_RFIFOEN\t\tBIT(8)\n#define DAVINCI_VC_CTRL_RFIFOCL\t\tBIT(9)\n#define DAVINCI_VC_CTRL_RFIFOMD_WORD_1\tBIT(10)\n#define DAVINCI_VC_CTRL_WFIFOEN\t\tBIT(12)\n#define DAVINCI_VC_CTRL_WFIFOCL\t\tBIT(13)\n#define DAVINCI_VC_CTRL_WFIFOMD_WORD_1\tBIT(14)\n\n \n#define DAVINCI_VC_INT_MASK\t\t0x3F\n#define DAVINCI_VC_INT_RDRDY_MASK\tBIT(0)\n#define DAVINCI_VC_INT_RERROVF_MASK\tBIT(1)\n#define DAVINCI_VC_INT_RERRUDR_MASK\tBIT(2)\n#define DAVINCI_VC_INT_WDREQ_MASK\tBIT(3)\n#define DAVINCI_VC_INT_WERROVF_MASKBIT\tBIT(4)\n#define DAVINCI_VC_INT_WERRUDR_MASK\tBIT(5)\n\n \n#define DAVINCI_VC_REG05_PGA_GAIN\t0x07\n\n \n#define DAVINCI_VC_REG09_MUTE\t\t0x40\n#define DAVINCI_VC_REG09_DIG_ATTEN\t0x3F\n\n \n#define DAVINCI_VC_REG12_POWER_ALL_ON\t0xFD\n#define DAVINCI_VC_REG12_POWER_ALL_OFF\t0x00\n\n#define DAVINCI_VC_CELLS\t\t2\n\nenum davinci_vc_cells {\n\tDAVINCI_VC_VCIF_CELL,\n\tDAVINCI_VC_CQ93VC_CELL,\n};\n\nstruct davinci_vcif {\n\tstruct platform_device\t*pdev;\n\tu32 dma_tx_channel;\n\tu32 dma_rx_channel;\n\tdma_addr_t dma_tx_addr;\n\tdma_addr_t dma_rx_addr;\n};\n\nstruct davinci_vc {\n\t \n\tstruct device *dev;\n\tstruct platform_device *pdev;\n\tstruct clk *clk;\n\n\t \n\tvoid __iomem *base;\n\tstruct regmap *regmap;\n\n\t \n\tstruct mfd_cell cells[DAVINCI_VC_CELLS];\n\n\t \n\tstruct davinci_vcif davinci_vcif;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}