`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:24 CST (Jun  9 2025 08:46:24 UTC)

module dut_LessThanEQ_8Ux16U_1U_1(in2, in1, out1);
  input [7:0] in2;
  input [15:0] in1;
  output out1;
  wire [7:0] in2;
  wire [15:0] in1;
  wire out1;
  wire lte_16_38_n_0, lte_16_38_n_1, lte_16_38_n_2, lte_16_38_n_3,
       lte_16_38_n_4, lte_16_38_n_5, lte_16_38_n_6, lte_16_38_n_7;
  wire lte_16_38_n_8, lte_16_38_n_9, lte_16_38_n_10, lte_16_38_n_11,
       lte_16_38_n_12, lte_16_38_n_13, lte_16_38_n_14, lte_16_38_n_15;
  wire lte_16_38_n_16, lte_16_38_n_17, lte_16_38_n_18, lte_16_38_n_19,
       lte_16_38_n_20, lte_16_38_n_21, lte_16_38_n_22, lte_16_38_n_23;
  wire lte_16_38_n_24, lte_16_38_n_25, lte_16_38_n_26, lte_16_38_n_27,
       lte_16_38_n_28, lte_16_38_n_29, lte_16_38_n_30, lte_16_38_n_31;
  wire lte_16_38_n_32, lte_16_38_n_33, lte_16_38_n_34, lte_16_38_n_35,
       lte_16_38_n_36;
  NAND2X1 lte_16_38_g286(.A (lte_16_38_n_36), .B (lte_16_38_n_35), .Y
       (out1));
  OAI21X1 lte_16_38_g287(.A0 (lte_16_38_n_28), .A1 (lte_16_38_n_32),
       .B0 (lte_16_38_n_26), .Y (lte_16_38_n_36));
  NOR2X1 lte_16_38_g288(.A (lte_16_38_n_34), .B (lte_16_38_n_33), .Y
       (lte_16_38_n_35));
  NOR2X1 lte_16_38_g289(.A (lte_16_38_n_25), .B (lte_16_38_n_27), .Y
       (lte_16_38_n_34));
  NAND2X1 lte_16_38_g290(.A (lte_16_38_n_31), .B (lte_16_38_n_30), .Y
       (lte_16_38_n_33));
  NOR2X1 lte_16_38_g291(.A (lte_16_38_n_22), .B (lte_16_38_n_29), .Y
       (lte_16_38_n_32));
  AOI21X2 lte_16_38_g292(.A0 (lte_16_38_n_13), .A1 (lte_16_38_n_0), .B0
       (lte_16_38_n_5), .Y (lte_16_38_n_31));
  NOR2X1 lte_16_38_g293(.A (lte_16_38_n_23), .B (lte_16_38_n_20), .Y
       (lte_16_38_n_30));
  AOI21X1 lte_16_38_g294(.A0 (lte_16_38_n_18), .A1 (lte_16_38_n_3), .B0
       (lte_16_38_n_16), .Y (lte_16_38_n_29));
  NAND2X1 lte_16_38_g295(.A (lte_16_38_n_17), .B (lte_16_38_n_21), .Y
       (lte_16_38_n_28));
  AOI21X1 lte_16_38_g296(.A0 (lte_16_38_n_4), .A1 (lte_16_38_n_14), .B0
       (lte_16_38_n_19), .Y (lte_16_38_n_27));
  NOR2X1 lte_16_38_g297(.A (lte_16_38_n_24), .B (lte_16_38_n_25), .Y
       (lte_16_38_n_26));
  OAI2BB1X1 lte_16_38_g298(.A0N (in2[6]), .A1N (lte_16_38_n_9), .B0
       (lte_16_38_n_0), .Y (lte_16_38_n_25));
  OAI2BB1X1 lte_16_38_g299(.A0N (in2[4]), .A1N (lte_16_38_n_7), .B0
       (lte_16_38_n_4), .Y (lte_16_38_n_24));
  OAI2BB1X1 lte_16_38_g300(.A0N (in1[7]), .A1N (lte_16_38_n_8), .B0
       (lte_16_38_n_12), .Y (lte_16_38_n_23));
  NAND2X1 lte_16_38_g301(.A (lte_16_38_n_1), .B (lte_16_38_n_10), .Y
       (lte_16_38_n_22));
  NAND2X1 lte_16_38_g302(.A (lte_16_38_n_1), .B (lte_16_38_n_2), .Y
       (lte_16_38_n_21));
  NAND2X1 lte_16_38_g303(.A (lte_16_38_n_11), .B (lte_16_38_n_15), .Y
       (lte_16_38_n_20));
  NOR2BX1 lte_16_38_g304(.AN (in1[5]), .B (in2[5]), .Y
       (lte_16_38_n_19));
  NAND2X1 lte_16_38_g305(.A (in2[1]), .B (lte_16_38_n_6), .Y
       (lte_16_38_n_18));
  NAND2BXL lte_16_38_g307(.AN (in2[3]), .B (in1[3]), .Y
       (lte_16_38_n_17));
  NOR2X1 lte_16_38_g308(.A (lte_16_38_n_6), .B (in2[1]), .Y
       (lte_16_38_n_16));
  NOR2X1 lte_16_38_g309(.A (in1[9]), .B (in1[8]), .Y (lte_16_38_n_15));
  NOR2X1 lte_16_38_g310(.A (lte_16_38_n_7), .B (in2[4]), .Y
       (lte_16_38_n_14));
  NOR2X1 lte_16_38_g312(.A (lte_16_38_n_9), .B (in2[6]), .Y
       (lte_16_38_n_13));
  NOR2X2 lte_16_38_g313(.A (in1[13]), .B (in1[12]), .Y
       (lte_16_38_n_12));
  NOR2X1 lte_16_38_g315(.A (in1[15]), .B (in1[14]), .Y
       (lte_16_38_n_11));
  NAND2BX1 lte_16_38_g317(.AN (in1[2]), .B (in2[2]), .Y
       (lte_16_38_n_10));
  INVX1 lte_16_38_g322(.A (in1[6]), .Y (lte_16_38_n_9));
  INVX1 lte_16_38_g324(.A (in2[7]), .Y (lte_16_38_n_8));
  INVX1 lte_16_38_g326(.A (in1[4]), .Y (lte_16_38_n_7));
  INVX1 lte_16_38_g327(.A (in1[1]), .Y (lte_16_38_n_6));
  OR2XL lte_16_38_g2(.A (in1[11]), .B (in1[10]), .Y (lte_16_38_n_5));
  NAND2BX1 lte_16_38_g331(.AN (in1[5]), .B (in2[5]), .Y
       (lte_16_38_n_4));
  NAND2BX1 lte_16_38_g332(.AN (in1[0]), .B (in2[0]), .Y
       (lte_16_38_n_3));
  NOR2BX1 lte_16_38_g333(.AN (in1[2]), .B (in2[2]), .Y (lte_16_38_n_2));
  NAND2BX4 lte_16_38_g334(.AN (in1[3]), .B (in2[3]), .Y
       (lte_16_38_n_1));
  NAND2BX4 lte_16_38_g335(.AN (in1[7]), .B (in2[7]), .Y
       (lte_16_38_n_0));
endmodule


