
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.229248 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.229248 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2206.024414 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2206.024414 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.662109 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.662109 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.433594 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.433594 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.207520 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.207520 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.741943 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.741943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.346436 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.346436 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.021204    0.112065    2.411753 2217.758057 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.112065    0.000227 2217.758301 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.269689    0.360615 2218.118896 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.269693    0.001364 2218.120361 ^ io_north_out[13] (out)
                                           2218.120361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2218.120361   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.629883   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2204.052002 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2204.052002 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.960938 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.960938 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.355713 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.355713 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2209.088135 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2209.088135 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.225098 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.225098 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.430908 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.430908 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.078866    1.447461 2214.878418 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078866    0.000000 2214.878418 v cell2/CBeast_in[7] (fpgacell)
     1    0.013856    0.045926    2.330353 2217.208740 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045926    0.000227 2217.208984 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.164874    0.331966 2217.541016 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.164884    0.001364 2217.542236 v io_north_out[7] (out)
                                           2217.542236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.542236   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.208008   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.432373 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.432373 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.825684 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.825684 v cell2/CBeast_in[6] (fpgacell)
     1    0.014997    0.048412    2.271008 2217.096680 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.048412    0.000227 2217.096924 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.165158    0.333330 2217.430176 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.165169    0.001364 2217.431641 v io_north_out[6] (out)
                                           2217.431641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.431641   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.318359   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.229248 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.229248 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2206.024414 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2206.024414 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.662109 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.662109 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.433594 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.433594 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.207520 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.207520 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.741943 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.741943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.346436 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.346436 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020222    0.104588    1.589342 2216.935791 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104588    0.000227 2216.936035 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033982    0.270236    0.357659 2217.293457 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.270240    0.001364 2217.294922 ^ io_west_out[29] (out)
                                           2217.294922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.294922   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.455078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.137695 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.137695 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2215.038574 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2215.038574 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.012207    0.066618    1.788749 2216.827148 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.066618    0.000227 2216.827393 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.270274    0.339924 2217.167480 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.270278    0.001364 2217.168701 ^ io_north_out[4] (out)
                                           2217.168701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.168701   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.581055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.860840 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.860840 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.898438 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.898438 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.471680 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.471680 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2209.060547 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2209.060547 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2211.086670 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2211.086670 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.088928    2.060006 2213.146729 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088928    0.000000 2213.146729 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.153459    1.778744 2214.925537 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153459    0.000000 2214.925537 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008141    0.052587    1.693707 2216.619141 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.052587    0.000227 2216.619385 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035693    0.282944    0.342197 2216.961670 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.283044    0.002046 2216.963623 ^ io_west_out[23] (out)
                                           2216.963623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.963623   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.786621   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.137695 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.137695 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2215.038574 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2215.038574 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009922    0.058242    1.530907 2216.569336 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.058242    0.000227 2216.569580 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.280521    0.342880 2216.912598 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.280625    0.002046 2216.914551 ^ io_west_out[20] (out)
                                           2216.914551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.914551   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.835938   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.432373 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.432373 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.825684 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.825684 v cell2/CBeast_in[6] (fpgacell)
     1    0.006780    0.031559    1.487251 2216.312988 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031559    0.000227 2216.313232 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.170347    0.329237 2216.642334 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.170371    0.002046 2216.644531 v io_west_out[22] (out)
                                           2216.644531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.644531   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.105957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.229248 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.229248 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2206.024414 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2206.024414 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.662109 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.662109 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.433594 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.433594 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.207520 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.207520 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.741943 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.741943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.021033    0.111331    2.432444 2216.174561 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.111331    0.000227 2216.174561 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.270986    0.361297 2216.535889 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.270990    0.001364 2216.537354 ^ io_north_out[29] (out)
                                           2216.537354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.537354   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.212891   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.389404 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.389404 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.703857 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.703857 v cell2/CBeast_in[12] (fpgacell)
     1    0.023346    0.064789    2.433126 2216.136963 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064789    0.000227 2216.137207 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.165305    0.341061 2216.478271 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.165315    0.001364 2216.479492 v io_north_out[12] (out)
                                           2216.479492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.479492   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.270508   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.888672 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.888672 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.925537 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.925537 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.808350 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.808350 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.222412 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.222412 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.426514 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.426514 v cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.058554    2.256229 2213.682617 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058554    0.000000 2213.682617 v cell3/SBsouth_in[13] (fpgacell)
     1    0.008014    0.034109    2.040679 2215.723389 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034109    0.000227 2215.723633 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.166601    0.327645 2216.051270 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.166616    0.001592 2216.052734 v io_east_out[29] (out)
                                           2216.052734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.052734   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.697266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.432373 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.432373 v cell3/SBsouth_in[6] (fpgacell)
     1    0.015005    0.048426    2.168008 2215.600342 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048426    0.000227 2215.600586 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.165493    0.333557 2215.934082 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.165503    0.001364 2215.935547 v io_north_out[22] (out)
                                           2215.935547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.935547   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.814453   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2204.052002 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2204.052002 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.960938 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.960938 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.355713 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.355713 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2209.088135 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2209.088135 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.225098 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.225098 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.430908 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.430908 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013724    0.045674    2.102070 2215.532959 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045674    0.000227 2215.533203 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.165166    0.331966 2215.865234 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.165176    0.001364 2215.866699 v io_north_out[23] (out)
                                           2215.866699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.866699   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.883301   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2212.024658 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2212.024658 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.457764 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.457764 v cell2/CBeast_in[5] (fpgacell)
     1    0.021866    0.061475    1.986109 2215.443848 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061475    0.000227 2215.444092 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034061    0.165354    0.339469 2215.783691 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.165364    0.001364 2215.784912 v io_north_out[5] (out)
                                           2215.784912   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.784912   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.965332   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.432373 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.432373 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005463    0.029035    1.950639 2215.383057 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.029035    0.000227 2215.383301 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.166559    0.325144 2215.708252 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.166575    0.001819 2215.710205 v io_east_out[22] (out)
                                           2215.710205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.710205   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.040039   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2204.052002 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2204.052002 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.960938 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.960938 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.355713 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.355713 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2209.088135 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2209.088135 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.225098 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.225098 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.430908 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.430908 v cell3/SBsouth_in[7] (fpgacell)
     1    0.007210    0.032413    1.908802 2215.339844 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.032413    0.000227 2215.340088 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.165857    0.326281 2215.666260 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165872    0.001592 2215.667969 v io_east_out[23] (out)
                                           2215.667969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.667969   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.082031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.137695 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.137695 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.012103    0.066209    2.155730 2215.293457 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.066209    0.000227 2215.293701 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.270273    0.339696 2215.633301 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.270277    0.001364 2215.634766 ^ io_north_out[20] (out)
                                           2215.634766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.634766   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.115234   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.389404 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.389404 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.703857 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.703857 v cell2/CBeast_in[12] (fpgacell)
     1    0.009886    0.038516    1.601393 2215.305176 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038516    0.000227 2215.305420 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035393    0.170893    0.332875 2215.638184 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.170918    0.002046 2215.640381 v io_west_out[28] (out)
                                           2215.640381   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.640381   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.109863   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.137695 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.137695 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005467    0.038859    2.130491 2215.268066 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.038859    0.000227 2215.268311 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.271378    0.327873 2215.596191 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.271384    0.001592 2215.597900 ^ io_east_out[20] (out)
                                           2215.597900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.597900   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.152344   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2212.024658 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2212.024658 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.457764 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.457764 v cell2/CBeast_in[5] (fpgacell)
     1    0.006859    0.031685    1.361286 2214.819092 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031685    0.000227 2214.819336 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035285    0.170489    0.329237 2215.148438 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.170513    0.002046 2215.150635 v io_west_out[21] (out)
                                           2215.150635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.150635   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.599121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.389404 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.389404 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023343    0.064781    2.147772 2214.537109 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064781    0.000227 2214.537354 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.164717    0.340606 2214.877930 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.164726    0.001364 2214.879395 v io_north_out[28] (out)
                                           2214.879395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.879395   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.870605   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.389404 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.389404 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005434    0.028974    1.821945 2214.211182 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028974    0.000227 2214.211426 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.165874    0.324690 2214.536133 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165888    0.001592 2214.537842 v io_east_out[28] (out)
                                           2214.537842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.537842   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.212402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2212.024658 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2212.024658 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021855    0.061450    2.052047 2214.076660 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061450    0.000227 2214.076904 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033912    0.164753    0.339014 2214.416016 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.164763    0.001364 2214.417236 v io_north_out[21] (out)
                                           2214.417236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.417236   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.333008   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2212.024658 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2212.024658 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005531    0.029161    1.816034 2213.840576 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.029161    0.000227 2213.840820 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.165851    0.324690 2214.165527 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.165867    0.001819 2214.167480 v io_east_out[21] (out)
                                           2214.167480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.167480   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.582520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.888672 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.888672 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.925537 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.925537 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.808350 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.808350 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.222412 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.222412 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.426514 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.426514 v cell1/SBwest_in[13] (fpgacell)
     1    0.007802    0.033644    2.255774 2213.682129 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033644    0.000227 2213.682373 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034099    0.165681    0.326736 2214.009277 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.165694    0.001592 2214.010742 v io_east_out[13] (out)
                                           2214.010742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.010742   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.739258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.888672 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.888672 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.925537 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.925537 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.808350 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.808350 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.222412 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.222412 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.426514 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.426514 v cell1/SBwest_in[13] (fpgacell)
     1    0.012565    0.043204    1.876288 2213.302734 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043204    0.000227 2213.302979 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.169196    0.333785 2213.636719 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.169216    0.001819 2213.638428 v io_south_out[29] (out)
                                           2213.638428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.638428   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.111816   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2204.052002 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2204.052002 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.960938 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.960938 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.355713 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.355713 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2209.088135 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2209.088135 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.225098 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.225098 v cell1/SBwest_in[7] (fpgacell)
     1    0.006992    0.031953    2.005891 2213.231201 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031953    0.000227 2213.231201 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.166391    0.326509 2213.557861 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.166406    0.001592 2213.559326 v io_east_out[7] (out)
                                           2213.559326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.559326   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.190918   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.005207    0.028563    2.002707 2213.207031 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028563    0.000227 2213.207275 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.166836    0.325144 2213.532471 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.166852    0.001819 2213.534180 v io_east_out[6] (out)
                                           2213.534180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.534180   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.215820   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005633    0.039534    2.114348 2213.100342 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.039534    0.000227 2213.100586 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034379    0.273134    0.329464 2213.429932 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.273140    0.001819 2213.431885 ^ io_east_out[4] (out)
                                           2213.431885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.431885   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.318359   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.986084 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.986084 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005073    0.036212    1.774652 2212.760742 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036212    0.000227 2212.760986 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277066    0.330601 2213.091553 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.277162    0.001819 2213.093262 ^ io_south_out[20] (out)
                                           2213.093262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.093262   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.656738   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.860840 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.860840 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.898438 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.898438 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.471680 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.471680 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2209.060547 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2209.060547 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2211.086670 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2211.086670 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005922    0.039753    1.566832 2212.653564 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.039753    0.000227 2212.653809 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277072    0.332193 2212.986084 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.277168    0.001819 2212.987793 ^ io_south_out[23] (out)
                                           2212.987793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.987793   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.762207   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.204346 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.204346 v cell1/SBwest_in[6] (fpgacell)
     1    0.005465    0.029013    1.367425 2212.571777 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.029013    0.000227 2212.572021 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.169263    0.327191 2212.899170 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.169283    0.001819 2212.900879 v io_south_out[22] (out)
                                           2212.900879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.900879   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.849609   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.005245    0.028636    1.706667 2212.064941 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028636    0.000227 2212.065186 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034259    0.166345    0.324917 2212.390137 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.166359    0.001592 2212.391602 v io_east_out[12] (out)
                                           2212.391602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.391602   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.358887   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.005265    0.028667    1.652779 2211.777344 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028667    0.000227 2211.777588 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034218    0.166202    0.324690 2212.102295 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.166217    0.001819 2212.104004 v io_east_out[5] (out)
                                           2212.104004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.104004   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.645996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.358154 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.358154 v cell1/SBwest_in[12] (fpgacell)
     1    0.004813    0.027907    1.146645 2211.504883 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027907    0.000227 2211.505127 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168620    0.326281 2211.831299 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.168639    0.001819 2211.833252 v io_south_out[28] (out)
                                           2211.833252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.833252   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.916992   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.124512 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.124512 v cell1/SBwest_in[5] (fpgacell)
     1    0.004613    0.027585    1.124135 2211.248535 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027585    0.000227 2211.248779 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168615    0.326054 2211.574951 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.168633    0.001819 2211.576660 v io_south_out[21] (out)
                                           2211.576660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.576660   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.173828   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.888672 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.888672 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.925537 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.925537 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.808350 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.808350 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.222412 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.222412 v cell0/CBeast_in[13] (fpgacell)
     1    0.012511    0.043089    1.827857 2211.050293 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043089    0.000227 2211.050537 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.168934    0.333557 2211.384033 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.168953    0.001819 2211.385986 v io_south_out[13] (out)
                                           2211.385986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.385986   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.364258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.229248 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.229248 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2206.024414 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2206.024414 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.662109 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.662109 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.433594 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.433594 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019315    0.100593    1.586386 2211.019775 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.100593    0.000227 2211.020020 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.280938    0.362888 2211.383057 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.280950    0.002046 2211.385010 ^ io_west_out[13] (out)
                                           2211.385010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.385010   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.365234   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009810    0.057759    1.530452 2210.757812 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057759    0.000227 2210.758057 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.279947    0.342425 2211.100342 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.280048    0.002046 2211.102539 ^ io_west_out[4] (out)
                                           2211.102539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.102539   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.647461   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.860840 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.860840 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.898438 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.898438 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.471680 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.471680 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2209.060547 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2209.060547 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007714    0.050848    1.692115 2210.752686 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.050848    0.000227 2210.752930 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035760    0.283439    0.341743 2211.094727 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.283538    0.002046 2211.096680 ^ io_west_out[7] (out)
                                           2211.096680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.096680   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.653320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.608398 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.608398 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.734863 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.734863 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.513428 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.513428 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.227295 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.227295 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005056    0.036142    1.423814 2210.651123 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036142    0.000227 2210.651367 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.277136    0.330601 2210.981934 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.277232    0.001819 2210.983643 ^ io_south_out[4] (out)
                                           2210.983643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.983643   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.766602   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.006713    0.031424    1.487024 2210.636475 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031424    0.000227 2210.636719 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035272    0.170440    0.329237 2210.966064 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.170464    0.002046 2210.968018 v io_west_out[6] (out)
                                           2210.968018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.968018   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.782227   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2204.052002 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2204.052002 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.960938 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.960938 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.355713 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.355713 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2209.088135 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2209.088135 v cell0/CBeast_in[7] (fpgacell)
     1    0.005821    0.029657    1.520448 2210.608643 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029657    0.000227 2210.608887 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.169260    0.327418 2210.936279 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.169279    0.001819 2210.937988 v io_south_out[7] (out)
                                           2210.937988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.937988   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.812012   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2204.090332 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2204.090332 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2206.042236 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2206.042236 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.418213 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.418213 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.149414 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.149414 v cell0/CBeast_in[6] (fpgacell)
     1    0.005411    0.028918    1.417448 2210.566895 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028918    0.000227 2210.567139 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.169001    0.326963 2210.894043 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.169020    0.001819 2210.895996 v io_south_out[6] (out)
                                           2210.895996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.895996   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.854004   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.009970    0.038693    1.601620 2209.855225 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038693    0.000227 2209.855469 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.170823    0.332875 2210.188477 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.170849    0.002046 2210.190430 v io_west_out[12] (out)
                                           2210.190430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.190430   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.559570   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.606934 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.606934 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.426514 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.426514 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.574707 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.574707 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.253662 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.253662 v cell0/CBeast_in[12] (fpgacell)
     1    0.004699    0.027720    1.546141 2209.799805 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027720    0.000227 2209.800049 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.169166    0.326509 2210.126465 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.169186    0.001819 2210.128418 v io_south_out[12] (out)
                                           2210.128418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.128418   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.621582   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.007170    0.032332    1.361968 2209.738037 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032332    0.000227 2209.738281 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035651    0.171917    0.330829 2210.069092 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.171938    0.002046 2210.071045 v io_west_out[5] (out)
                                           2210.071045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.071045   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.678711   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.795166 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.795166 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.609863 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.609863 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.735596 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.735596 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.375977 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.375977 v cell0/CBeast_in[5] (fpgacell)
     1    0.004499    0.027403    1.220315 2209.596191 v cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.027403    0.000227 2209.596436 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.169161    0.326509 2209.923096 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.169180    0.001819 2209.924805 v io_south_out[5] (out)
                                           2209.924805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.924805   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.825195   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.607422 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.607422 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.914062 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.914062 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019589    0.100465    2.164598 2208.078613 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.100465    0.000227 2208.078857 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.270966    0.356067 2208.434814 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.270969    0.001364 2208.436279 ^ io_north_out[17] (out)
                                           2208.436279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.436279   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.313965   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.607422 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.607422 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.914062 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.914062 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005367    0.038898    1.867193 2207.781250 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.038898    0.000227 2207.781494 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.272132    0.328328 2208.109619 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.272138    0.001592 2208.111328 ^ io_east_out[17] (out)
                                           2208.111328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.111328   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.638672   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.607422 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.607422 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005881    0.040952    2.009529 2205.616943 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.040952    0.000227 2205.617188 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.273019    0.329919 2205.947266 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.273025    0.001819 2205.948975 ^ io_east_out[1] (out)
                                           2205.948975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.948975   data arrival time
---------------------------------------------------------------------------------------------
                                           5793.801270   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.607422 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.607422 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004983    0.035836    1.478156 2205.085693 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.035836    0.000227 2205.085938 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.277665    0.330829 2205.416748 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.277762    0.001819 2205.418457 ^ io_south_out[17] (out)
                                           2205.418457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.418457   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.332031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.007125    0.046394    6.270512 2203.512207 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.046394    0.000227 2203.512451 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035386    0.280671    0.337650 2203.850098 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.280774    0.002046 2203.852051 ^ io_west_out[3] (out)
                                           2203.852051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.852051   data arrival time
---------------------------------------------------------------------------------------------
                                           5795.897949   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.008370    0.052287    6.183655 2203.425293 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.052287    0.000227 2203.425537 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.280107    0.339924 2203.765625 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.280209    0.002046 2203.767578 ^ io_west_out[11] (out)
                                           2203.767578   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.767578   data arrival time
---------------------------------------------------------------------------------------------
                                           5795.982422   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.005171    0.036349    6.138862 2203.380615 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.036349    0.000227 2203.380859 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035096    0.278475    0.331738 2203.712646 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.278572    0.001819 2203.714355 ^ io_south_out[3] (out)
                                           2203.714355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.714355   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.035645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.006850    0.046937    6.101573 2203.343262 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.046937    0.000227 2203.343506 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035397    0.280753    0.337877 2203.681396 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.280856    0.002046 2203.683350 ^ io_west_out[8] (out)
                                           2203.683350   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.683350   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.066895   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.005856    0.040176    6.101346 2203.343018 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040176    0.000227 2203.343262 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.277142    0.332420 2203.675781 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.277238    0.001819 2203.677490 ^ io_south_out[11] (out)
                                           2203.677490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.677490   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.072754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.007457    0.032922    6.054506 2203.296143 v cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.032922    0.000227 2203.296387 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035749    0.172310    0.331511 2203.627930 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.172331    0.002046 2203.630127 v io_west_out[2] (out)
                                           2203.630127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.630127   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.119629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.006447    0.030964    6.022674 2203.264404 v cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.030964    0.000227 2203.264648 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.170589    0.329010 2203.593750 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.170613    0.002046 2203.595703 v io_west_out[1] (out)
                                           2203.595703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.595703   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.154297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.006253    0.030478    6.005394 2203.247070 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030478    0.000227 2203.247314 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168614    0.327418 2203.574707 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.168632    0.001819 2203.576660 v io_south_out[8] (out)
                                           2203.576660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.576660   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.173340   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.006086    0.030170    5.919446 2203.161133 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.030170    0.000227 2203.161377 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.168913    0.327418 2203.488770 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.168932    0.001819 2203.490723 v io_south_out[2] (out)
                                           2203.490723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.490723   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.259277   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.241699 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.241699 v cell0/CBeast_in[11] (fpgacell)
     1    0.004553    0.027478    5.905122 2203.146729 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027478    0.000227 2203.146973 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168613    0.326054 2203.473145 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.168632    0.001819 2203.474854 v io_south_out[1] (out)
                                           2203.474854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.474854   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.275391   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.288818 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.288818 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.191650 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.191650 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.062233    1.429271 2195.621094 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062233    0.000000 2195.621094 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005724    0.045473    1.957460 2197.578369 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.045473    0.000227 2197.578613 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.272698    0.331738 2197.910400 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.272705    0.001819 2197.912354 ^ io_east_out[11] (out)
                                           2197.912354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.912354   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.837891   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.551270 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.551270 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005745    0.029524    1.641183 2197.192383 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029524    0.000227 2197.192627 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.168960    0.327191 2197.519775 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.168979    0.001819 2197.521729 v io_south_out[27] (out)
                                           2197.521729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.521729   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.228516   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.942139 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.942139 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.114258 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.114258 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033808    0.086336    2.260549 2196.374756 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.086336    0.000227 2196.375000 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.165018    0.350838 2196.725830 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.165028    0.001364 2196.727051 v io_north_out[27] (out)
                                           2196.727051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.727051   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.022949   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.679199 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.679199 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.288818 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.288818 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.191650 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.191650 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005260    0.043829    1.922672 2196.114502 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043829    0.000227 2196.114746 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034311    0.272628    0.331056 2196.445801 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.272635    0.001819 2196.447510 ^ io_east_out[27] (out)
                                           2196.447510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.447510   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.302734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2192.005615 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2192.005615 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.159912 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.159912 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005534    0.029163    2.285105 2195.445068 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.029163    0.000227 2195.445312 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.165715    0.324690 2195.770020 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165729    0.001592 2195.771484 v io_east_out[3] (out)
                                           2195.771484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.771484   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.979004   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.169434 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.169434 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.178223 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.178223 v cell1/CBnorth_in[2] (fpgacell)
     1    0.005000    0.028224    2.258958 2195.437256 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028224    0.000227 2195.437500 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.166174    0.324690 2195.762207 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.166188    0.001592 2195.763672 v io_east_out[2] (out)
                                           2195.763672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.763672   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.985840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2192.035156 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2192.035156 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.210449 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.210449 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005744    0.029542    1.960416 2195.170898 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.029542    0.000227 2195.171143 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034109    0.165740    0.324917 2195.495850 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165754    0.001592 2195.497559 v io_east_out[8] (out)
                                           2195.497559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.497559   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.252441   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2192.035156 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2192.035156 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.210449 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.210449 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006555    0.031068    1.674380 2194.884766 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.031068    0.000227 2194.885010 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.169276    0.328100 2195.213135 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.169296    0.001819 2195.214844 v io_south_out[24] (out)
                                           2195.214844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.214844   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.535645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.169434 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.169434 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.178223 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.178223 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006431    0.030841    1.617309 2194.795654 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030841    0.000227 2194.795898 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034849    0.168720    0.327645 2195.123535 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.168739    0.001819 2195.125244 v io_south_out[18] (out)
                                           2195.125244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.125244   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.624512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2192.005615 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2192.005615 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.159912 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.159912 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005087    0.028362    1.622084 2194.781982 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028362    0.000227 2194.782227 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.169003    0.326736 2195.108887 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.169022    0.001819 2195.110840 v io_south_out[19] (out)
                                           2195.110840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.110840   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.639160   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.169434 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.169434 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034513    0.088375    2.107981 2194.277344 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.088375    0.000227 2194.277588 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.164668    0.351520 2194.629150 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.164678    0.001364 2194.630615 v io_north_out[18] (out)
                                           2194.630615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.630615   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.119141   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2192.005615 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2192.005615 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019405    0.056862    2.147772 2194.153320 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056862    0.000227 2194.153564 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.165177    0.337195 2194.490723 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.165187    0.001364 2194.492188 v io_north_out[19] (out)
                                           2194.492188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.492188   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.257812   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2192.035156 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2192.035156 v cell3/SBsouth_in[8] (fpgacell)
     1    0.014215    0.046532    2.069328 2194.104492 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046532    0.000227 2194.104736 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.165485    0.332648 2194.437256 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.165496    0.001364 2194.438721 v io_north_out[24] (out)
                                           2194.438721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.438721   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.311035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.108595    7.882818 2191.998535 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108595    0.000000 2191.998535 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005488    0.039231    1.953140 2193.951660 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.039231    0.000227 2193.951904 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034297    0.272510    0.328782 2194.280518 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.272516    0.001592 2194.282227 ^ io_east_out[19] (out)
                                           2194.282227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.282227   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.467773   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.169434 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.169434 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004964    0.028153    1.638682 2193.808105 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.028153    0.000227 2193.808350 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034120    0.165802    0.324235 2194.132568 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165817    0.001592 2194.134277 v io_east_out[18] (out)
                                           2194.134277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.134277   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.615723   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2192.035156 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2192.035156 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005409    0.028934    1.460421 2193.495605 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028934    0.000227 2193.495850 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.166531    0.325144 2193.820801 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.166546    0.001592 2193.822510 v io_east_out[24] (out)
                                           2193.822510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.822510   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.927734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034466    0.088287    7.031986 2191.130371 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.088287    0.000227 2191.130615 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.165020    0.351747 2191.482422 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.165030    0.001364 2191.483643 v io_north_out[2] (out)
                                           2191.483643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.483643   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.266113   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005220    0.038327    7.027666 2191.143311 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.038327    0.000227 2191.143555 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034197    0.271774    0.327873 2191.471436 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.271780    0.001592 2191.472900 ^ io_east_out[0] (out)
                                           2191.472900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.472900   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.276855   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019250    0.056306    6.895562 2190.993896 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.056306    0.000227 2190.994141 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.164757    0.336513 2191.330566 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.164767    0.001364 2191.332031 v io_north_out[1] (out)
                                           2191.332031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.332031   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.417969   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014404    0.046910    6.901474 2190.999756 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046910    0.000227 2191.000000 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034417    0.166851    0.333785 2191.333984 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.166863    0.001592 2191.335449 v io_north_out[8] (out)
                                           2191.335449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.335449   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.414551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019638    0.101226    6.860774 2190.959229 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.101226    0.000227 2190.959473 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.270334    0.356067 2191.315430 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.270338    0.001364 2191.316895 ^ io_north_out[3] (out)
                                           2191.316895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.316895   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.433594   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005635    0.044605    6.834853 2190.950439 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.044605    0.000227 2190.950684 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.271592    0.330601 2191.281250 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.271598    0.001592 2191.282959 ^ io_east_out[10] (out)
                                           2191.282959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.282959   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.467285   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033947    0.168701    6.699111 2190.797607 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.168701    0.000227 2190.797607 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033899    0.269742    0.387217 2191.185059 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.269745    0.001364 2191.186279 ^ io_north_out[11] (out)
                                           2191.186279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.186279   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.563477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.115723 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.115723 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005831    0.040574    6.524715 2190.640381 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.040574    0.000227 2190.640625 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.273122    0.329919 2190.970459 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.273129    0.001819 2190.972412 ^ io_east_out[9] (out)
                                           2190.972412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.972412   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.777832   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007322    0.047209    6.272330 2190.370605 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.047209    0.000227 2190.370850 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.279928    0.337423 2190.708252 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.280030    0.002046 2190.710449 ^ io_west_out[19] (out)
                                           2190.710449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.710449   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.039551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008407    0.052446    6.184792 2190.283203 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.052446    0.000227 2190.283447 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.280019    0.339924 2190.623291 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.280121    0.002046 2190.625488 ^ io_west_out[27] (out)
                                           2190.625488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.625488   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.124512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006853    0.046951    6.102710 2190.201172 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.046951    0.000227 2190.201416 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.279928    0.337423 2190.538818 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.280029    0.002046 2190.540771 ^ io_west_out[24] (out)
                                           2190.540771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.540771   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.209473   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007457    0.032926    6.055416 2190.153809 v cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.032926    0.000227 2190.154053 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.171876    0.331056 2190.485107 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.171896    0.001819 2190.486816 v io_west_out[18] (out)
                                           2190.486816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.486816   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.263184   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.098389 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.098389 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007216    0.032523    6.025857 2190.124268 v cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.032523    0.000227 2190.124512 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.170490    0.329692 2190.454102 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.170514    0.002046 2190.456299 v io_west_out[17] (out)
                                           2190.456299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.456299   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.293945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005117    0.037933    6.842811 2189.479980 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.037933    0.000227 2189.479980 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.270904    0.327191 2189.807373 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.270909    0.001592 2189.808838 ^ io_east_out[16] (out)
                                           2189.808838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.808838   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.941406   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005253    0.043237    6.648861 2189.285889 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.043237    0.000227 2189.286133 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.271571    0.329919 2189.615967 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.271578    0.001592 2189.617676 ^ io_east_out[26] (out)
                                           2189.617676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.617676   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.132324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.757812 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.757812 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.636963 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.636963 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005636    0.039786    6.339406 2188.976562 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.039786    0.000227 2188.976807 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.271531    0.328328 2189.304932 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.271536    0.001592 2189.306641 ^ io_east_out[25] (out)
                                           2189.306641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.306641   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.443359   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2184.041504 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2184.041504 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004772    0.027839    1.659146 2185.700684 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027839    0.000227 2185.700928 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.168999    0.326509 2186.027344 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.169018    0.001819 2186.029297 v io_south_out[26] (out)
                                           2186.029297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2186.029297   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.720703   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2175.061523 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2175.061523 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.446777 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.446777 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.570068 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.570068 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045405    0.107735    2.244406 2184.814453 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107735    0.000227 2184.814697 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.165108    0.361297 2185.176025 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.165118    0.001364 2185.177246 v io_north_out[26] (out)
                                           2185.177246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.177246   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.572754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.076062    3.782134 2177.369141 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076062    0.000000 2177.369141 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026406    0.070873    4.014510 2181.383789 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070873    0.000227 2181.384033 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.164697    0.343334 2181.727295 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.164706    0.001364 2181.728760 v io_north_out[25] (out)
                                           2181.728760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.728760   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.021484   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.141677    3.535888 2177.123047 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141677    0.000000 2177.123047 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010524    0.039766    3.914011 2181.037109 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039766    0.000227 2181.037354 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.165194    0.329237 2181.366455 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.165204    0.001364 2181.367920 v io_north_out[16] (out)
                                           2181.367920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.367920   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.382324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2141.029785 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2141.029785 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.563965 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.563965 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2151.076172 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2151.076172 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.418213 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.418213 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.261230 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.261230 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.693115 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.693115 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.376953 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.376953 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.587158 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.587158 v cell1/CBnorth_in[9] (fpgacell)
     1    0.006065    0.030116    1.364015 2174.951172 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.030116    0.000227 2174.951416 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168615    0.327191 2175.278564 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.168634    0.001819 2175.280273 v io_south_out[25] (out)
                                           2175.280273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.280273   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.469727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.015212    0.080172    8.095185 2135.428711 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.080172    0.000227 2135.428711 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035835    0.284048    0.355612 2135.784424 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.284057    0.002046 2135.786377 ^ io_west_out[10] (out)
                                           2135.786377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.786377   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.963379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004874    0.037119    8.113603 2135.447021 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.037119    0.000227 2135.447266 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.277137    0.331056 2135.778320 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.277233    0.001819 2135.780029 ^ io_south_out[10] (out)
                                           2135.780029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.780029   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.970215   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006831    0.032259    5.483344 2132.816650 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032259    0.000227 2132.816895 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.170534    0.329692 2133.146729 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.170558    0.002046 2133.148682 v io_west_out[9] (out)
                                           2133.148682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.148682   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.601074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005886    0.029782    5.397624 2132.730957 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029782    0.000227 2132.731201 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.168915    0.327418 2133.058594 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.168934    0.001819 2133.060547 v io_south_out[9] (out)
                                           2133.060547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.060547   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.689453   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006115    0.047008    1.749186 2129.082520 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.047008    0.000227 2129.082764 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035731    0.283217    0.339924 2129.422852 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.283316    0.001819 2129.424561 ^ io_west_out[0] (out)
                                           2129.424561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.424561   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.325684   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.333496 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.333496 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006049    0.040348    1.499529 2128.833008 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040348    0.000227 2128.833252 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.277630    0.332875 2129.166016 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.277726    0.001819 2129.167969 ^ io_south_out[0] (out)
                                           2129.167969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.167969   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.582031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.656006 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.656006 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.264160 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.264160 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.960449 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.960449 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.590088 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.590088 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.327393 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.327393 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.552490 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.552490 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.006022    0.040236    1.523631 2127.075928 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.040236    0.000227 2127.076172 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277072    0.332420 2127.408691 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.277169    0.001819 2127.410400 ^ io_south_out[16] (out)
                                           2127.410400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.410400   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.339844   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.045126    0.107180    2.243951 2099.552979 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.107180    0.000227 2099.553223 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034314    0.166330    0.361752 2099.914795 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.166342    0.001592 2099.916504 v io_north_out[10] (out)
                                           2099.916504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.916504   data arrival time
---------------------------------------------------------------------------------------------
                                           5899.833496   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.883057 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.883057 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.308838 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.308838 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014800    0.047453    1.454055 2098.762939 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047453    0.000227 2098.763184 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035333    0.170608    0.336740 2099.099854 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.170632    0.002046 2099.102051 v io_west_out[26] (out)
                                           2099.102051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.102051   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.647949   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.076027    3.782134 2090.386230 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076027    0.000000 2090.386230 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026363    0.070784    4.014510 2094.400879 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070784    0.000227 2094.401123 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.165050    0.343562 2094.744629 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.165060    0.001364 2094.746094 v io_north_out[9] (out)
                                           2094.746094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.746094   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.003906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010729    0.040253    3.914465 2094.054443 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.040253    0.000227 2094.054688 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.165546    0.329919 2094.384766 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.165556    0.001364 2094.385986 v io_north_out[0] (out)
                                           2094.385986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.385986   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.363770   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.604248 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.604248 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.140137 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.140137 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.007114    0.048718    1.796934 2091.937012 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.048718    0.000227 2091.937256 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.280506    0.338559 2092.275879 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.280610    0.002046 2092.277832 ^ io_west_out[25] (out)
                                           2092.277832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.277832   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.472168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005563    0.051022    0.030468 2000.030518 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.051023    0.000000 2000.030518 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.133499    0.187129 2000.217651 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.133499    0.000227 2000.217896 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.781006 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.781006 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.715820 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.715820 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.969849 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.969849 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.835449 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.835449 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.464478 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.464478 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.561279 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.561279 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.803711 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.803711 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.680664 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.680664 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.214966 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.214966 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.354004 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.354004 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.981812 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.981812 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.786133 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.786133 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.134277 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.134277 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.299316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.299316 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.382812 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.382812 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2060.087646 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2060.087646 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.930664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.930664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.744873 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.744873 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.221680 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.221680 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2072.024658 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2072.024658 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.410645 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.410645 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.417480 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.417480 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.198486 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.198486 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005462    0.044659    1.746685 2082.945312 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044659    0.000227 2082.945557 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.280194    0.336513 2083.281982 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.280296    0.002046 2083.284180 ^ io_west_out[16] (out)
                                           2083.284180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.284180   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.465820   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.020006    0.150079    0.102617    0.102617 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000    0.102617 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308032    0.410649 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.002468    0.413117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361381    0.774498 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.227750    0.011749    0.786246 ^ cell3/clk (fpgacell)
     1    0.005351    0.044673    1.764773    2.551020 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.044673    0.000168    2.551188 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034248    0.272157    0.331094    2.882282 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.272163    0.001650    2.883932 ^ config_data_out (out)
                                              2.883932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.883932   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.866211   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006238    0.055567    0.033879 2000.033936 ^ config_en (in)
                                                         config_en (net)
                      0.055569    0.000000 2000.033936 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168719    0.450412    0.471118 2000.505005 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.464076    0.062073 2000.567139 ^ cell0/config_en (fpgacell)
                                           2000.567139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190268    0.010914 10000.774414 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -2.563840 9997.959961   library setup time
                                           9997.959961   data required time
---------------------------------------------------------------------------------------------
                                           9997.959961   data required time
                                           -2000.567139   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.392578   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006238    0.055567    0.033879 2000.033936 ^ config_en (in)
                                                         config_en (net)
                      0.055569    0.000000 2000.033936 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168719    0.450412    0.471118 2000.505005 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.465046    0.064119 2000.569214 ^ cell1/config_en (fpgacell)
                                           2000.569214   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232914    0.029104 10000.803711 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.553711   clock uncertainty
                                  0.000000 10000.553711   clock reconvergence pessimism
                                 -2.563840 9997.990234   library setup time
                                           9997.990234   data required time
---------------------------------------------------------------------------------------------
                                           9997.990234   data required time
                                           -2000.569214   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.420898   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006238    0.055567    0.033879 2000.033936 ^ config_en (in)
                                                         config_en (net)
                      0.055569    0.000000 2000.033936 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168719    0.450412    0.471118 2000.505005 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.454916    0.037062 2000.542114 ^ cell2/config_en (fpgacell)
                                           2000.542114   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190269    0.010914 10000.774414 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -2.563840 9997.959961   library setup time
                                           9997.959961   data required time
---------------------------------------------------------------------------------------------
                                           9997.959961   data required time
                                           -2000.542114   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.417969   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006238    0.055567    0.033879 2000.033936 ^ config_en (in)
                                                         config_en (net)
                      0.055569    0.000000 2000.033936 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168719    0.450412    0.471118 2000.505005 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.450857    0.012278 2000.517334 ^ cell3/config_en (fpgacell)
                                           2000.517334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.227750    0.010914 10000.786133 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                 -2.563840 9997.971680   library setup time
                                           9997.971680   data required time
---------------------------------------------------------------------------------------------
                                           9997.971680   data required time
                                           -2000.517334   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.454590   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005736    0.052194    0.031378 2000.031372 ^ nrst (in)
                                                         nrst (net)
                      0.052195    0.000000 2000.031372 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.171410    0.457645    0.469754 2000.501221 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.473321    0.066848 2000.567993 ^ cell0/nrst (fpgacell)
                                           2000.567993   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190268    0.010914 10000.774414 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -0.669950 9999.853516   library setup time
                                           9999.853516   data required time
---------------------------------------------------------------------------------------------
                                           9999.853516   data required time
                                           -2000.567993   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.285156   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005736    0.052194    0.031378 2000.031372 ^ nrst (in)
                                                         nrst (net)
                      0.052195    0.000000 2000.031372 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.171410    0.457645    0.469754 2000.501221 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.474505    0.069122 2000.570312 ^ cell1/nrst (fpgacell)
                                           2000.570312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232914    0.029104 10000.803711 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.553711   clock uncertainty
                                  0.000000 10000.553711   clock reconvergence pessimism
                                 -0.669950 9999.883789   library setup time
                                           9999.883789   data required time
---------------------------------------------------------------------------------------------
                                           9999.883789   data required time
                                           -2000.570312   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.313477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005736    0.052194    0.031378 2000.031372 ^ nrst (in)
                                                         nrst (net)
                      0.052195    0.000000 2000.031372 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.171410    0.457645    0.469754 2000.501221 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.463164    0.041155 2000.542358 ^ cell2/nrst (fpgacell)
                                           2000.542358   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190269    0.010914 10000.774414 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                 -0.669950 9999.853516   library setup time
                                           9999.853516   data required time
---------------------------------------------------------------------------------------------
                                           9999.853516   data required time
                                           -2000.542358   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.311523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005736    0.052194    0.031378 2000.031372 ^ nrst (in)
                                                         nrst (net)
                      0.052195    0.000000 2000.031372 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.171410    0.457645    0.469754 2000.501221 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.457886    0.009322 2000.510498 ^ cell3/nrst (fpgacell)
                                           2000.510498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.227750    0.010914 10000.786133 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                 -0.669950 9999.865234   library setup time
                                           9999.865234   data required time
---------------------------------------------------------------------------------------------
                                           9999.865234   data required time
                                           -2000.510498   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.355469   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004997    0.027109    0.016144 2000.016235 v config_data_in (in)
                                                         config_data_in (net)
                      0.027112    0.000000 2000.016235 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.014017    0.167169    0.233740 2000.249878 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.167178    0.001364 2000.251343 v cell0/config_data_in (fpgacell)
                                           2000.251343   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190268    0.010914 10000.774414 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                  0.191900 10000.715820   library setup time
                                           10000.715820   data required time
---------------------------------------------------------------------------------------------
                                           10000.715820   data required time
                                           -2000.251343   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.464844   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.020006    0.150079    0.102617    0.102617 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000    0.102617 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308032    0.410649 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.002468    0.413117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361381    0.774498 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232914    0.029242    0.803739 ^ cell1/clk (fpgacell)
     3    0.085753    0.415409    2.016432    2.820171 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.419731    0.036235    2.856407 ^ cell2/config_data_in (fpgacell)
                                              2.856407   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008185 10000.418945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343789 10000.762695 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190269    0.010914 10000.774414 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.523438   clock uncertainty
                                  0.000000 10000.523438   clock reconvergence pessimism
                                  0.366640 10000.890625   library setup time
                                           10000.890625   data required time
---------------------------------------------------------------------------------------------
                                           10000.890625   data required time
                                             -2.856407   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.034180   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.020006    0.150079    0.102617    0.102617 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000    0.102617 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308032    0.410649 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008425    0.419074 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343900    0.762974 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190268    0.010661    0.773635 ^ cell0/clk (fpgacell)
     3    0.052267    0.255740    1.918710    2.692345 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.256410    0.008825    2.701170 ^ cell1/config_data_in (fpgacell)
                                              2.701170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232914    0.029104 10000.803711 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.553711   clock uncertainty
                                  0.000000 10000.553711   clock reconvergence pessimism
                                  0.366640 10000.920898   library setup time
                                           10000.920898   data required time
---------------------------------------------------------------------------------------------
                                           10000.920898   data required time
                                             -2.701170   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.219727   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.020006    0.150079    0.102617    0.102617 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000    0.102617 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308032    0.410649 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123520    0.008425    0.419074 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108587    0.189340    0.343900    0.762974 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.190269    0.010668    0.773642 ^ cell2/clk (fpgacell)
     3    0.045134    0.222173    1.895166    2.668808 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.222356    0.008621    2.677428 ^ cell3/config_data_in (fpgacell)
                                              2.677428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.020006    0.150079    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150102    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.061287    0.122573    0.308319 10000.411133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122655    0.001819 10000.413086 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133374    0.226873    0.361979 10000.775391 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.227750    0.010914 10000.786133 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                  0.366640 10000.902344   library setup time
                                           10000.902344   data required time
---------------------------------------------------------------------------------------------
                                           10000.902344   data required time
                                             -2.677428   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.224609   slack (MET)



