$ Start of Compile
#Wed Mar 25 21:03:40 2015

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"H:\vdp\vdp.vhd":11:7:11:9|Top entity is set to vdp.
Unable to open file H:\vdp\rev_1\synwork\utility_pack_comp.fdeporig to write the file dependencies

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 25 21:03:40 2015

###########################################################]
$ Start of Compile
#Wed Mar 25 21:03:59 2015

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"H:\vdp\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File H:\vdp\config_pack.vhd changed - recompiling
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File H:\vdp\utility_pack.vhd changed - recompiling
File H:\vdp\project_pack.vhd changed - recompiling
File H:\vdp\db.vhd changed - recompiling
File H:\vdp\rcb.vhd changed - recompiling
File H:\vdp\vdp.vhd changed - recompiling
@W: CD623 :"H:\vdp\utility_pack.vhd":357:19:357:23|Shared Variables in packages are not recommended.
VHDL syntax check successful!
@N: CD630 :"H:\vdp\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"H:\vdp\rcb.vhd":6:7:6:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"H:\vdp\rcb.vhd":43:17:43:18|Using sequential encoding for type state_t
@N: CD233 :"H:\vdp\rcb.vhd":54:18:54:19|Using sequential encoding for type rstate_t
@W: CD638 :"H:\vdp\rcb.vhd":35:15:35:16|Signal pw is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":35:19:35:25|Signal wen_all is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":37:15:37:21|Signal pixopin is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":38:15:38:19|Signal opout is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":39:11:39:19|Signal rdout_par is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":41:15:41:19|Signal start is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":42:9:42:13|Signal delay is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":44:9:44:13|Signal state is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":44:16:44:21|Signal nstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":49:9:49:20|Signal word_num_old is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":51:9:51:17|Signal same_word is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":55:9:55:14|Signal rstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":55:16:55:22|Signal nrstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":56:9:56:13|Signal timer is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":59:9:59:10|Signal p1 is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":59:12:59:13|Signal p2 is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":60:9:60:18|Signal delaycmd_i is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":62:9:62:12|Signal move is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":65:9:65:16|Signal cmd_same is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":66:9:66:15|Signal cmd_reg is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":67:9:67:16|Signal delaycmd is undriven 
Post processing for work.rcb.rtl1
@W: CL240 :"H:\vdp\rcb.vhd":67:9:67:16|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\rcb.vhd":24:2:24:11|rcb_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 0 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 1 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 2 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 3 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 4 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 5 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 6 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 7 of signal vaddr is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\rcb.vhd":20:2:20:7|vwrite is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 0 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 1 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 2 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 3 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 4 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 5 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 6 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 7 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 8 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 9 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 10 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 11 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 12 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 13 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 14 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 15 of signal vdin is floating -- simulation mismatch possible.
@N: CD630 :"H:\vdp\db.vhd":206:7:206:8|Synthesizing work.db.rtl 
@N: CD231 :"H:\vdp\db.vhd":249:17:249:18|Using onehot encoding for type state_t (idle="1000000")
@W: CD638 :"H:\vdp\db.vhd":230:9:230:11|Signal cmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":230:14:230:16|Signal pen is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.startcmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.rcb_cmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.y is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.x is undriven 
@W: CD638 :"H:\vdp\db.vhd":233:9:233:13|Signal hdb_i is undriven 
@W: CD638 :"H:\vdp\db.vhd":233:16:233:22|Signal hdb_pre is undriven 
@W: CD638 :"H:\vdp\db.vhd":236:9:236:12|Signal xpre is undriven 
@W: CD638 :"H:\vdp\db.vhd":236:14:236:17|Signal ypre is undriven 
@W: CD638 :"H:\vdp\db.vhd":238:9:238:13|Signal xhold is undriven 
@W: CD638 :"H:\vdp\db.vhd":238:15:238:19|Signal yhold is undriven 
@W: CD638 :"H:\vdp\db.vhd":240:9:240:12|Signal xnew is undriven 
@W: CD638 :"H:\vdp\db.vhd":240:14:240:17|Signal ynew is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:9:246:12|Signal negx is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:15:246:18|Signal negy is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:21:246:24|Signal swap is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:27:246:31|Signal xbias is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:34:246:37|Signal draw is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:46:246:52|Signal disable is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:55:246:58|Signal busy is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:61:246:66|Signal resetx is undriven 
@W: CD638 :"H:\vdp\db.vhd":250:9:250:13|Signal state is undriven 
@W: CD638 :"H:\vdp\db.vhd":250:16:250:21|Signal nstate is undriven 
@N: CD630 :"H:\vdp\db.vhd":149:7:149:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"H:\vdp\db.vhd":165:9:165:15|Signal swapxy1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":165:18:165:22|Signal negx1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":165:25:165:29|Signal negy1 is undriven 
@N: CD630 :"H:\vdp\db.vhd":8:7:8:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"H:\vdp\db.vhd":20:9:20:13|Signal done1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":21:9:21:10|Signal x1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":21:13:21:14|Signal y1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:9:22:13|Signal xincr is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:16:22:20|Signal yincr is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:23:22:26|Signal xnew is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:29:22:32|Signal ynew is undriven 
@W: CD638 :"H:\vdp\db.vhd":23:9:23:34|Signal error is undriven 
@W: CD638 :"H:\vdp\db.vhd":24:9:24:12|Signal err1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":24:15:24:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\db.vhd":20:9:20:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"H:\vdp\db.vhd":119:7:119:11|Synthesizing work.inver.i1 
Post processing for work.inver.i1
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 0 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 1 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 2 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 3 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 4 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 5 of signal b is floating -- simulation mismatch possible.
@N: CD630 :"H:\vdp\db.vhd":91:7:91:10|Synthesizing work.swap.s1 
Post processing for work.swap.s1
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 0 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 1 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 2 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 3 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 4 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 5 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 0 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 1 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 2 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 3 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 4 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 5 of signal xout is floating -- simulation mismatch possible.
Post processing for work.draw_any_octant.comb
@W: CL240 :"H:\vdp\db.vhd":165:25:165:29|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":165:18:165:22|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":165:9:165:15|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"H:\vdp\db.vhd":246:61:246:66|resetx is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:55:246:58|busy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:46:246:52|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:34:246:37|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:27:246:31|xbias is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:21:246:24|swap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:15:246:18|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:9:246:12|negx is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 0 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 1 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 2 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 3 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 4 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 5 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 0 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 1 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 2 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 3 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 4 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 5 of signal xnew is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\db.vhd":231:9:231:11|dbb.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 3 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 4 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 5 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 3 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 4 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 5 of signal dbb.X is floating -- simulation mismatch possible.
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 25 21:04:00 2015

###########################################################]
$ Start of Compile
#Wed Mar 25 21:05:10 2015

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"H:\vdp\vdp.vhd":11:7:11:9|Top entity is set to vdp.
@W: CD623 :"H:\vdp\utility_pack.vhd":357:19:357:23|Shared Variables in packages are not recommended.
VHDL syntax check successful!
@N: CD630 :"H:\vdp\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"H:\vdp\rcb.vhd":6:7:6:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"H:\vdp\rcb.vhd":43:17:43:18|Using sequential encoding for type state_t
@N: CD233 :"H:\vdp\rcb.vhd":54:18:54:19|Using sequential encoding for type rstate_t
@W: CD638 :"H:\vdp\rcb.vhd":35:15:35:16|Signal pw is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":35:19:35:25|Signal wen_all is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":37:15:37:21|Signal pixopin is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":38:15:38:19|Signal opout is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":39:11:39:19|Signal rdout_par is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":41:15:41:19|Signal start is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":42:9:42:13|Signal delay is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":44:9:44:13|Signal state is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":44:16:44:21|Signal nstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":49:9:49:20|Signal word_num_old is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":51:9:51:17|Signal same_word is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":55:9:55:14|Signal rstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":55:16:55:22|Signal nrstate is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":56:9:56:13|Signal timer is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":59:9:59:10|Signal p1 is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":59:12:59:13|Signal p2 is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":60:9:60:18|Signal delaycmd_i is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":62:9:62:12|Signal move is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":65:9:65:16|Signal cmd_same is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":66:9:66:15|Signal cmd_reg is undriven 
@W: CD638 :"H:\vdp\rcb.vhd":67:9:67:16|Signal delaycmd is undriven 
Post processing for work.rcb.rtl1
@W: CL240 :"H:\vdp\rcb.vhd":67:9:67:16|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\rcb.vhd":24:2:24:11|rcb_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 0 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 1 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 2 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 3 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 4 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 5 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 6 of signal vaddr is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":21:2:21:6|Bit 7 of signal vaddr is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\rcb.vhd":20:2:20:7|vwrite is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 0 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 1 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 2 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 3 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 4 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 5 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 6 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 7 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 8 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 9 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 10 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 11 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 12 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 13 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 14 of signal vdin is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\rcb.vhd":19:2:19:5|Bit 15 of signal vdin is floating -- simulation mismatch possible.
@N: CD630 :"H:\vdp\db.vhd":206:7:206:8|Synthesizing work.db.rtl 
@N: CD231 :"H:\vdp\db.vhd":249:17:249:18|Using onehot encoding for type state_t (idle="1000000")
@W: CD638 :"H:\vdp\db.vhd":230:9:230:11|Signal cmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":230:14:230:16|Signal pen is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.startcmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.rcb_cmd is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.y is undriven 
@W: CD638 :"H:\vdp\db.vhd":231:9:231:11|Signal dbb.x is undriven 
@W: CD638 :"H:\vdp\db.vhd":233:9:233:13|Signal hdb_i is undriven 
@W: CD638 :"H:\vdp\db.vhd":233:16:233:22|Signal hdb_pre is undriven 
@W: CD638 :"H:\vdp\db.vhd":236:9:236:12|Signal xpre is undriven 
@W: CD638 :"H:\vdp\db.vhd":236:14:236:17|Signal ypre is undriven 
@W: CD638 :"H:\vdp\db.vhd":238:9:238:13|Signal xhold is undriven 
@W: CD638 :"H:\vdp\db.vhd":238:15:238:19|Signal yhold is undriven 
@W: CD638 :"H:\vdp\db.vhd":240:9:240:12|Signal xnew is undriven 
@W: CD638 :"H:\vdp\db.vhd":240:14:240:17|Signal ynew is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:9:246:12|Signal negx is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:15:246:18|Signal negy is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:21:246:24|Signal swap is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:27:246:31|Signal xbias is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:34:246:37|Signal draw is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:46:246:52|Signal disable is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:55:246:58|Signal busy is undriven 
@W: CD638 :"H:\vdp\db.vhd":246:61:246:66|Signal resetx is undriven 
@W: CD638 :"H:\vdp\db.vhd":250:9:250:13|Signal state is undriven 
@W: CD638 :"H:\vdp\db.vhd":250:16:250:21|Signal nstate is undriven 
@N: CD630 :"H:\vdp\db.vhd":149:7:149:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"H:\vdp\db.vhd":165:9:165:15|Signal swapxy1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":165:18:165:22|Signal negx1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":165:25:165:29|Signal negy1 is undriven 
@N: CD630 :"H:\vdp\db.vhd":8:7:8:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"H:\vdp\db.vhd":20:9:20:13|Signal done1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":21:9:21:10|Signal x1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":21:13:21:14|Signal y1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:9:22:13|Signal xincr is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:16:22:20|Signal yincr is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:23:22:26|Signal xnew is undriven 
@W: CD638 :"H:\vdp\db.vhd":22:29:22:32|Signal ynew is undriven 
@W: CD638 :"H:\vdp\db.vhd":23:9:23:34|Signal error is undriven 
@W: CD638 :"H:\vdp\db.vhd":24:9:24:12|Signal err1 is undriven 
@W: CD638 :"H:\vdp\db.vhd":24:15:24:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:13:21:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":21:9:21:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\db.vhd":20:9:20:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"H:\vdp\db.vhd":119:7:119:11|Synthesizing work.inver.i1 
Post processing for work.inver.i1
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 0 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 1 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 2 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 3 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 4 of signal b is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":124:4:124:4|Bit 5 of signal b is floating -- simulation mismatch possible.
@N: CD630 :"H:\vdp\db.vhd":91:7:91:10|Synthesizing work.swap.s1 
Post processing for work.swap.s1
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 0 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 1 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 2 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 3 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 4 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:10:96:13|Bit 5 of signal yout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 0 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 1 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 2 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 3 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 4 of signal xout is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":96:4:96:7|Bit 5 of signal xout is floating -- simulation mismatch possible.
Post processing for work.draw_any_octant.comb
@W: CL240 :"H:\vdp\db.vhd":165:25:165:29|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":165:18:165:22|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":165:9:165:15|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"H:\vdp\db.vhd":246:61:246:66|resetx is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:55:246:58|busy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:46:246:52|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:34:246:37|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:27:246:31|xbias is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:21:246:24|swap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:15:246:18|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"H:\vdp\db.vhd":246:9:246:12|negx is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 0 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 1 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 2 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 3 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 4 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:14:240:17|Bit 5 of signal ynew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 0 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 1 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 2 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 3 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 4 of signal xnew is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":240:9:240:12|Bit 5 of signal xnew is floating -- simulation mismatch possible.
@W: CL240 :"H:\vdp\db.vhd":231:9:231:11|dbb.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 3 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 4 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 5 of signal dbb.Y is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 0 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 1 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 2 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 3 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 4 of signal dbb.X is floating -- simulation mismatch possible.
@W: CL252 :"H:\vdp\db.vhd":231:9:231:11|Bit 5 of signal dbb.X is floating -- simulation mismatch possible.
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 25 21:05:11 2015

###########################################################]
