{C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 6/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSub.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\azwad\OneDrive\Documents\Projects\CS_343\Labs\Lab 3\Task 6\Shameem_03_06_22_NBitFullAdderSub\Shameem_03_06_22_NBitFullAdderSub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_06_22_NBitFullAdderSubFlags
-- Compiling architecture Behavioural of Shameem_03_06_22_NBitFullAdderSubFlags

} {} {}} {C:/Users/azwad/OneDrive/Documents/Lab 3/Shameem_03_06_22_NBitFullAdderSubFlags/Shameem_03_06_22_NBitFullAdderSubFlags.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/OneDrive/Documents/Lab 3/Shameem_03_06_22_NBitFullAdderSubFlags/Shameem_03_06_22_NBitFullAdderSubFlags.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_06_22_NBitFullAdderSubFlags
-- Compiling architecture Behavioural of Shameem_03_06_22_NBitFullAdderSubFlags

} {} {}}
