
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125762                       # Number of seconds simulated
sim_ticks                                125762387415                       # Number of ticks simulated
final_tick                               1267397723046                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48374                       # Simulator instruction rate (inst/s)
host_op_rate                                    61913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1299293                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954108                       # Number of bytes of host memory used
host_seconds                                 96792.92                       # Real time elapsed on the host
sim_insts                                  4682239718                       # Number of instructions simulated
sim_ops                                    5992744007                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1265792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1677568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       244992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       238208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3434240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1209984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1209984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9889                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13106                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1861                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26830                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9453                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9453                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10064949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13339187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      1948055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      1894112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27307370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              61068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9621191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9621191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9621191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10064949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13339187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      1948055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      1894112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36928561                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150975256                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22295118                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19538130                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741652                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11078241                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553108                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54406                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117620322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123921831                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22295118                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12324508                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25219953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5685302                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1915366                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13405573                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148689119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123469166     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271278      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329067      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946130      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3562508      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862943      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845165      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662935      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10739927      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148689119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147674                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820809                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116739381                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2987976                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25008348                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25108                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3928298                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2397968                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139873254                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3928298                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117205768                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1394354                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785607                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24555560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       819525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138900955                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89934                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       483225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184478964                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630244150                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630244150                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35582792                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19852                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2644265                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23109803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4489542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82959                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000108                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137287243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128991404                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103798                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22724886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48838779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148689119                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94998264     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21870233     14.71%     78.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10971124      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7204985      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511004      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878963      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1739012      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433207      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82327      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148689119                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321638     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134711     25.08%     84.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80721     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101839989     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081775      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21602641     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4457078      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128991404                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.854388                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             537070                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004164                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407312795                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160032291                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126067910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129528474                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241985                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4179732                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       136187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3928298                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         942367                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51092                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137307096                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23109803                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4489542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036118                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876559                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127602717                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21267701                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388687                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25724577                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19654475                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4456876                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.845190                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126181029                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126067910                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72819742                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172936809                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.835024                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421077                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23696388                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746409                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144760821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784823                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660434                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102547095     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388956     11.32%     82.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11842519      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648146      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013973      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069289      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456724      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902479      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1891640      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144760821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1891640                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280177155                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278544350                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2286137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.509753                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.509753                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.662360                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.662360                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590277526                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165636355                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146680942                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150975256                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25009464                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20264750                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2166406                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10108658                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9603395                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2673391                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96165                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109041638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137634818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25009464                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12276786                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30074458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7047975                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3350817                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12724935                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1749243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147299443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117224985     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2819154      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2155913      1.46%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5299913      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1202503      0.82%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1709089      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1289423      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          814894      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14783569     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147299443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165653                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911638                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107765560                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5016095                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29611198                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118761                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4787824                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4318695                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44715                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166074287                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        85669                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4787824                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108678696                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1378534                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2092808                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28807346                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1554230                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164351235                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18888                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287872                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       643551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       164864                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230851507                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765496676                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765496676                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182167406                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48684101                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40915                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23272                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5315291                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15884177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7745334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130326                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1724226                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161465976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149920880                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201775                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29582843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     64144165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5603                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147299443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84520929     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26366715     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12328438      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9044898      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8040709      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3193143      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3156266      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490312      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158033      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147299443                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600294     68.43%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124738     14.22%     82.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152253     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125831492     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2252650      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17643      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14149588      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7669507      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149920880                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.993016                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             877285                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448220263                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191090162                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146152721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150798165                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366667                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3896668                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1062                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       248669                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4787824                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         871785                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161506867                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15884177                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7745334                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23247                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1175333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1238183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2413516                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147224824                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13597474                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2696056                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21265226                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20910634                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7667752                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.975159                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146343060                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146152721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87664172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242898577                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.968057                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360909                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106717009                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131056722                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30451875                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2170457                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142511619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88753437     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25156032     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11082342      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5806469      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4630316      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1661785      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1413775      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1055944      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2951519      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142511619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106717009                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131056722                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19484174                       # Number of memory references committed
system.switch_cpus1.commit.loads             11987509                       # Number of loads committed
system.switch_cpus1.commit.membars              17644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18829854                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118086917                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2667837                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2951519                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301068697                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327805294                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3675813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106717009                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131056722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106717009                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414725                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414725                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.706851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.706851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663815659                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203560809                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155323496                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35288                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150975256                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25413553                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20609077                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169730                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10240064                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9765193                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2730691                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100072                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110919434                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138996848                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25413553                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12495884                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30579557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7077808                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2749462                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12958047                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1703477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149128872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118549315     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2148183      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3938154      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3574628      2.40%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2285309      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1853951      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1080579      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1128832      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14569921      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149128872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168329                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.920660                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109794526                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4222406                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30184008                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51410                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4876521                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4394393                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3883                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168158426                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30578                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4876521                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110682319                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1147914                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1817314                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29327114                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1277688                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166276905                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        242341                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235204970                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    774297766                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    774297766                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186072803                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49132161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36641                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18321                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4589581                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15755376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7817262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89388                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1751574                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163127445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151534698                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169885                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28685388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63065351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    149128872                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016133                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561030                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85667743     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26109090     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13726393      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7947547      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8792914      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3257799      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2897677      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       554204      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175505      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149128872                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         605498     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125676     14.27%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149397     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127610734     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2144243      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18320      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13982748      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7778653      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151534698                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003706                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             880571                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005811                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    453248724                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191849702                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148212759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152415269                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292796                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3625392                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       133204                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4876521                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         741405                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       114017                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163164087                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15755376                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7817262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18321                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1209045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1213748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2422793                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149039955                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13429156                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2494743                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21207421                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21205786                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7778265                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.987181                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148348403                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148212759                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86473927                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242908976                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981702                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355993                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108368760                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133433775                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29730775                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2193332                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144252351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694862                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89364677     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25427819     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12630251      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4294484      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5292487      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1852783      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1305211      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1080239      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3004400      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144252351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108368760                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133433775                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19814039                       # Number of memory references committed
system.switch_cpus2.commit.loads             12129981                       # Number of loads committed
system.switch_cpus2.commit.membars              18320                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19259973                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120213394                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2752138                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3004400                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           304412501                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331205821                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1846384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108368760                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133433775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108368760                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393162                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393162                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717792                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717792                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671084741                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207457720                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156714392                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36640                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               150975256                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25455623                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20854735                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2160923                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10451943                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10071888                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2605898                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        99372                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113059579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             136685942                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25455623                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12677786                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29613294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6452628                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3486163                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13224646                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1687431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    150432057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.111511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.535892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       120818763     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2388376      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4069261      2.71%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2357060      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1849941      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1626635      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          997377      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2505574      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13819070      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    150432057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168608                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.905353                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112345532                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4750499                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28985556                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77865                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4272593                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4169892                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          432                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164701995                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2418                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4272593                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112914040                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         649407                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3127801                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28476424                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       991781                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     163583255                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        101587                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       573452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    230930126                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    761034677                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    761034677                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    185054915                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45875186                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36782                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18420                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2885079                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15180575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7776796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81590                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1812108                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158225486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148606322                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        93899                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23421257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51857675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    150432057                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.987863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547709                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89778313     59.68%     59.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23266309     15.47%     75.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12584085      8.37%     83.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9299827      6.18%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9058178      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3360458      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2549071      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       343594      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       192222      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    150432057                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         132895     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        176923     37.39%     65.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163317     34.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125413468     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2016782      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18362      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13409326      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7748384      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148606322                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.984309                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             473144                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003184                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    448211744                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181683904                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145446085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149079466                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       307074                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3140258                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       126105                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4272593                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         433849                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58521                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158262268                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       824844                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15180575                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7776796                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18420                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1245290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1144746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2390036                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146295006                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13075795                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2311316                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20823864                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20698618                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7748069                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.969000                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145446225                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145446085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85997679                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238104869                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.963377                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107622475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132656425                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25606175                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2178915                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    146159464                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.715916                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     92527148     63.31%     63.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25835615     17.68%     80.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10109157      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5326961      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4522414      3.09%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2181664      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1021341      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1585721      1.08%     97.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3049443      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    146159464                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107622475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132656425                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19691008                       # Number of memory references committed
system.switch_cpus3.commit.loads             12040317                       # Number of loads committed
system.switch_cpus3.commit.membars              18362                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19240862                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        119425518                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2741298                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3049443                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           301372621                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          320799628                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 543199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107622475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132656425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107622475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.402823                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.402823                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712848                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712848                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       657959997                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203029314                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      153846353                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36724                       # number of misc regfile writes
system.l20.replacements                          9903                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303578                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42671                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.114387                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4985.150781                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.969630                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4959.480129                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.388719                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22808.010740                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152135                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151351                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696045                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39602                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39602                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14382                       # number of Writeback hits
system.l20.Writeback_hits::total                14382                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39602                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39602                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39602                       # number of overall hits
system.l20.overall_hits::total                  39602                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9889                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9903                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9889                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9903                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9889                       # number of overall misses
system.l20.overall_misses::total                 9903                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4292112                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2943865781                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2948157893                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4292112                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2943865781                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2948157893                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4292112                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2943865781                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2948157893                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49491                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49505                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14382                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14382                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49491                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49505                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49491                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49505                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199814                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.200040                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199814                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.200040                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199814                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.200040                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 297690.947619                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 297703.513380                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 297690.947619                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 297703.513380                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 297690.947619                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 297703.513380                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2613                       # number of writebacks
system.l20.writebacks::total                     2613                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9889                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9903                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9889                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9903                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9889                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9903                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2312091971                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2315489566                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2312091971                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2315489566                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2312091971                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2315489566                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199814                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.200040                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199814                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.200040                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199814                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.200040                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 233804.426231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 233816.981319                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 233804.426231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 233816.981319                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 233804.426231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 233816.981319                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13119                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          983463                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45887                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.432279                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5646.692354                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.296829                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5219.700929                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            67.688855                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21822.621032                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.172323                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000345                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.159293                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002066                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665974                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        64925                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  64925                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25623                       # number of Writeback hits
system.l21.Writeback_hits::total                25623                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        64925                       # number of demand (read+write) hits
system.l21.demand_hits::total                   64925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        64925                       # number of overall hits
system.l21.overall_hits::total                  64925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13106                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13119                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13106                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13119                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13106                       # number of overall misses
system.l21.overall_misses::total                13119                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4560276                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4450383208                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4454943484                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4560276                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4450383208                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4454943484                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4560276                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4450383208                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4454943484                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        78031                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              78044                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25623                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25623                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        78031                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               78044                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        78031                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              78044                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167959                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168097                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167959                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168097                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167959                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168097                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 339568.381505                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 339579.501791                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 339568.381505                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 339579.501791                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 339568.381505                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 339579.501791                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3324                       # number of writebacks
system.l21.writebacks::total                     3324                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13106                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13119                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13106                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13119                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13106                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13119                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3612322949                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3616051807                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3612322949                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3616051807                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3612322949                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3616051807                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167959                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168097                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167959                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168097                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167959                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168097                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 275623.603617                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 275634.713545                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 275623.603617                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 275634.713545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 275623.603617                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 275634.713545                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1928                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          511424                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34696                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.740143                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6298.945737                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997232                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   942.583910                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            90.672674                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         25421.800446                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.192229                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028765                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002767                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.775812                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40202                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40202                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           12133                       # number of Writeback hits
system.l22.Writeback_hits::total                12133                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40202                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40202                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40202                       # number of overall hits
system.l22.overall_hits::total                  40202                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1914                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1928                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1914                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1928                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1914                       # number of overall misses
system.l22.overall_misses::total                 1928                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4367857                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    589948925                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      594316782                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4367857                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    589948925                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       594316782                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4367857                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    589948925                       # number of overall miss cycles
system.l22.overall_miss_latency::total      594316782                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42116                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42130                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        12133                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            12133                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42116                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42130                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42116                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42130                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.045446                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.045763                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.045446                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.045763                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.045446                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.045763                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 311989.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 308228.278474                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 308255.592324                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 311989.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 308228.278474                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 308255.592324                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 311989.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 308228.278474                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 308255.592324                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1793                       # number of writebacks
system.l22.writebacks::total                     1793                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1914                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1928                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1914                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1928                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1914                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1928                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3473279                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    467661458                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    471134737                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3473279                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    467661458                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    471134737                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3473279                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    467661458                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    471134737                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045446                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.045763                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.045446                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.045763                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.045446                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.045763                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248091.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244337.229885                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244364.490145                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 248091.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244337.229885                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244364.490145                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 248091.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244337.229885                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244364.490145                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1880                       # number of replacements
system.l23.tagsinuse                     32767.890773                       # Cycle average of tags in use
system.l23.total_refs                          431154                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34648                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.443835                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         8574.135696                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.063782                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   923.363369                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           150.511194                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         23102.816732                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.261662                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000521                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028179                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004593                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.705042                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33796                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33796                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11399                       # number of Writeback hits
system.l23.Writeback_hits::total                11399                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.data        33815                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33815                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33815                       # number of overall hits
system.l23.overall_hits::total                  33815                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1859                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1878                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1861                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1880                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1861                       # number of overall misses
system.l23.overall_misses::total                 1880                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6679782                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    641052133                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      647731915                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       611564                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       611564                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6679782                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    641663697                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       648343479                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6679782                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    641663697                       # number of overall miss cycles
system.l23.overall_miss_latency::total      648343479                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           19                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35655                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35674                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11399                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11399                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           21                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           19                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35676                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35695                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           19                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35676                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35695                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.052139                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.052643                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.095238                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.095238                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.052164                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.052668                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.052164                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.052668                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 351567.473684                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 344837.080689                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 344905.173056                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       305782                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       305782                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 351567.473684                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 344795.108544                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 344863.552660                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 351567.473684                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 344795.108544                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 344863.552660                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1723                       # number of writebacks
system.l23.writebacks::total                     1723                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1859                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1878                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1861                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1880                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1861                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1880                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5467475                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    522254333                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    527721808                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       483964                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       483964                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5467475                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    522738297                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    528205772                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5467475                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    522738297                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    528205772                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.052139                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.052643                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.095238                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.052164                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.052668                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.052164                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.052668                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 287761.842105                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 280932.938677                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 281002.027689                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       241982                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       241982                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 287761.842105                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 280891.078452                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 280960.517021                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 287761.842105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 280891.078452                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 280960.517021                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.969623                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013437670                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873267.412200                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.969623                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022387                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866938                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13405556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13405556                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13405556                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13405556                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13405556                       # number of overall hits
system.cpu0.icache.overall_hits::total       13405556                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5390744                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5390744                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5390744                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5390744                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5390744                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5390744                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13405573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13405573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13405573                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13405573                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13405573                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13405573                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 317102.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 317102.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 317102.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4408312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4408312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4408312                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 314879.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49491                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245028549                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49747                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4925.493980                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.604260                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.395740                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826579                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173421                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19245787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19245787                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23579279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23579279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23579279                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23579279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176645                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176645                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176645                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176645                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176645                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24807211999                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24807211999                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24807211999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24807211999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24807211999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24807211999                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19422432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19422432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23755924                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23755924                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23755924                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23755924                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009095                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007436                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007436                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140435.404336                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140435.404336                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140435.404336                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140435.404336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140435.404336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140435.404336                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14382                       # number of writebacks
system.cpu0.dcache.writebacks::total            14382                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       127154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       127154                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       127154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       127154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       127154                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       127154                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49491                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49491                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49491                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49491                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5605574681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5605574681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5605574681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5605574681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5605574681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5605574681                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113264.526500                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113264.526500                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113264.526500                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113264.526500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113264.526500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113264.526500                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099698330                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217133.729839                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12724916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12724916                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12724916                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12724916                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12724916                       # number of overall hits
system.cpu1.icache.overall_hits::total       12724916                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6071421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6071421                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6071421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6071421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6071421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6071421                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12724935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12724935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12724935                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12724935                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12724935                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12724935                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319548.473684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319548.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319548.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4678376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4678376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4678376                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 359875.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78031                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193937917                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78287                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2477.268474                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.246617                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.753383                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10235247                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10235247                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7461378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7461378                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22964                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22964                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17696625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17696625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17696625                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17696625                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190159                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190159                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190159                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24287502047                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24287502047                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24287502047                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24287502047                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24287502047                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24287502047                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10425406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10425406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7461378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7461378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17886784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17886784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17886784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17886784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018240                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010631                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127722.074932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127722.074932                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 127722.074932                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127722.074932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 127722.074932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127722.074932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25623                       # number of writebacks
system.cpu1.dcache.writebacks::total            25623                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112128                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112128                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112128                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78031                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78031                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78031                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78031                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8803398169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8803398169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8803398169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8803398169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8803398169                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8803398169                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112819.240674                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112819.240674                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112819.240674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112819.240674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112819.240674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112819.240674                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997225                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097597716                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370621.416847                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997225                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12958032                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12958032                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12958032                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12958032                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12958032                       # number of overall hits
system.cpu2.icache.overall_hits::total       12958032                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5129703                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5129703                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5129703                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5129703                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5129703                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5129703                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12958047                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12958047                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12958047                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12958047                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12958047                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12958047                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 341980.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 341980.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 341980.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 341980.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 341980.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 341980.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4503457                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4503457                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4503457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4503457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4503457                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4503457                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321675.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321675.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321675.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321675.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321675.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321675.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42116                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182342104                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42372                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4303.363164                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.653909                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.346091                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908804                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091196                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10101023                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10101023                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7647998                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7647998                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18321                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18321                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18320                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17749021                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17749021                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17749021                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17749021                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127659                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127659                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127659                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127659                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127659                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12776533016                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12776533016                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12776533016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12776533016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12776533016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12776533016                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10228682                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10228682                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7647998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7647998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17876680                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17876680                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17876680                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17876680                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100083.292333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100083.292333                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100083.292333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100083.292333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100083.292333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100083.292333                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12133                       # number of writebacks
system.cpu2.dcache.writebacks::total            12133                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85543                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85543                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85543                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42116                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42116                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42116                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42116                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3224637897                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3224637897                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3224637897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3224637897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3224637897                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3224637897                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76565.625819                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76565.625819                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76565.625819                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76565.625819                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76565.625819                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76565.625819                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.063772                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101165912                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2368098.735484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.063772                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027346                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742089                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13224625                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13224625                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13224625                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13224625                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13224625                       # number of overall hits
system.cpu3.icache.overall_hits::total       13224625                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7715805                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7715805                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7715805                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7715805                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7715805                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7715805                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13224646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13224646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13224646                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13224646                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13224646                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13224646                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 367419.285714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 367419.285714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 367419.285714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 367419.285714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 367419.285714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 367419.285714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6837482                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6837482                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6837482                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6837482                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6837482                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6837482                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 359867.473684                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 359867.473684                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 359867.473684                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 359867.473684                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 359867.473684                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 359867.473684                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35676                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176988625                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35932                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4925.654709                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.172297                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.827703                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.903017                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.096983                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9752646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9752646                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7613553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7613553                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18395                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18395                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18362                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18362                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17366199                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17366199                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17366199                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17366199                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        91184                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        91184                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          144                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        91328                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         91328                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        91328                       # number of overall misses
system.cpu3.dcache.overall_misses::total        91328                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8273406775                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8273406775                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12837954                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12837954                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8286244729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8286244729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8286244729                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8286244729                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9843830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9843830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7613697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7613697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17457527                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17457527                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17457527                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17457527                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009263                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009263                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000019                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005231                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005231                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005231                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005231                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 90733.097638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90733.097638                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89152.458333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89152.458333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 90730.605389                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90730.605389                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 90730.605389                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90730.605389                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        53271                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        53271                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11399                       # number of writebacks
system.cpu3.dcache.writebacks::total            11399                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55529                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55529                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55652                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55652                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55652                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55652                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35655                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35655                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           21                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35676                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35676                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35676                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35676                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2863453424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2863453424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1873248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1873248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2865326672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2865326672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2865326672                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2865326672                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002044                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002044                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80310.010489                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80310.010489                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 89202.285714                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89202.285714                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80315.244758                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80315.244758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80315.244758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80315.244758                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
