{
  "Top": "conv_2",
  "RtlTop": "conv_2",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_loop_flatten conv_2\/Col_Loop -off",
      "set_directive_pipeline conv_2\/Filter2_Loop "
    ],
    "DirectiveInfo": [
      "loop_flatten conv_2\/Col_Loop {{flatten positionBooleanCmd} {off positionBoolean1}} {}",
      "pipeline conv_2\/Filter2_Loop {} {}"
    ]
  },
  "Args": {
    "max_pool_1_out": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": [
          "13",
          "13",
          "32"
        ],
        "multiInterfaceRef": [
          "max_pool_1_out_address0",
          "max_pool_1_out_address1",
          "max_pool_1_out_q0",
          "max_pool_1_out_q1"
        ]
      }
    },
    "conv_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": [
          "11",
          "11",
          "64"
        ],
        "multiInterfaceRef": [
          "conv_out_address0",
          "conv_out_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "40",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1168278",
    "Uncertainty": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 40.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_2",
    "Version": "1.0",
    "DisplayName": "Conv_2",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/conv_2.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_2_conv_2_bias.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei0iy.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei1iI.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei2iS.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei3i2.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei4jc.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei5jm.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei6jw.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei7jG.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei8jQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei9j0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiAem.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib0s.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib1s.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib2s.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib3s.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib4t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib5t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib6t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib7t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib8t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weib9t.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibak.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibAo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibbk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibBo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibck.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibCo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibdk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibDo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibek.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibEo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiBew.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibFp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibgk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibGp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibhl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibHp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibil.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibIp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibjl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibJp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibkb.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibkl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibKp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibll.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibLp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibml.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibMq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibnm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibNq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibom.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibOq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibpm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibPq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibqm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibQq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibrm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibRq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibsm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibSr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibtn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibTr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibun.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibUr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibvn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibVr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibwn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibWr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibxn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibXr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibyn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibYs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibzo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibZs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic0C.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic1C.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic2C.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic3C.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic4D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic5D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic6D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic7D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic8D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weic9D.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicau.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicAy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicbu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicBy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiccu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicCy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicdu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicDy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiCeG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiceu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicEy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicfu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicFz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicgu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicGz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weichv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicHz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiciv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicIz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicjv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicJz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weickv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicKz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiclv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicLz.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicMA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicmv.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicNA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicnw.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicOA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicow.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicPA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicpw.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicQA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicqw.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicRA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicrw.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicSB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicsw.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicTB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weictx.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicUB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicud.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicux.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicVB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicvx.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicWB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicwx.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicXB.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicxx.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicYC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicyx.vhd",
      "impl\/vhdl\/conv_2_conv_2_weicZC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiczy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid0M.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid1M.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid2M.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid3M.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid4N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid5N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid6N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid7N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid8N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weid9N.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidaE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidAI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidbE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidBI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidcE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidCI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiddE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidDI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidEe.vhd",
      "impl\/vhdl\/conv_2_conv_2_weideE_x.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidEI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiDeQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidfE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidFJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidgE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidGJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidhF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidHJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidiF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidIJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidjF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidJJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidkF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidKJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidlF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidLJ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidmF.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidMK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidnG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidNK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidoG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidOK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidpG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidPK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidqG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidQK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidrG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidRK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidsG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidSL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidtH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidTL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiduH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidUL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidvH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidVL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidwH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidWL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidxH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidXL.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidyH.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidYM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidzI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weidZM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieaO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieAS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiebO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieBS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiecO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieCS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiedO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieDS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiEe0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieeO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieES.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiefO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieFT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiegO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieGT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiehP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieHT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieiP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieIT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiejP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieJT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiekP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieKT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weielP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieLT.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiemP.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieMU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weienQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieNU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieOg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieoQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieOU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiepQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieqQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weierQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiesQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weietR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieuR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weievR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiewR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiexR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weieyR.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiezS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiFfa.vhd",
      "impl\/vhdl\/conv_2_conv_2_weifYi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weig8j.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiGfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weihbi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiHfu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiibs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiIfE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weijbC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiJfO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weikbM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiKfY.vhd",
      "impl\/vhdl\/conv_2_conv_2_weilbW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiLf8.vhd",
      "impl\/vhdl\/conv_2_conv_2_weimb6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiMgi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weincg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiNgs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiocq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiOgC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weipcA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiPgM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiqcK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiQgW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weircU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiRg6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weisc4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiShg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weitde.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiThq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiudo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiUhA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weivdy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiVhK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiwdI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiWhU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weixdS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiXh4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiyd2.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiYie.vhd",
      "impl\/vhdl\/conv_2_conv_2_weizec.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiZio.vhd",
      "impl\/vhdl\/conv_2_fadd_32ns_ePU.vhd",
      "impl\/vhdl\/conv_2_fcmp_32ns_eRU.vhd",
      "impl\/vhdl\/conv_2_fmul_32ns_eQU.vhd",
      "impl\/vhdl\/conv_2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_2_conv_2_bias.v",
      "impl\/verilog\/conv_2_conv_2_bias_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei0iy.v",
      "impl\/verilog\/conv_2_conv_2_wei0iy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei1iI.v",
      "impl\/verilog\/conv_2_conv_2_wei1iI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei2iS.v",
      "impl\/verilog\/conv_2_conv_2_wei2iS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei3i2.v",
      "impl\/verilog\/conv_2_conv_2_wei3i2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei4jc.v",
      "impl\/verilog\/conv_2_conv_2_wei4jc_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei5jm.v",
      "impl\/verilog\/conv_2_conv_2_wei5jm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei6jw.v",
      "impl\/verilog\/conv_2_conv_2_wei6jw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei7jG.v",
      "impl\/verilog\/conv_2_conv_2_wei7jG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei8jQ.v",
      "impl\/verilog\/conv_2_conv_2_wei8jQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei9j0.v",
      "impl\/verilog\/conv_2_conv_2_wei9j0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiAem.v",
      "impl\/verilog\/conv_2_conv_2_weiAem_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib0s.v",
      "impl\/verilog\/conv_2_conv_2_weib0s_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib1s.v",
      "impl\/verilog\/conv_2_conv_2_weib1s_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib2s.v",
      "impl\/verilog\/conv_2_conv_2_weib2s_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib3s.v",
      "impl\/verilog\/conv_2_conv_2_weib3s_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib4t.v",
      "impl\/verilog\/conv_2_conv_2_weib4t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib5t.v",
      "impl\/verilog\/conv_2_conv_2_weib5t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib6t.v",
      "impl\/verilog\/conv_2_conv_2_weib6t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib7t.v",
      "impl\/verilog\/conv_2_conv_2_weib7t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib8t.v",
      "impl\/verilog\/conv_2_conv_2_weib8t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weib9t.v",
      "impl\/verilog\/conv_2_conv_2_weib9t_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibak.v",
      "impl\/verilog\/conv_2_conv_2_weibak_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibAo.v",
      "impl\/verilog\/conv_2_conv_2_weibAo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibbk.v",
      "impl\/verilog\/conv_2_conv_2_weibbk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibBo.v",
      "impl\/verilog\/conv_2_conv_2_weibBo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibck.v",
      "impl\/verilog\/conv_2_conv_2_weibck_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibCo.v",
      "impl\/verilog\/conv_2_conv_2_weibCo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibdk.v",
      "impl\/verilog\/conv_2_conv_2_weibdk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibDo.v",
      "impl\/verilog\/conv_2_conv_2_weibDo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibek.v",
      "impl\/verilog\/conv_2_conv_2_weibek_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibEo.v",
      "impl\/verilog\/conv_2_conv_2_weibEo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiBew.v",
      "impl\/verilog\/conv_2_conv_2_weiBew_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibfk.v",
      "impl\/verilog\/conv_2_conv_2_weibfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibFp.v",
      "impl\/verilog\/conv_2_conv_2_weibFp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibgk.v",
      "impl\/verilog\/conv_2_conv_2_weibgk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibGp.v",
      "impl\/verilog\/conv_2_conv_2_weibGp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibhl.v",
      "impl\/verilog\/conv_2_conv_2_weibhl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibHp.v",
      "impl\/verilog\/conv_2_conv_2_weibHp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibil.v",
      "impl\/verilog\/conv_2_conv_2_weibil_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibIp.v",
      "impl\/verilog\/conv_2_conv_2_weibIp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibjl.v",
      "impl\/verilog\/conv_2_conv_2_weibjl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibJp.v",
      "impl\/verilog\/conv_2_conv_2_weibJp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibkb.v",
      "impl\/verilog\/conv_2_conv_2_weibkb_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibkl.v",
      "impl\/verilog\/conv_2_conv_2_weibkl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibKp.v",
      "impl\/verilog\/conv_2_conv_2_weibKp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibll.v",
      "impl\/verilog\/conv_2_conv_2_weibll_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibLp.v",
      "impl\/verilog\/conv_2_conv_2_weibLp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibml.v",
      "impl\/verilog\/conv_2_conv_2_weibml_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibMq.v",
      "impl\/verilog\/conv_2_conv_2_weibMq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibnm.v",
      "impl\/verilog\/conv_2_conv_2_weibnm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibNq.v",
      "impl\/verilog\/conv_2_conv_2_weibNq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibom.v",
      "impl\/verilog\/conv_2_conv_2_weibom_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibOq.v",
      "impl\/verilog\/conv_2_conv_2_weibOq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibpm.v",
      "impl\/verilog\/conv_2_conv_2_weibpm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibPq.v",
      "impl\/verilog\/conv_2_conv_2_weibPq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibqm.v",
      "impl\/verilog\/conv_2_conv_2_weibqm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibQq.v",
      "impl\/verilog\/conv_2_conv_2_weibQq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibrm.v",
      "impl\/verilog\/conv_2_conv_2_weibrm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibRq.v",
      "impl\/verilog\/conv_2_conv_2_weibRq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibsm.v",
      "impl\/verilog\/conv_2_conv_2_weibsm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibSr.v",
      "impl\/verilog\/conv_2_conv_2_weibSr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibtn.v",
      "impl\/verilog\/conv_2_conv_2_weibtn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibTr.v",
      "impl\/verilog\/conv_2_conv_2_weibTr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibun.v",
      "impl\/verilog\/conv_2_conv_2_weibun_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibUr.v",
      "impl\/verilog\/conv_2_conv_2_weibUr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibvn.v",
      "impl\/verilog\/conv_2_conv_2_weibvn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibVr.v",
      "impl\/verilog\/conv_2_conv_2_weibVr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibwn.v",
      "impl\/verilog\/conv_2_conv_2_weibwn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibWr.v",
      "impl\/verilog\/conv_2_conv_2_weibWr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibxn.v",
      "impl\/verilog\/conv_2_conv_2_weibxn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibXr.v",
      "impl\/verilog\/conv_2_conv_2_weibXr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibyn.v",
      "impl\/verilog\/conv_2_conv_2_weibyn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibYs.v",
      "impl\/verilog\/conv_2_conv_2_weibYs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibzo.v",
      "impl\/verilog\/conv_2_conv_2_weibzo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibZs.v",
      "impl\/verilog\/conv_2_conv_2_weibZs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic0C.v",
      "impl\/verilog\/conv_2_conv_2_weic0C_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic1C.v",
      "impl\/verilog\/conv_2_conv_2_weic1C_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic2C.v",
      "impl\/verilog\/conv_2_conv_2_weic2C_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic3C.v",
      "impl\/verilog\/conv_2_conv_2_weic3C_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic4D.v",
      "impl\/verilog\/conv_2_conv_2_weic4D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic5D.v",
      "impl\/verilog\/conv_2_conv_2_weic5D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic6D.v",
      "impl\/verilog\/conv_2_conv_2_weic6D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic7D.v",
      "impl\/verilog\/conv_2_conv_2_weic7D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic8D.v",
      "impl\/verilog\/conv_2_conv_2_weic8D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weic9D.v",
      "impl\/verilog\/conv_2_conv_2_weic9D_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicau.v",
      "impl\/verilog\/conv_2_conv_2_weicau_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicAy.v",
      "impl\/verilog\/conv_2_conv_2_weicAy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicbu.v",
      "impl\/verilog\/conv_2_conv_2_weicbu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicBy.v",
      "impl\/verilog\/conv_2_conv_2_weicBy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiccu.v",
      "impl\/verilog\/conv_2_conv_2_weiccu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicCy.v",
      "impl\/verilog\/conv_2_conv_2_weicCy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicdu.v",
      "impl\/verilog\/conv_2_conv_2_weicdu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicDy.v",
      "impl\/verilog\/conv_2_conv_2_weicDy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiCeG.v",
      "impl\/verilog\/conv_2_conv_2_weiCeG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiceu.v",
      "impl\/verilog\/conv_2_conv_2_weiceu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicEy.v",
      "impl\/verilog\/conv_2_conv_2_weicEy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicfu.v",
      "impl\/verilog\/conv_2_conv_2_weicfu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicFz.v",
      "impl\/verilog\/conv_2_conv_2_weicFz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicgu.v",
      "impl\/verilog\/conv_2_conv_2_weicgu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicGz.v",
      "impl\/verilog\/conv_2_conv_2_weicGz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weichv.v",
      "impl\/verilog\/conv_2_conv_2_weichv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicHz.v",
      "impl\/verilog\/conv_2_conv_2_weicHz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiciv.v",
      "impl\/verilog\/conv_2_conv_2_weiciv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicIz.v",
      "impl\/verilog\/conv_2_conv_2_weicIz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicjv.v",
      "impl\/verilog\/conv_2_conv_2_weicjv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicJz.v",
      "impl\/verilog\/conv_2_conv_2_weicJz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weickv.v",
      "impl\/verilog\/conv_2_conv_2_weickv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicKz.v",
      "impl\/verilog\/conv_2_conv_2_weicKz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiclv.v",
      "impl\/verilog\/conv_2_conv_2_weiclv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicLz.v",
      "impl\/verilog\/conv_2_conv_2_weicLz_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicMA.v",
      "impl\/verilog\/conv_2_conv_2_weicMA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicmv.v",
      "impl\/verilog\/conv_2_conv_2_weicmv_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicNA.v",
      "impl\/verilog\/conv_2_conv_2_weicNA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicnw.v",
      "impl\/verilog\/conv_2_conv_2_weicnw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicOA.v",
      "impl\/verilog\/conv_2_conv_2_weicOA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicow.v",
      "impl\/verilog\/conv_2_conv_2_weicow_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicPA.v",
      "impl\/verilog\/conv_2_conv_2_weicPA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicpw.v",
      "impl\/verilog\/conv_2_conv_2_weicpw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicQA.v",
      "impl\/verilog\/conv_2_conv_2_weicQA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicqw.v",
      "impl\/verilog\/conv_2_conv_2_weicqw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicRA.v",
      "impl\/verilog\/conv_2_conv_2_weicRA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicrw.v",
      "impl\/verilog\/conv_2_conv_2_weicrw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicSB.v",
      "impl\/verilog\/conv_2_conv_2_weicSB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicsw.v",
      "impl\/verilog\/conv_2_conv_2_weicsw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicTB.v",
      "impl\/verilog\/conv_2_conv_2_weicTB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weictx.v",
      "impl\/verilog\/conv_2_conv_2_weictx_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicUB.v",
      "impl\/verilog\/conv_2_conv_2_weicUB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicud.v",
      "impl\/verilog\/conv_2_conv_2_weicud_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicux.v",
      "impl\/verilog\/conv_2_conv_2_weicux_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicVB.v",
      "impl\/verilog\/conv_2_conv_2_weicVB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicvx.v",
      "impl\/verilog\/conv_2_conv_2_weicvx_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicWB.v",
      "impl\/verilog\/conv_2_conv_2_weicWB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicwx.v",
      "impl\/verilog\/conv_2_conv_2_weicwx_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicXB.v",
      "impl\/verilog\/conv_2_conv_2_weicXB_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicxx.v",
      "impl\/verilog\/conv_2_conv_2_weicxx_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicYC.v",
      "impl\/verilog\/conv_2_conv_2_weicYC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicyx.v",
      "impl\/verilog\/conv_2_conv_2_weicyx_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weicZC.v",
      "impl\/verilog\/conv_2_conv_2_weicZC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiczy.v",
      "impl\/verilog\/conv_2_conv_2_weiczy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid0M.v",
      "impl\/verilog\/conv_2_conv_2_weid0M_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid1M.v",
      "impl\/verilog\/conv_2_conv_2_weid1M_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid2M.v",
      "impl\/verilog\/conv_2_conv_2_weid2M_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid3M.v",
      "impl\/verilog\/conv_2_conv_2_weid3M_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid4N.v",
      "impl\/verilog\/conv_2_conv_2_weid4N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid5N.v",
      "impl\/verilog\/conv_2_conv_2_weid5N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid6N.v",
      "impl\/verilog\/conv_2_conv_2_weid6N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid7N.v",
      "impl\/verilog\/conv_2_conv_2_weid7N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid8N.v",
      "impl\/verilog\/conv_2_conv_2_weid8N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weid9N.v",
      "impl\/verilog\/conv_2_conv_2_weid9N_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidaE.v",
      "impl\/verilog\/conv_2_conv_2_weidaE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidAI.v",
      "impl\/verilog\/conv_2_conv_2_weidAI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidbE.v",
      "impl\/verilog\/conv_2_conv_2_weidbE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidBI.v",
      "impl\/verilog\/conv_2_conv_2_weidBI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidcE.v",
      "impl\/verilog\/conv_2_conv_2_weidcE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidCI.v",
      "impl\/verilog\/conv_2_conv_2_weidCI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiddE.v",
      "impl\/verilog\/conv_2_conv_2_weiddE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidDI.v",
      "impl\/verilog\/conv_2_conv_2_weidDI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidEe.v",
      "impl\/verilog\/conv_2_conv_2_weidEe_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weideE_x.v",
      "impl\/verilog\/conv_2_conv_2_weideE_x_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidEI.v",
      "impl\/verilog\/conv_2_conv_2_weidEI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiDeQ.v",
      "impl\/verilog\/conv_2_conv_2_weiDeQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidfE.v",
      "impl\/verilog\/conv_2_conv_2_weidfE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidFJ.v",
      "impl\/verilog\/conv_2_conv_2_weidFJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidgE.v",
      "impl\/verilog\/conv_2_conv_2_weidgE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidGJ.v",
      "impl\/verilog\/conv_2_conv_2_weidGJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidhF.v",
      "impl\/verilog\/conv_2_conv_2_weidhF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidHJ.v",
      "impl\/verilog\/conv_2_conv_2_weidHJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidiF.v",
      "impl\/verilog\/conv_2_conv_2_weidiF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidIJ.v",
      "impl\/verilog\/conv_2_conv_2_weidIJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidjF.v",
      "impl\/verilog\/conv_2_conv_2_weidjF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidJJ.v",
      "impl\/verilog\/conv_2_conv_2_weidJJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidkF.v",
      "impl\/verilog\/conv_2_conv_2_weidkF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidKJ.v",
      "impl\/verilog\/conv_2_conv_2_weidKJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidlF.v",
      "impl\/verilog\/conv_2_conv_2_weidlF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidLJ.v",
      "impl\/verilog\/conv_2_conv_2_weidLJ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidmF.v",
      "impl\/verilog\/conv_2_conv_2_weidmF_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidMK.v",
      "impl\/verilog\/conv_2_conv_2_weidMK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidnG.v",
      "impl\/verilog\/conv_2_conv_2_weidnG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidNK.v",
      "impl\/verilog\/conv_2_conv_2_weidNK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidoG.v",
      "impl\/verilog\/conv_2_conv_2_weidoG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidOK.v",
      "impl\/verilog\/conv_2_conv_2_weidOK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidpG.v",
      "impl\/verilog\/conv_2_conv_2_weidpG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidPK.v",
      "impl\/verilog\/conv_2_conv_2_weidPK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidqG.v",
      "impl\/verilog\/conv_2_conv_2_weidqG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidQK.v",
      "impl\/verilog\/conv_2_conv_2_weidQK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidrG.v",
      "impl\/verilog\/conv_2_conv_2_weidrG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidRK.v",
      "impl\/verilog\/conv_2_conv_2_weidRK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidsG.v",
      "impl\/verilog\/conv_2_conv_2_weidsG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidSL.v",
      "impl\/verilog\/conv_2_conv_2_weidSL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidtH.v",
      "impl\/verilog\/conv_2_conv_2_weidtH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidTL.v",
      "impl\/verilog\/conv_2_conv_2_weidTL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiduH.v",
      "impl\/verilog\/conv_2_conv_2_weiduH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidUL.v",
      "impl\/verilog\/conv_2_conv_2_weidUL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidvH.v",
      "impl\/verilog\/conv_2_conv_2_weidvH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidVL.v",
      "impl\/verilog\/conv_2_conv_2_weidVL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidwH.v",
      "impl\/verilog\/conv_2_conv_2_weidwH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidWL.v",
      "impl\/verilog\/conv_2_conv_2_weidWL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidxH.v",
      "impl\/verilog\/conv_2_conv_2_weidxH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidXL.v",
      "impl\/verilog\/conv_2_conv_2_weidXL_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidyH.v",
      "impl\/verilog\/conv_2_conv_2_weidyH_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidYM.v",
      "impl\/verilog\/conv_2_conv_2_weidYM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidzI.v",
      "impl\/verilog\/conv_2_conv_2_weidzI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weidZM.v",
      "impl\/verilog\/conv_2_conv_2_weidZM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieaO.v",
      "impl\/verilog\/conv_2_conv_2_weieaO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieAS.v",
      "impl\/verilog\/conv_2_conv_2_weieAS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiebO.v",
      "impl\/verilog\/conv_2_conv_2_weiebO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieBS.v",
      "impl\/verilog\/conv_2_conv_2_weieBS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiecO.v",
      "impl\/verilog\/conv_2_conv_2_weiecO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieCS.v",
      "impl\/verilog\/conv_2_conv_2_weieCS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiedO.v",
      "impl\/verilog\/conv_2_conv_2_weiedO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieDS.v",
      "impl\/verilog\/conv_2_conv_2_weieDS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiEe0.v",
      "impl\/verilog\/conv_2_conv_2_weiEe0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieeO.v",
      "impl\/verilog\/conv_2_conv_2_weieeO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieES.v",
      "impl\/verilog\/conv_2_conv_2_weieES_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiefO.v",
      "impl\/verilog\/conv_2_conv_2_weiefO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieFT.v",
      "impl\/verilog\/conv_2_conv_2_weieFT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiegO.v",
      "impl\/verilog\/conv_2_conv_2_weiegO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieGT.v",
      "impl\/verilog\/conv_2_conv_2_weieGT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiehP.v",
      "impl\/verilog\/conv_2_conv_2_weiehP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieHT.v",
      "impl\/verilog\/conv_2_conv_2_weieHT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieiP.v",
      "impl\/verilog\/conv_2_conv_2_weieiP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieIT.v",
      "impl\/verilog\/conv_2_conv_2_weieIT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiejP.v",
      "impl\/verilog\/conv_2_conv_2_weiejP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieJT.v",
      "impl\/verilog\/conv_2_conv_2_weieJT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiekP.v",
      "impl\/verilog\/conv_2_conv_2_weiekP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieKT.v",
      "impl\/verilog\/conv_2_conv_2_weieKT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weielP.v",
      "impl\/verilog\/conv_2_conv_2_weielP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieLT.v",
      "impl\/verilog\/conv_2_conv_2_weieLT_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiemP.v",
      "impl\/verilog\/conv_2_conv_2_weiemP_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieMU.v",
      "impl\/verilog\/conv_2_conv_2_weieMU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weienQ.v",
      "impl\/verilog\/conv_2_conv_2_weienQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieNU.v",
      "impl\/verilog\/conv_2_conv_2_weieNU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieOg.v",
      "impl\/verilog\/conv_2_conv_2_weieOg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieoQ.v",
      "impl\/verilog\/conv_2_conv_2_weieoQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieOU.v",
      "impl\/verilog\/conv_2_conv_2_weieOU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiepQ.v",
      "impl\/verilog\/conv_2_conv_2_weiepQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieqQ.v",
      "impl\/verilog\/conv_2_conv_2_weieqQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weierQ.v",
      "impl\/verilog\/conv_2_conv_2_weierQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiesQ.v",
      "impl\/verilog\/conv_2_conv_2_weiesQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weietR.v",
      "impl\/verilog\/conv_2_conv_2_weietR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieuR.v",
      "impl\/verilog\/conv_2_conv_2_weieuR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weievR.v",
      "impl\/verilog\/conv_2_conv_2_weievR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiewR.v",
      "impl\/verilog\/conv_2_conv_2_weiewR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiexR.v",
      "impl\/verilog\/conv_2_conv_2_weiexR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weieyR.v",
      "impl\/verilog\/conv_2_conv_2_weieyR_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiezS.v",
      "impl\/verilog\/conv_2_conv_2_weiezS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiFfa.v",
      "impl\/verilog\/conv_2_conv_2_weiFfa_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weifYi.v",
      "impl\/verilog\/conv_2_conv_2_weifYi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weig8j.v",
      "impl\/verilog\/conv_2_conv_2_weig8j_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiGfk.v",
      "impl\/verilog\/conv_2_conv_2_weiGfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weihbi.v",
      "impl\/verilog\/conv_2_conv_2_weihbi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiHfu.v",
      "impl\/verilog\/conv_2_conv_2_weiHfu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiibs.v",
      "impl\/verilog\/conv_2_conv_2_weiibs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiIfE.v",
      "impl\/verilog\/conv_2_conv_2_weiIfE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weijbC.v",
      "impl\/verilog\/conv_2_conv_2_weijbC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiJfO.v",
      "impl\/verilog\/conv_2_conv_2_weiJfO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weikbM.v",
      "impl\/verilog\/conv_2_conv_2_weikbM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiKfY.v",
      "impl\/verilog\/conv_2_conv_2_weiKfY_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weilbW.v",
      "impl\/verilog\/conv_2_conv_2_weilbW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiLf8.v",
      "impl\/verilog\/conv_2_conv_2_weiLf8_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weimb6.v",
      "impl\/verilog\/conv_2_conv_2_weimb6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiMgi.v",
      "impl\/verilog\/conv_2_conv_2_weiMgi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weincg.v",
      "impl\/verilog\/conv_2_conv_2_weincg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiNgs.v",
      "impl\/verilog\/conv_2_conv_2_weiNgs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiocq.v",
      "impl\/verilog\/conv_2_conv_2_weiocq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiOgC.v",
      "impl\/verilog\/conv_2_conv_2_weiOgC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weipcA.v",
      "impl\/verilog\/conv_2_conv_2_weipcA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiPgM.v",
      "impl\/verilog\/conv_2_conv_2_weiPgM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiqcK.v",
      "impl\/verilog\/conv_2_conv_2_weiqcK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiQgW.v",
      "impl\/verilog\/conv_2_conv_2_weiQgW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weircU.v",
      "impl\/verilog\/conv_2_conv_2_weircU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiRg6.v",
      "impl\/verilog\/conv_2_conv_2_weiRg6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weisc4.v",
      "impl\/verilog\/conv_2_conv_2_weisc4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiShg.v",
      "impl\/verilog\/conv_2_conv_2_weiShg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weitde.v",
      "impl\/verilog\/conv_2_conv_2_weitde_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiThq.v",
      "impl\/verilog\/conv_2_conv_2_weiThq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiudo.v",
      "impl\/verilog\/conv_2_conv_2_weiudo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiUhA.v",
      "impl\/verilog\/conv_2_conv_2_weiUhA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weivdy.v",
      "impl\/verilog\/conv_2_conv_2_weivdy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiVhK.v",
      "impl\/verilog\/conv_2_conv_2_weiVhK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiwdI.v",
      "impl\/verilog\/conv_2_conv_2_weiwdI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiWhU.v",
      "impl\/verilog\/conv_2_conv_2_weiWhU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weixdS.v",
      "impl\/verilog\/conv_2_conv_2_weixdS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiXh4.v",
      "impl\/verilog\/conv_2_conv_2_weiXh4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiyd2.v",
      "impl\/verilog\/conv_2_conv_2_weiyd2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiYie.v",
      "impl\/verilog\/conv_2_conv_2_weiYie_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weizec.v",
      "impl\/verilog\/conv_2_conv_2_weizec_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiZio.v",
      "impl\/verilog\/conv_2_conv_2_weiZio_rom.dat",
      "impl\/verilog\/conv_2_fadd_32ns_ePU.v",
      "impl\/verilog\/conv_2_fcmp_32ns_eRU.v",
      "impl\/verilog\/conv_2_fmul_32ns_eQU.v",
      "impl\/verilog\/conv_2.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_2_ap_fadd_0_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_2_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/conv_2_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/conv_2\/Col_pipeline_nf\/.autopilot\/db\/conv_2.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/conv_2\/Col_pipeline_nf\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/conv_2\/Col_pipeline_nf\/.debug\/conv_2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "conv_2_ap_fadd_0_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_2_ap_fadd_0_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_2_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv_2_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_2_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_2_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "conv_out_address0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "13"
        }},
      "bundle_name": "conv_out",
      "bundle_role": "address0"
    },
    "conv_out_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "conv_out",
      "bundle_role": "d0"
    },
    "max_pool_1_out_address0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "13"
        }},
      "bundle_name": "max_pool_1_out",
      "bundle_role": "address0"
    },
    "max_pool_1_out_address1": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "13"
        }},
      "bundle_name": "max_pool_1_out",
      "bundle_role": "address1"
    },
    "max_pool_1_out_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "max_pool_1_out",
      "bundle_role": "q0"
    },
    "max_pool_1_out_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "max_pool_1_out",
      "bundle_role": "q1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "max_pool_1_out_address0": {
      "dir": "out",
      "width": "13"
    },
    "max_pool_1_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "max_pool_1_out_q0": {
      "dir": "in",
      "width": "32"
    },
    "max_pool_1_out_address1": {
      "dir": "out",
      "width": "13"
    },
    "max_pool_1_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "max_pool_1_out_q1": {
      "dir": "in",
      "width": "32"
    },
    "conv_out_address0": {
      "dir": "out",
      "width": "13"
    },
    "conv_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_2"},
    "Info": {"conv_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv_2": {
        "Latency": {
          "LatencyBest": "1168278",
          "LatencyAvg": "1168278",
          "LatencyWorst": "1168278",
          "PipelineII": "1168279",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "36.320"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "11",
            "Latency": "1168277",
            "PipelineII": "",
            "PipelineDepth": "106207",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "11",
                "Latency": "106205",
                "PipelineII": "",
                "PipelineDepth": "9655",
                "Loops": [{
                    "Name": "Filter2_Loop",
                    "TripCount": "64",
                    "Latency": "9652",
                    "PipelineII": "144",
                    "PipelineDepth": "581"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "289",
          "DSP48E": "12",
          "FF": "30775",
          "LUT": "13783",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv_2",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-10-20 21:32:29 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
