Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 23:24:46 2023
| Host         : DESKTOP-6DCD4HL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nano_control_sets_placed.rpt
| Design       : Nano
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            5 |
|      4 |            4 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------+-------------------------+------------------+----------------+
|     Clock Signal     |  Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+----------------+-------------------------+------------------+----------------+
|  I_Decoder/LS_reg/G0 |                |                         |                1 |              1 |
|  I_Decoder/Q_reg     |                |                         |                1 |              3 |
|  PC/D_FF_2/Q_reg[0]  |                |                         |                1 |              3 |
| ~PC/D_FF_2/Q_reg[0]  |                |                         |                1 |              3 |
|  S_clk/CLK           |                |                         |                1 |              3 |
|  Clk_IBUF_BUFG       |                |                         |                2 |              3 |
|  PC/D_FF_1/E[0]      |                |                         |                2 |              4 |
|  S_clk/CLK           | PC/D_FF_2/y[1] | Res_IBUF                |                2 |              4 |
|  S_clk/CLK           | PC/D_FF_2/y[0] | Res_IBUF                |                1 |              4 |
|  S_clk/CLK           | PC/D_FF_2/y[2] | Res_IBUF                |                2 |              4 |
|  S_clk/CLK           | PC/D_FF_2/y[3] | Res_IBUF                |                3 |              6 |
|  Clk_IBUF_BUFG       |                | S_clk/count[31]_i_1_n_0 |                8 |             31 |
+----------------------+----------------+-------------------------+------------------+----------------+


