# Verilog-project
#Thats my first experience with verilog files,that i build with model sim.
