/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  reg [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~celloutsig_0_2z[3];
  assign celloutsig_0_1z = ~in_data[27];
  assign celloutsig_0_5z = celloutsig_0_4z[2] | celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_5z | celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_6z | celloutsig_0_1z;
  assign celloutsig_1_16z = celloutsig_1_6z | celloutsig_1_9z;
  assign celloutsig_0_8z = celloutsig_0_5z ^ in_data[64];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_14z = ~(celloutsig_0_10z ^ celloutsig_0_9z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z ^ in_data[138]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z ^ celloutsig_1_2z);
  assign celloutsig_1_18z = { celloutsig_1_15z[9], celloutsig_1_15z, celloutsig_1_6z } + { celloutsig_1_7z[0], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z } >= { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[150:139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= in_data[182:166];
  assign celloutsig_1_4z = { in_data[186:170], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } >= { in_data[136:120], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3:1], celloutsig_0_7z } > celloutsig_0_4z[5:2];
  assign celloutsig_1_6z = in_data[149:141] > { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_2z } > celloutsig_1_3z[4:2];
  assign celloutsig_0_0z = in_data[84:72] && in_data[29:17];
  assign celloutsig_1_19z = { celloutsig_1_5z[4:1], celloutsig_1_12z, celloutsig_1_14z } || { in_data[111:108], celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[99:96] || in_data[110:107];
  assign celloutsig_0_11z = celloutsig_0_2z[1] & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } * { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[147:139], celloutsig_1_0z } * in_data[146:137];
  assign celloutsig_0_12z = celloutsig_0_2z[3] ? { 1'h1, celloutsig_0_2z[2], celloutsig_0_9z, celloutsig_0_11z } : { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[6:3] : in_data[35:32];
  assign celloutsig_1_15z = { celloutsig_1_7z[6:2], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_14z } | { celloutsig_1_7z[7:3], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_12z = & { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[125] };
  assign celloutsig_1_13z = & { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, in_data[104:98] };
  assign celloutsig_1_14z = & { celloutsig_1_4z, celloutsig_1_3z[3:1] };
  assign celloutsig_0_15z = | { celloutsig_0_8z, in_data[84:80] };
  assign celloutsig_0_6z = ^ celloutsig_0_4z[7:1];
  assign celloutsig_1_8z = ^ in_data[126:107];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[38:30];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[105], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
