# vsim -c -sv_seed random "+UVM_TESTNAME=add_fixed_test" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit add_fixed_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 18:57:32 on Jan 07,2023
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.add_out_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.add_out_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uvmf_base_pkg(fast)
# Loading work.add_out_pkg(fast)
# Loading work.add_in_driver_bfm(fast)
# Loading work.add_in_monitor_bfm(fast)
# Loading work.add_in_pkg_hdl(fast)
# Loading work.add_in_pkg(fast)
# Loading work.add_env_pkg(fast)
# Loading work.add_ben_parameters_pkg(fast)
# Loading work.add_ben_sequences_pkg(fast)
# Loading work.add_ben_tests_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.add_out_if_sv_unit(fast)
# Loading work.add_in_if_sv_unit(fast)
# Loading work.hdl_top(fast)
# Loading work.add_in_monitor_bfm_sv_unit(fast)
# Loading work.add_in_monitor_bfm(fast)
# Loading work.add_out_monitor_bfm_sv_unit(fast)
# Loading work.add_out_monitor_bfm(fast)
# Loading work.add_in_driver_bfm_sv_unit(fast)
# Loading work.add_in_driver_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# Sv_Seed = 3662564782
#  coverage save -onexit add_fixed_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2022.3
# //  (C) 2013-2022 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init()
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test add_fixed_test...
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.add_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 19.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 19.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 19.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 19.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 39.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 39.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 39.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 39.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 59.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 59.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 59.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 59.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 79.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 79.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 79.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 79.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 99.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 99.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 99.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 99.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 119.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 119.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 119.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 119.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 139.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 139.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 139.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 139.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 159.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 159.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 159.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 159.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 179.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 179.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 179.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 179.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 199.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 199.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 199.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 199.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 219.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 219.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 219.000ns: uvm_test_top.environment.add_pred [PRED] values are 0 and 0
# UVM_INFO @ 219.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 229.000ns: uvm_test_top.environment.add_in_agent.sequencer@@add_in_agent_fixed_seq [SEQ] Response:a:0x4 b:0x7 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.add_pred [PRED] values are 4 and 7
# UVM_INFO @ 239.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.add_in_agent.sequencer@@add_in_agent_fixed_seq [SEQ] Response:a:0x4 b:0x7 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.add_in_agent.sequencer@@add_in_agent_fixed_seq [SEQ] Response:a:0x4 b:0x7 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_ag_sb_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.add_pred [PRED] Transaction Received through add_in_agent_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.add_pred [PRED] values are 4 and 7
# UVM_INFO @ 259.000ns: uvm_test_top.environment.add_sb [PRED] Transaction Received through add_out_pred_sb_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.add_in_agent.sequencer@@add_in_agent_fixed_seq [SEQ] Response:a:0x4 b:0x7 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.add_in_agent.sequencer@@add_in_agent_fixed_seq [SEQ] Response:a:0x4 b:0x7 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 269.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 269.000ns: uvm_test_top.environment.add_sb [MY_SCOREBOARD] sum value: 11
# UVM_INFO @ 269.000ns: uvm_test_top.environment.add_sb [SCOREBOARD] compare success 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   63
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE_MODEL_REVIEW]     1
# [MY_SCOREBOARD]     1
# [PRED]    52
# [PREDICTOR_REVIEW]     1
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [SEQ]     5
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 269 ns  Iteration: 66  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                  81.57 Mb
#     mem: size during sim (VSZ)                  81.57 Mb
# Elaboration Time                          
#    elab: wall time                               2.36 s
#    elab: cpu time                                0.94 s
# Simulation Time                           
#     sim: wall time                               0.08 s
#     sim: cpu time                                0.03 s
# Coverage Save Time                        
#    save: wall time                               0.05 s
#    save: cpu time                                0.03 s
# Total Time                                
#   total: wall time                               2.49 s
#   total: cpu time                                1.00 s
# 
# End time: 18:57:34 on Jan 07,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
