!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input   ACLK,$/;"	p
ACLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input   ACLK,$/;"	p
ACLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input   ACLK,$/;"	p
ADDRA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0]     ADDRA            = addra;$/;"	n
ADDRA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0]     ADDRA            = addra;$/;"	n
ADDRA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0]     ADDRA            = addra;$/;"	n
ADDRB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     ADDRB            = addrb;$/;"	n
ADDRB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     ADDRB            = addrb;$/;"	n
ADDRB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     ADDRB            = addrb;$/;"	n
ARESET_D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg  [1:0] ARESET_D;$/;"	r
ARESET_D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg  [1:0] ARESET_D;$/;"	r
ARESET_D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg  [1:0] ARESET_D;$/;"	r
C	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
C	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
C	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
C	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
CCLKO_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         CLK,$/;"	p
CLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         CLK,$/;"	p
CLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         CLK,$/;"	p
CLKA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKA;$/;"	n
CLKA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKA;$/;"	n
CLKA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKA;$/;"	n
CLKB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       CLKB,$/;"	p
CLKB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKB;$/;"	n
CLKB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       CLKB,$/;"	p
CLKB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKB;$/;"	n
CLKB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       CLKB,$/;"	p
CLKB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKB;$/;"	n
CLR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
CLR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
CLR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_AXI_ARADDR_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ARADDR_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ARADDR_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_ID_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
C_AXI_OS_WR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_OS_WR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_OS_WR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_SLAVE_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_BYTE_SIZE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
C_BYTE_SIZE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
C_BYTE_SIZE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
C_COMMON_CLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_COMMON_CLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_COMMON_CLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_COUNT_18K_BRAM	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_18K_BRAM          = "",$/;"	c
C_COUNT_18K_BRAM	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_18K_BRAM          = "",$/;"	c
C_COUNT_18K_BRAM	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_18K_BRAM          = "",$/;"	c
C_DATA_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DATA_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DATA_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DISABLE_WARN_BHV_COLL	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_COLL	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_COLL	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_ELABORATION_DIR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ELABORATION_DIR         = "",$/;"	c
C_ELABORATION_DIR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ELABORATION_DIR         = "",$/;"	c
C_ELABORATION_DIR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ELABORATION_DIR         = "",$/;"	c
C_ENABLE_32BIT_ADDRESS	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
C_ENABLE_32BIT_ADDRESS	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
C_ENABLE_32BIT_ADDRESS	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
C_EN_DEEPSLEEP_PIN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_DEEPSLEEP_PIN        = 0,$/;"	c
C_EN_DEEPSLEEP_PIN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_DEEPSLEEP_PIN        = 0,$/;"	c
C_EN_DEEPSLEEP_PIN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_DEEPSLEEP_PIN        = 0,$/;"	c
C_EN_ECC_PIPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE         = 0,$/;"	c
C_EN_ECC_PIPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE         = 0,$/;"	c
C_EN_ECC_PIPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE         = 0,$/;"	c
C_EN_RDADDRA_CHG	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRA_CHG          = 0,$/;"	c
C_EN_RDADDRA_CHG	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRA_CHG          = 0,$/;"	c
C_EN_RDADDRA_CHG	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRA_CHG          = 0,$/;"	c
C_EN_SAFETY_CKT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SAFETY_CKT           = 0,$/;"	c
C_EN_SAFETY_CKT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SAFETY_CKT           = 0,$/;"	c
C_EN_SAFETY_CKT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SAFETY_CKT           = 0,$/;"	c
C_EN_SLEEP_PIN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SLEEP_PIN            = 0,$/;"	c
C_EN_SLEEP_PIN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SLEEP_PIN            = 0,$/;"	c
C_EN_SLEEP_PIN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SLEEP_PIN            = 0,$/;"	c
C_FAMILY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_FAMILY                  = "virtex7",$/;"	c
C_FAMILY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_FAMILY                  = "virtex7",$/;"	c
C_FAMILY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_FAMILY                  = "virtex7",$/;"	c
C_HAS_AXI_ID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_AXI_ID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_AXI_ID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_ENA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
C_HAS_ENA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
C_HAS_ENA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
C_HAS_ENB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
C_HAS_ENB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
C_HAS_ENB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
C_HAS_INJECTERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_INJECTERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_INJECTERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_REGCEA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_REGCEB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_REGCEB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_RST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_RST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_RST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_RSTA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
C_HAS_RSTA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
C_HAS_RSTA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
C_HAS_RSTB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
C_HAS_RSTB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
C_HAS_RSTB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
C_HAS_SOFTECC_INPUT_REGS_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
C_HAS_SOFTECC_INPUT_REGS_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
C_HAS_SOFTECC_INPUT_REGS_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_INITA_VAL	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITA_VAL	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITA_VAL	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITB_VAL	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INITB_VAL	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INITB_VAL	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INIT_FILE_NAME	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
C_INIT_FILE_NAME	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
C_INIT_FILE_NAME	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_MEM_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_MEM_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_MEM_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_MUX_PIPELINE_STAGES	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
C_MUX_PIPELINE_STAGES	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
C_MUX_PIPELINE_STAGES	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
C_PRIM_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
C_PRIM_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
C_PRIM_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
C_READ_DEPTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
C_READ_DEPTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
C_READ_DEPTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
C_READ_DEPTH_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
C_READ_DEPTH_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
C_READ_DEPTH_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
C_READ_WIDTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
C_READ_WIDTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
C_READ_WIDTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
C_READ_WIDTH_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
C_READ_WIDTH_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
C_READ_WIDTH_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
C_RSTRAM_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
C_RSTRAM_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
C_RSTRAM_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
C_RSTRAM_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
C_RSTRAM_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
C_RSTRAM_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
C_RST_PRIORITY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_PRIORITY_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_PRIORITY_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_TYPE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_RST_TYPE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_RST_TYPE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_USE_BRAM_BLOCK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BRAM_BLOCK          = 0,$/;"	c
C_USE_BRAM_BLOCK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BRAM_BLOCK          = 0,$/;"	c
C_USE_BRAM_BLOCK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BRAM_BLOCK          = 0,$/;"	c
C_USE_BYTE_WEA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
C_USE_BYTE_WEA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
C_USE_BYTE_WEA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
C_USE_BYTE_WEB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
C_USE_BYTE_WEB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
C_USE_BYTE_WEB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
C_USE_DEFAULT_DATA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_DEFAULT_DATA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_DEFAULT_DATA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
C_USE_ECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_WEA_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEA_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEA_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_DEPTH_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_DEPTH_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_MODE_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_WRITE_WIDTH_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_WRITE_WIDTH_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_XDEVICEFAMILY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY       = "virtex7",$/;"	c
C_XDEVICEFAMILY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY       = "virtex7",$/;"	c
C_XDEVICEFAMILY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY       = "virtex7",$/;"	c
D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
DBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire DBITERR;$/;"	n
DBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire DBITERR;$/;"	n
DBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire DBITERR;$/;"	n
DBITERR_IN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                        DBITERR_IN;$/;"	r
DBITERR_IN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                        DBITERR_IN;$/;"	r
DBITERR_IN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                        DBITERR_IN;$/;"	r
DIN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]     DIN;$/;"	r
DIN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]     DIN;$/;"	r
DIN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]     DIN;$/;"	r
DINA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   DINA             = dina;$/;"	n
DINA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   DINA             = dina;$/;"	n
DINA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   DINA             = dina;$/;"	n
DINB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DINB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   DINB             = dinb;$/;"	n
DINB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DINB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   DINB             = dinb;$/;"	n
DINB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DINB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   DINB             = dinb;$/;"	n
DIN_I	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN_I,$/;"	p
DIN_I	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN_I,$/;"	p
DIN_I	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN_I,$/;"	p
DI_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DOUTA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_A-1:0]    DOUTA;$/;"	n
DOUTA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_A-1:0]    DOUTA;$/;"	n
DOUTA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_A-1:0]    DOUTA;$/;"	n
DOUTB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]    DOUTB;$/;"	n
DOUTB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]    DOUTB;$/;"	n
DOUTB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]    DOUTB;$/;"	n
DO_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
ECCPIPECE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       ECCPIPECE,$/;"	p
ECCPIPECE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         ECCPIPECE;$/;"	n
ECCPIPECE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       ECCPIPECE,$/;"	p
ECCPIPECE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         ECCPIPECE;$/;"	n
ECCPIPECE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       ECCPIPECE,$/;"	p
ECCPIPECE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         ECCPIPECE;$/;"	n
EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         EN,$/;"	p
EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         EN,$/;"	p
EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         EN,$/;"	p
ENA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       ENA,$/;"	p
ENA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENA;$/;"	n
ENA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       ENA,$/;"	p
ENA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENA;$/;"	n
ENA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       ENA,$/;"	p
ENA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENA;$/;"	n
ENA_I_SAFE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire ENA_I_SAFE;$/;"	n
ENA_I_SAFE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire ENA_I_SAFE;$/;"	n
ENA_I_SAFE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire ENA_I_SAFE;$/;"	n
ENA_dly	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly = 0;$/;"	r
ENA_dly	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly = 0;$/;"	r
ENA_dly	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly = 0;$/;"	r
ENA_dly_D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_D = 0;$/;"	r
ENA_dly_D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_D = 0;$/;"	r
ENA_dly_D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_D = 0;$/;"	r
ENA_dly_reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg = 0;$/;"	r
ENA_dly_reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg = 0;$/;"	r
ENA_dly_reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg = 0;$/;"	r
ENA_dly_reg_D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg_D = 0;$/;"	r
ENA_dly_reg_D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg_D = 0;$/;"	r
ENA_dly_reg_D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg_D = 0;$/;"	r
ENB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       ENB,$/;"	p
ENB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENB;$/;"	n
ENB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       ENB,$/;"	p
ENB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENB;$/;"	n
ENB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       ENB,$/;"	p
ENB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENB;$/;"	n
ENB_I_SAFE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire ENB_I_SAFE;$/;"	n
ENB_I_SAFE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire ENB_I_SAFE;$/;"	n
ENB_I_SAFE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire ENB_I_SAFE;$/;"	n
ENB_dly	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly = 0;$/;"	r
ENB_dly	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly = 0;$/;"	r
ENB_dly	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly = 0;$/;"	r
ENB_dly_D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_D = 0;$/;"	r
ENB_dly_D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_D = 0;$/;"	r
ENB_dly_D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_D = 0;$/;"	r
ENB_dly_reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg = 0;$/;"	r
ENB_dly_reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg = 0;$/;"	r
ENB_dly_reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg = 0;$/;"	r
ENB_dly_reg_D	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg_D = 0;$/;"	r
ENB_dly_reg_D	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg_D = 0;$/;"	r
ENB_dly_reg_D	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg_D = 0;$/;"	r
FCSBO_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FPGA_Address	.\sources_1\new\ram2.v	/^reg [15 : 0] FPGA_Address=0;$/;"	r
FPGA_Enable	.\sources_1\new\ram2.v	/^reg FPGA_Enable=0;$/;"	r
FPGA_Read_Data	.\sources_1\new\ram2.v	/^wire [15 : 0] FPGA_Read_Data;$/;"	n
FPGA_Read_Data_reg	.\sources_1\new\ram2.v	/^reg [15 : 0] FPGA_Read_Data_reg = 0;$/;"	r
FPGA_Write_Data	.\sources_1\new\ram2.v	/^reg [15 : 0] FPGA_Write_Data = 0;$/;"	r
FPGA_Write_Enable	.\sources_1\new\ram2.v	/^reg [9 : 0] FPGA_Write_Enable=10'h0;$/;"	r
GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^`define GLBL$/;"	c
GSR	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire GSR;$/;"	n
GSR_int	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg GSR_int;$/;"	r
GTS	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire GTS;$/;"	n
GTS_int	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg GTS_int;$/;"	r
GWE	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire GWE;$/;"	n
I0	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I0	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I0	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I0	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I0	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I0	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I1	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
INIT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 0;$/;"	c
INIT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INIT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 0;$/;"	c
INIT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INIT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 0;$/;"	c
INIT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INJECTDBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTDBITERR;$/;"	n
INJECTDBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTDBITERR;$/;"	n
INJECTDBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTDBITERR;$/;"	n
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTSBITERR,$/;"	p
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTSBITERR;$/;"	n
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTSBITERR,$/;"	p
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTSBITERR;$/;"	n
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTSBITERR,$/;"	p
INJECTSBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTSBITERR;$/;"	n
JTAG_CAPTURE_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SHIFT_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_TCK_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDO_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TMS_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_UPDATE_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_USER_TDO1_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
M_READY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input   M_READY,$/;"	p
M_READY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input   M_READY,$/;"	p
M_READY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input   M_READY,$/;"	p
M_VALID_I	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg  M_VALID_I;$/;"	r
M_VALID_I	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg  M_VALID_I;$/;"	r
M_VALID_I	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg  M_VALID_I;$/;"	r
Mmux_S_AXI_R_LAST13	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_S_AXI_R_LAST13	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_S_AXI_R_LAST13	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_aw_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_aw_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_aw_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
N01	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N01 ; $/;"	n
N01	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N01 ; $/;"	n
N01	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N01 ; $/;"	n
N10	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N10 ; $/;"	n
N10	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N10 ; $/;"	n
N10	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N10 ; $/;"	n
N11	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N11 ; $/;"	n
N11	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N11 ; $/;"	n
N11	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N11 ; $/;"	n
N12	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N12 ; $/;"	n
N12	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N12 ; $/;"	n
N12	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N12 ; $/;"	n
N13	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N13 ; $/;"	n
N13	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N13 ; $/;"	n
N13	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N13 ; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N2 ; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N2; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N2 ; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N2; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N2 ; $/;"	n
N2	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N2; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N4 ; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N4; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N4 ; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N4; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N4 ; $/;"	n
N4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N4; $/;"	n
N8	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N8 ; $/;"	n
N8	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N8 ; $/;"	n
N8	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N8 ; $/;"	n
N9	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire N9 ; $/;"	n
N9	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire N9 ; $/;"	n
N9	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire N9 ; $/;"	n
NLW_U0_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_doutb_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [15:0]NLW_U0_doutb_UNCONNECTED;$/;"	n
NLW_U0_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_rsta_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_rsta_busy_UNCONNECTED;$/;"	n
NLW_U0_rsta_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_rsta_busy_UNCONNECTED;$/;"	n
NLW_U0_rsta_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_rsta_busy_UNCONNECTED;$/;"	n
NLW_U0_rstb_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_rstb_busy_UNCONNECTED;$/;"	n
NLW_U0_rstb_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_rstb_busy_UNCONNECTED;$/;"	n
NLW_U0_rstb_busy_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_rstb_busy_UNCONNECTED;$/;"	n
NLW_U0_s_axi_arready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_arready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_arready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_arready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_arready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_arready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_awready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_awready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_awready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_awready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_awready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_awready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_bvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_bvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_bvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_dbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdaddrecc_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdata_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdata_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdata_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rlast_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_rlast_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rlast_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_rlast_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rlast_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_rlast_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rresp_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_rvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_rvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rvalid_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_rvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_wready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_s_axi_wready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_wready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_s_axi_wready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_wready_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_s_axi_wready_UNCONNECTED;$/;"	n
NLW_U0_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire NLW_U0_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire NLW_U0_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_sbiterr_UNCONNECTED	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire NLW_U0_sbiterr_UNCONNECTED;$/;"	n
NlwRenamedSig_OI_S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_bvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_bvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_bvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSignal_bvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_bvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_bvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_incr_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
NlwRenamedSignal_incr_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
NlwRenamedSignal_incr_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
O	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg    O;$/;"	r
O	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg O;$/;"	r
O	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg    O;$/;"	r
O	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg O;$/;"	r
O	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg    O;$/;"	r
O	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  output O;$/;"	p
O	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg O;$/;"	r
PLL_LOCKG	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
POR_A	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg POR_A = 0; $/;"	r
POR_A	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg POR_A = 0; $/;"	r
POR_A	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg POR_A = 0; $/;"	r
POR_B	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg POR_B = 0;$/;"	r
POR_B	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg POR_B = 0;$/;"	r
POR_B	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg POR_B = 0;$/;"	r
PRE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
PRE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
PRE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
PRLD	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD_int	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PROGB_GLBL	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
Q	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output Q;$/;"	p
Q	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg Q;$/;"	r
Q	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output Q;$/;"	p
Q	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg Q;$/;"	r
Q	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output Q;$/;"	p
Q	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg Q;$/;"	r
RDADDRECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     RDADDRECC;$/;"	n
RDADDRECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     RDADDRECC;$/;"	n
RDADDRECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     RDADDRECC;$/;"	n
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN;$/;"	r
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN;$/;"	r
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
RDADDRECC_IN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN;$/;"	r
RDADDRECC_IN_I	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN_I,$/;"	p
RDADDRECC_IN_I	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN_I,$/;"	p
RDADDRECC_IN_I	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN_I,$/;"	p
REGCEA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEA;$/;"	n
REGCEA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEA;$/;"	n
REGCEA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEA;$/;"	n
REGCEB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEB;$/;"	n
REGCEB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEB;$/;"	n
REGCEB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEB;$/;"	n
ROC_WIDTH	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
RSTA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTA;$/;"	n
RSTA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTA;$/;"	n
RSTA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTA;$/;"	n
RSTA_BUSY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTA_BUSY = 0;$/;"	r
RSTA_BUSY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTA_BUSY = 0;$/;"	r
RSTA_BUSY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTA_BUSY = 0;$/;"	r
RSTA_I_SAFE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire RSTA_I_SAFE;$/;"	n
RSTA_I_SAFE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire RSTA_I_SAFE;$/;"	n
RSTA_I_SAFE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire RSTA_I_SAFE;$/;"	n
RSTA_SHFT_REG	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTA_SHFT_REG = 0;$/;"	r
RSTA_SHFT_REG	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTA_SHFT_REG = 0;$/;"	r
RSTA_SHFT_REG	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTA_SHFT_REG = 0;$/;"	r
RSTB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTB;$/;"	n
RSTB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTB;$/;"	n
RSTB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTB;$/;"	n
RSTB_BUSY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTB_BUSY = 0;$/;"	r
RSTB_BUSY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTB_BUSY = 0;$/;"	r
RSTB_BUSY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTB_BUSY = 0;$/;"	r
RSTB_I_SAFE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire RSTB_I_SAFE;$/;"	n
RSTB_I_SAFE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire RSTB_I_SAFE;$/;"	n
RSTB_I_SAFE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire RSTB_I_SAFE;$/;"	n
RSTB_SHFT_REG	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTB_SHFT_REG = 0;$/;"	r
RSTB_SHFT_REG	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTB_SHFT_REG = 0;$/;"	r
RSTB_SHFT_REG	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTB_SHFT_REG = 0;$/;"	r
S	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
S	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
S	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
SBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      SBITERR,$/;"	p
SBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire SBITERR;$/;"	n
SBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      SBITERR,$/;"	p
SBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire SBITERR;$/;"	n
SBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      SBITERR,$/;"	p
SBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire SBITERR;$/;"	n
SBITERR_IN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN,$/;"	p
SBITERR_IN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                        SBITERR_IN;$/;"	r
SBITERR_IN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN,$/;"	p
SBITERR_IN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                        SBITERR_IN;$/;"	r
SBITERR_IN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN,$/;"	p
SBITERR_IN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                        SBITERR_IN;$/;"	r
SBITERR_IN_I	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN_I,$/;"	p
SBITERR_IN_I	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN_I,$/;"	p
SBITERR_IN_I	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN_I,$/;"	p
SLEEP	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         SLEEP;$/;"	n
SLEEP	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         SLEEP;$/;"	n
SLEEP	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         SLEEP;$/;"	n
STATE_LOGIC_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module STATE_LOGIC_v8_4 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STATE_LOGIC_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module STATE_LOGIC_v8_4 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STATE_LOGIC_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module STATE_LOGIC_v8_4 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STORAGE_DATA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
STORAGE_DATA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
STORAGE_DATA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
S_ACLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK,$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK;$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ACLK;$/;"	n
S_ACLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK,$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK;$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ACLK;$/;"	n
S_ACLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK,$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK;$/;"	p
S_ACLK	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ACLK;$/;"	n
S_ARESETN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ARESETN;$/;"	n
S_ARESETN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ARESETN;$/;"	n
S_ARESETN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ARESETN;$/;"	n
S_AXI_ADDR_EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ADDR_EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ADDR_EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_ARADDR     = s_axi_araddr;$/;"	n
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_ARADDR     = s_axi_araddr;$/;"	n
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_ARADDR     = s_axi_araddr;$/;"	n
S_AXI_ARADDR_OUT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARADDR_OUT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARADDR_OUT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARBURST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_ARBURST    = s_axi_arburst;$/;"	n
S_AXI_ARBURST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_ARBURST    = s_axi_arburst;$/;"	n
S_AXI_ARBURST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_ARBURST    = s_axi_arburst;$/;"	n
S_AXI_ARID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_ARID       = s_axi_arid;$/;"	n
S_AXI_ARID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_ARID       = s_axi_arid;$/;"	n
S_AXI_ARID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_ARID       = s_axi_arid;$/;"	n
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_ARLEN      = s_axi_arlen;$/;"	n
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_ARLEN      = s_axi_arlen;$/;"	n
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_ARLEN      = s_axi_arlen;$/;"	n
S_AXI_ARLEN_7_GND_8_o_equal_1_o	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARLEN_7_GND_8_o_equal_1_o	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARLEN_7_GND_8_o_equal_1_o	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARREADY;$/;"	n
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARREADY;$/;"	n
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARREADY;$/;"	n
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_ARSIZE     = s_axi_arsize;$/;"	n
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_ARSIZE     = s_axi_arsize;$/;"	n
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_ARSIZE     = s_axi_arsize;$/;"	n
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_ARVALID;$/;"	n
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_ARVALID;$/;"	n
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_ARVALID;$/;"	n
S_AXI_AWADDR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_AWADDR     = s_axi_awaddr;$/;"	n
S_AXI_AWADDR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_AWADDR     = s_axi_awaddr;$/;"	n
S_AXI_AWADDR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_AWADDR     = s_axi_awaddr;$/;"	n
S_AXI_AWADDR_OUT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWADDR_OUT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWADDR_OUT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_AWBURST    = s_axi_awburst;$/;"	n
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_AWBURST    = s_axi_awburst;$/;"	n
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWBURST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_AWBURST    = s_axi_awburst;$/;"	n
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_AWID       = s_axi_awid;$/;"	n
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_AWID       = s_axi_awid;$/;"	n
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_AWID       = s_axi_awid;$/;"	n
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_AWLEN      = s_axi_awlen;$/;"	n
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_AWLEN      = s_axi_awlen;$/;"	n
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWLEN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_AWLEN      = s_axi_awlen;$/;"	n
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_AWREADY;$/;"	n
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_AWREADY;$/;"	n
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_AWREADY;$/;"	n
S_AXI_AWSIZE	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_AWSIZE     = s_axi_awsize;$/;"	n
S_AXI_AWSIZE	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_AWSIZE     = s_axi_awsize;$/;"	n
S_AXI_AWSIZE	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_AWSIZE     = s_axi_awsize;$/;"	n
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_AWVALID;$/;"	n
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_AWVALID;$/;"	n
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_AWVALID;$/;"	n
S_AXI_BID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_BID;$/;"	n
S_AXI_BID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_BID;$/;"	n
S_AXI_BID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_BID;$/;"	n
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_BREADY;$/;"	n
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_BREADY;$/;"	n
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_BREADY;$/;"	n
S_AXI_BRESP	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_BRESP;$/;"	n
S_AXI_BRESP	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_BRESP;$/;"	n
S_AXI_BRESP	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_BRESP;$/;"	n
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID;$/;"	n
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID;$/;"	n
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_BVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID;$/;"	n
S_AXI_BVALID_axi_wr_fsm	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID_axi_wr_fsm;$/;"	n
S_AXI_BVALID_axi_wr_fsm	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID_axi_wr_fsm;$/;"	n
S_AXI_BVALID_axi_wr_fsm	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID_axi_wr_fsm;$/;"	n
S_AXI_DBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_DBITERR;$/;"	n
S_AXI_DBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_DBITERR;$/;"	n
S_AXI_DBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_DBITERR;$/;"	n
S_AXI_INCR_ADDR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INCR_ADDR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INCR_ADDR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INJECTDBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTDBITERR;$/;"	n
S_AXI_INJECTDBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTDBITERR;$/;"	n
S_AXI_INJECTDBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTDBITERR;$/;"	n
S_AXI_INJECTSBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTSBITERR;$/;"	n
S_AXI_INJECTSBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTSBITERR;$/;"	n
S_AXI_INJECTSBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTSBITERR;$/;"	n
S_AXI_MUX_SEL	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_MUX_SEL	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_MUX_SEL	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_RDADDRECC	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     S_AXI_RDADDRECC;$/;"	n
S_AXI_RDADDRECC	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     S_AXI_RDADDRECC;$/;"	n
S_AXI_RDADDRECC	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     S_AXI_RDADDRECC;$/;"	n
S_AXI_RDATA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   S_AXI_RDATA;$/;"	n
S_AXI_RDATA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   S_AXI_RDATA;$/;"	n
S_AXI_RDATA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   S_AXI_RDATA;$/;"	n
S_AXI_RD_EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RD_EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RD_EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_RID;$/;"	n
S_AXI_RID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_RID;$/;"	n
S_AXI_RID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_RID;$/;"	n
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RLAST;$/;"	n
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RLAST;$/;"	n
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RLAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RLAST;$/;"	n
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_RREADY;$/;"	n
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_RREADY;$/;"	n
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_RREADY;$/;"	n
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RRESP	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_RRESP;$/;"	n
S_AXI_RRESP	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_RRESP;$/;"	n
S_AXI_RRESP	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_RRESP;$/;"	n
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RVALID;$/;"	n
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RVALID;$/;"	n
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RVALID;$/;"	n
S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST_INT	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_R_LAST_INT	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_R_LAST_INT	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_SBITERR	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_SBITERR;$/;"	n
S_AXI_SBITERR	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_SBITERR;$/;"	n
S_AXI_SBITERR	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_SBITERR;$/;"	n
S_AXI_SINGLE_TRANS	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_SINGLE_TRANS	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_SINGLE_TRANS	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_WDATA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   S_AXI_WDATA      = s_axi_wdata;$/;"	n
S_AXI_WDATA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   S_AXI_WDATA      = s_axi_wdata;$/;"	n
S_AXI_WDATA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   S_AXI_WDATA      = s_axi_wdata;$/;"	n
S_AXI_WLAST	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WLAST;$/;"	n
S_AXI_WLAST	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WLAST;$/;"	n
S_AXI_WLAST	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WLAST;$/;"	n
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_WREADY;$/;"	n
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_WREADY;$/;"	n
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_WREADY;$/;"	n
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WSTRB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       S_AXI_WSTRB      = s_axi_wstrb;$/;"	n
S_AXI_WSTRB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       S_AXI_WSTRB      = s_axi_wstrb;$/;"	n
S_AXI_WSTRB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       S_AXI_WSTRB      = s_axi_wstrb;$/;"	n
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_WVALID;$/;"	p
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WVALID;$/;"	n
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_WVALID;$/;"	p
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WVALID;$/;"	n
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_WVALID;$/;"	p
S_AXI_WVALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WVALID;$/;"	n
S_PAYLOAD_DATA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_PAYLOAD_DATA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_PAYLOAD_DATA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_READY_I	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    wire S_READY_I;$/;"	n
S_READY_I	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    wire S_READY_I;$/;"	n
S_READY_I	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    wire S_READY_I;$/;"	n
S_VALID	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input   S_VALID,$/;"	p
S_VALID	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input   S_VALID,$/;"	p
S_VALID	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input   S_VALID,$/;"	p
TOC_WIDTH	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
USER_CLK	.\sources_1\new\ram2.v	/^input USER_CLK$/;"	p
WEA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEA	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       WEA              = wea;$/;"	n
WEA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEA	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       WEA              = wea;$/;"	n
WEA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEA	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       WEA              = wea;$/;"	n
WEB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
WEB	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB              = web;$/;"	n
WEB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
WEB	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB              = web;$/;"	n
WEB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
WEB	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB              = web;$/;"	n
WEB_parameterized	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB_parameterized = 0;$/;"	n
WEB_parameterized	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB_parameterized = 0;$/;"	n
WEB_parameterized	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB_parameterized = 0;$/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output addr_en_c;$/;"	p
addr_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c; $/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output addr_en_c;$/;"	p
addr_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c; $/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output addr_en_c;$/;"	p
addr_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c; $/;"	n
addr_step	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
addr_step	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
addr_step	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
addra	.\sim_1\new\ram_test1.v	/^reg [3 : 0] addra;$/;"	r
addra	.\sim_1\new\ram_test3.v	/^reg [9:0] addra,addrb;$/;"	r
addra	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [3:0]addra;$/;"	p
addra	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [3:0]addra;$/;"	n
addra	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  input [3:0]addra;$/;"	p
addra	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [9:0]addra;$/;"	p
addra	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [9:0]addra;$/;"	n
addra	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [9:0]addra;$/;"	p
addra	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [3:0]addra;$/;"	p
addra	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]addra;$/;"	n
addra	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [3:0]addra;$/;"	p
addra	.\sources_1\new\Ram4.v	/^reg [3:0] addra = 4'b0;$/;"	r
addra	.\sources_1\new\ram3.v	/^input [9:0] addra,addrb;$/;"	p
addra_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
addra_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
addra_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
addrb	.\sim_1\new\ram_test3.v	/^reg [9:0] addra,addrb;$/;"	r
addrb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [3:0]addrb;$/;"	p
addrb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [9:0]addrb;$/;"	p
addrb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [9:0]addrb;$/;"	n
addrb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [9:0]addrb;$/;"	p
addrb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [3:0]addrb;$/;"	p
addrb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [3:0]addrb;$/;"	n
addrb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [3:0]addrb;$/;"	p
addrb	.\sources_1\new\Ram4.v	/^reg [3:0] addrb = 4'b0;$/;"	r
addrb	.\sources_1\new\ram3.v	/^input [9:0] addra,addrb;$/;"	p
address	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
ar_id_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
ar_id_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
ar_id_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
araddr_out	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; $/;"	n
araddr_out	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; $/;"	n
araddr_out	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; $/;"	n
araddr_reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
araddr_reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
araddr_reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
arburst_int_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arburst_int_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arburst_int_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arlen_cntr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_cntr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_cntr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_int_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_c=0;                  $/;"	r
arlen_int_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_c=0;                  $/;"	r
arlen_int_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_c=0;                  $/;"	r
arlen_int_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
arlen_int_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
arlen_int_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
aw_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c;$/;"	n
aw_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c;$/;"	n
aw_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c;$/;"	n
aw_ready_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_r 	        ;$/;"	n
aw_ready_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_r 	        ;$/;"	n
aw_ready_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_r 	        ;$/;"	n
awaddr_reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awaddr_reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awaddr_reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awburst_int	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awburst_int	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awburst_int	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awlen_cntr_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_cntr_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_cntr_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_int	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_int = 0;$/;"	r
awlen_int	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_int = 0;$/;"	r
awlen_int	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_int = 0;$/;"	r
axi_bid_array	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
axi_bid_array	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
axi_bid_array	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
beh_vlog_ff_ce_clr_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_ce_clr_v8_4 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_ce_clr_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_ce_clr_v8_4 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_ce_clr_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_ce_clr_v8_4 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_clr_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_clr_v8_4 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_clr_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_clr_v8_4 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_clr_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_clr_v8_4 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_pre_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_pre_v8_4 (Q, C, D, PRE);$/;"	m
beh_vlog_ff_pre_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_pre_v8_4 (Q, C, D, PRE);$/;"	m
beh_vlog_ff_pre_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_pre_v8_4 (Q, C, D, PRE);$/;"	m
beh_vlog_muxf7_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_muxf7_v8_4 (O, I0, I1, S);$/;"	m
beh_vlog_muxf7_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_muxf7_v8_4 (O, I0, I1, S);$/;"	m
beh_vlog_muxf7_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_muxf7_v8_4 (O, I0, I1, S);$/;"	m
blk_mem_axi_read_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_read_wrapper_beh_v8_4$/;"	m
blk_mem_axi_read_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_read_wrapper_beh_v8_4$/;"	m
blk_mem_axi_read_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_read_wrapper_beh_v8_4$/;"	m
blk_mem_axi_regs_fwd_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_regs_fwd_v8_4$/;"	m
blk_mem_axi_regs_fwd_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_regs_fwd_v8_4$/;"	m
blk_mem_axi_regs_fwd_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_regs_fwd_v8_4$/;"	m
blk_mem_axi_write_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_write_wrapper_beh_v8_4$/;"	m
blk_mem_axi_write_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_write_wrapper_beh_v8_4$/;"	m
blk_mem_axi_write_wrapper_beh_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_write_wrapper_beh_v8_4$/;"	m
blk_mem_gen_0	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0$/;"	m
blk_mem_gen_0	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^module blk_mem_gen_0(clka, ena, wea, addra, dina, douta)$/;"	m
blk_mem_gen_0	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^module blk_mem_gen_0 ($/;"	m
blk_mem_gen_0_blk_mem_gen_generic_cstr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_generic_cstr$/;"	m
blk_mem_gen_0_blk_mem_gen_prim_width	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_prim_width$/;"	m
blk_mem_gen_0_blk_mem_gen_prim_wrapper	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_prim_wrapper$/;"	m
blk_mem_gen_0_blk_mem_gen_top	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_top$/;"	m
blk_mem_gen_0_blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_0_blk_mem_gen_v8_4_1_synth	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth$/;"	m
blk_mem_gen_1	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1$/;"	m
blk_mem_gen_1	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^module blk_mem_gen_1(clka, ena, wea, addra, dina, douta, clkb, enb, web, addrb, $/;"	m
blk_mem_gen_1	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^module blk_mem_gen_1 ($/;"	m
blk_mem_gen_1_blk_mem_gen_generic_cstr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_generic_cstr$/;"	m
blk_mem_gen_1_blk_mem_gen_prim_width	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_prim_width$/;"	m
blk_mem_gen_1_blk_mem_gen_prim_wrapper	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_prim_wrapper$/;"	m
blk_mem_gen_1_blk_mem_gen_top	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_top$/;"	m
blk_mem_gen_1_blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_1_blk_mem_gen_v8_4_1_synth	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module blk_mem_gen_1_blk_mem_gen_v8_4_1_synth$/;"	m
blk_mem_gen_2	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2$/;"	m
blk_mem_gen_2	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^module blk_mem_gen_2(clka, ena, wea, addra, dina, douta, clkb, enb, web, addrb, $/;"	m
blk_mem_gen_2	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^module blk_mem_gen_2 ($/;"	m
blk_mem_gen_2_blk_mem_gen_generic_cstr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_generic_cstr$/;"	m
blk_mem_gen_2_blk_mem_gen_prim_width	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_prim_width$/;"	m
blk_mem_gen_2_blk_mem_gen_prim_wrapper	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_prim_wrapper$/;"	m
blk_mem_gen_2_blk_mem_gen_top	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_top$/;"	m
blk_mem_gen_2_blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_2_blk_mem_gen_v8_4_1_synth	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module blk_mem_gen_2_blk_mem_gen_v8_4_1_synth$/;"	m
blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_v8_4_1	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1$/;"	m
blk_mem_gen_v8_4_1_mem_module	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_mem_module$/;"	m
blk_mem_gen_v8_4_1_mem_module	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_mem_module$/;"	m
blk_mem_gen_v8_4_1_mem_module	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_mem_module$/;"	m
blk_mem_gen_v8_4_1_output_stage	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_output_stage$/;"	m
blk_mem_gen_v8_4_1_output_stage	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_output_stage$/;"	m
blk_mem_gen_v8_4_1_output_stage	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_output_stage$/;"	m
blk_mem_gen_v8_4_1_softecc_output_reg_stage	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_softecc_output_reg_stage$/;"	m
blk_mem_gen_v8_4_1_softecc_output_reg_stage	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_softecc_output_reg_stage$/;"	m
blk_mem_gen_v8_4_1_softecc_output_reg_stage	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_1_softecc_output_reg_stage$/;"	m
bready_timeout_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg bready_timeout_c          = 0;$/;"	r
bready_timeout_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg bready_timeout_c          = 0;$/;"	r
bready_timeout_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg bready_timeout_c          = 0;$/;"	r
bvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output bvalid_c;$/;"	p
bvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output bvalid_c;$/;"	p
bvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output bvalid_c;$/;"	p
bvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_count_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_count_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_count_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_d1_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_d1_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_d1_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_rd_cnt_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_rd_cnt_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_rd_cnt_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
c_ar_bw	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_ar_bw	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_ar_bw	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
clk	.\sim_1\new\ram4_test.v	/^reg clk;$/;"	r
clk	.\sim_1\new\ram_test.v	/^reg clk;$/;"	r
clk	.\sources_1\new\Ram4.v	/^input clk$/;"	p
clka	.\sim_1\new\ram_test1.v	/^reg clka;$/;"	r
clka	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
clka	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input clka;$/;"	p
clka	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire clka;$/;"	n
clka	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  input clka;$/;"	p
clka	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input clka;$/;"	p
clka	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire clka;$/;"	n
clka	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input clka;$/;"	p
clka	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input clka;$/;"	p
clka	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire clka;$/;"	n
clka	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input clka;$/;"	p
clka	.\sources_1\new\ram1.v	/^input clka,$/;"	p
clka	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
clkb	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
clkb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input clkb;$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       clkb,$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input clkb;$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire clkb;$/;"	n
clkb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input clkb;$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       clkb,$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input clkb;$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire clkb;$/;"	n
clkb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input clkb;$/;"	p
clkb	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       clkb,$/;"	p
clkb	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
cnt	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^      integer cnt;$/;"	r
cnt	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer cnt = 1;$/;"	r
cnt	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^      integer cnt;$/;"	r
cnt	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer cnt = 1;$/;"	r
cnt	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^      integer cnt;$/;"	r
cnt	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer cnt = 1;$/;"	r
count	.\sources_1\new\Ram4.v	/^reg [10:0] count = 11'b0;$/;"	r
count	.\sources_1\new\ram2.v	/^reg [10 : 0] count = 0;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
dbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output dbiterr;$/;"	p
dbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output dbiterr;$/;"	p
dbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output dbiterr;$/;"	p
dbiterr_arr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_arr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_arr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_regs	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_regs	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_regs	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_sdp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_sdp;$/;"	n
dbiterr_sdp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_sdp;$/;"	n
dbiterr_sdp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_sdp;$/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c; $/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c; $/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c; $/;"	n
deepsleep	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input deepsleep;$/;"	p
deepsleep	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input deepsleep;$/;"	p
deepsleep	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input deepsleep;$/;"	p
default_data	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
default_data_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
default_data_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
dia	.\sim_1\new\ram_test3.v	/^reg [15:0] dia,dib;$/;"	r
dia	.\sources_1\new\ram3.v	/^input [15:0] dia,dib;$/;"	p
dib	.\sim_1\new\ram_test3.v	/^reg [15:0] dia,dib;$/;"	r
dib	.\sources_1\new\ram3.v	/^input [15:0] dia,dib;$/;"	p
dina	.\sim_1\new\ram_test1.v	/^reg [15 : 0] dina;$/;"	r
dina	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [15:0]dina;$/;"	n
dina	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] dina,$/;"	p
dina	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [15:0]dina;$/;"	n
dina	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] dina,$/;"	p
dina	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [15:0]dina;$/;"	n
dina	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [15:0]dina;$/;"	p
dina	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] dina,$/;"	p
dina	.\sources_1\new\Ram4.v	/^reg [15:0] dina = 16'hff00;$/;"	r
dina	.\sources_1\new\ram1.v	/^input [15 : 0] dina,$/;"	p
dina_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
dina_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
dina_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
dinb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [15:0]dinb;$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] dinb,$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [15:0]dinb;$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [15:0]dinb;$/;"	n
dinb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [15:0]dinb;$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] dinb,$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [15:0]dinb;$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [15:0]dinb;$/;"	n
dinb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [15:0]dinb;$/;"	p
dinb	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] dinb,$/;"	p
dinb	.\sources_1\new\Ram4.v	/^reg [15:0] dinb;$/;"	r
div	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^      integer div;$/;"	r
div	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^      integer div;$/;"	r
div	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^      integer div;$/;"	r
doa	.\sim_1\new\ram_test3.v	/^wire [15:0] doa,dob;$/;"	n
doa	.\sources_1\new\ram3.v	/^output [15:0] doa,dob;$/;"	p
doa	.\sources_1\new\ram3.v	/^reg[15:0] doa,dob;$/;"	r
dob	.\sim_1\new\ram_test3.v	/^wire [15:0] doa,dob;$/;"	n
dob	.\sources_1\new\ram3.v	/^output [15:0] doa,dob;$/;"	p
dob	.\sources_1\new\ram3.v	/^reg[15:0] doa,dob;$/;"	r
doublebit_error	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
doublebit_error	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
doublebit_error	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
dout_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
dout_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
dout_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
douta	.\sim_1\new\ram_test1.v	/^wire [15 : 0] douta;$/;"	n
douta	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [15:0]douta;$/;"	n
douta	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [15:0]douta;$/;"	n
douta	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [15:0]douta;$/;"	n
douta	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  output [15:0]douta;$/;"	p
douta	.\sources_1\new\Ram4.v	/^wire [15:0] douta,doutb;$/;"	n
doutb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [15:0]doutb;$/;"	p
doutb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [15:0]doutb;$/;"	p
doutb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [15:0]doutb;$/;"	n
doutb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  output [15:0]doutb;$/;"	p
doutb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [15:0]doutb;$/;"	p
doutb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [15:0]doutb;$/;"	n
doutb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  output [15:0]doutb;$/;"	p
doutb	.\sources_1\new\Ram4.v	/^wire [15:0] douta,doutb;$/;"	n
eccpipece	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input eccpipece;$/;"	p
eccpipece	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input eccpipece;$/;"	p
eccpipece	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input eccpipece;$/;"	p
en_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                              en_i;$/;"	n
en_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                              en_i;$/;"	n
en_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                              en_i;$/;"	n
ena	.\sim_1\new\ram_test1.v	/^reg ena;$/;"	r
ena	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
ena	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire ena;$/;"	n
ena	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       ena,$/;"	p
ena	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire ena;$/;"	n
ena	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       ena,$/;"	p
ena	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire ena;$/;"	n
ena	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input ena;$/;"	p
ena	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       ena,$/;"	p
ena	.\sources_1\new\Ram4.v	/^reg ena = 1;$/;"	r
ena	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
ena_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   ena_i;$/;"	n
ena_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   ena_i;$/;"	n
ena_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   ena_i;$/;"	n
ena_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg                       ena_in;$/;"	r
ena_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg                       ena_in;$/;"	r
ena_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg                       ena_in;$/;"	r
enb	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
enb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input enb;$/;"	p
enb	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       enb,$/;"	p
enb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input enb;$/;"	p
enb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire enb;$/;"	n
enb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input enb;$/;"	p
enb	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       enb,$/;"	p
enb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input enb;$/;"	p
enb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire enb;$/;"	n
enb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input enb;$/;"	p
enb	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       enb,$/;"	p
enb	.\sources_1\new\Ram4.v	/^reg enb,web;$/;"	r
enb	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
enb_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   enb_i;$/;"	n
enb_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   enb_i;$/;"	n
enb_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   enb_i;$/;"	n
gaxi_full_sm_ar_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_r_16	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_ar_ready_r_16	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_ar_ready_r_16	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_outstanding_read_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_r_last_r_17	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_last_r_17	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_last_r_17	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_valid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
gaxi_full_sm_r_valid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
gaxi_full_sm_r_valid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
glbl	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^module glbl ();$/;"	m
i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer i;$/;"	r
i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer i;$/;"	r
i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer i;$/;"	r
incr_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c; $/;"	n
incr_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c; $/;"	n
incr_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c; $/;"	n
init_file_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_file_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_file_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_memory	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task init_memory;$/;"	t
init_memory	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task init_memory;$/;"	t
init_memory	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task init_memory;$/;"	t
init_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_val	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
init_val	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
init_val	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
inita_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_val	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
inita_val	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
inita_val	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
initb_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_val	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initb_val	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initb_val	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initfile	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer                  initfile;$/;"	r
initfile	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer                  initfile;$/;"	r
initfile	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer                  initfile;$/;"	r
inj_sbiterr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  inj_sbiterr,$/;"	p
inj_sbiterr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  inj_sbiterr,$/;"	p
inj_sbiterr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  inj_sbiterr,$/;"	p
injectdbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input injectdbiterr;$/;"	p
injectdbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input injectdbiterr;$/;"	p
injectdbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input injectdbiterr;$/;"	p
injectdbiterr_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectdbiterr_in;$/;"	r
injectdbiterr_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectdbiterr_in;$/;"	r
injectdbiterr_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectdbiterr_in;$/;"	r
injectsbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input injectsbiterr;$/;"	p
injectsbiterr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       injectsbiterr,$/;"	p
injectsbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input injectsbiterr;$/;"	p
injectsbiterr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       injectsbiterr,$/;"	p
injectsbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input injectsbiterr;$/;"	p
injectsbiterr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       injectsbiterr,$/;"	p
injectsbiterr_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectsbiterr_in;$/;"	r
injectsbiterr_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectsbiterr_in;$/;"	r
injectsbiterr_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectsbiterr_in;$/;"	r
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  inj_dbiterr);$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input   ARESET,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_AWVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_BREADY,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_WVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	c
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN_I,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         ECCPIPECE,    $/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         REGCE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         RST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aclk,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_rready,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wvalid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTDBITERR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTA,$/;"	c
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       SLEEP,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       deepsleep,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       eccpipece,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       regcea,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       regceb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       rsta,$/;"	c
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       rstb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_arburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_awburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_arlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_awlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_arid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_awid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WEA_WIDTH-1:0]      s_axi_wstrb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   addra,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   addrb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  inj_dbiterr);$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input   ARESET,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_AWVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_BREADY,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_WVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	c
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN_I,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         ECCPIPECE,    $/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         REGCE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         RST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aclk,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_rready,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wvalid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTDBITERR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTA,$/;"	c
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       SLEEP,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       deepsleep,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       eccpipece,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       regcea,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       regceb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       rsta,$/;"	c
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       rstb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_arburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_awburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_arlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_awlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_arid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_awid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WEA_WIDTH-1:0]      s_axi_wstrb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   addra,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   addrb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  inj_dbiterr);$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input   ARESET,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_AWVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_BREADY,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_WVALID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	c
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN_I,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         ECCPIPECE,    $/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         REGCE,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         RST,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aclk,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_rready,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wvalid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTDBITERR,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTA,$/;"	c
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       SLEEP,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       deepsleep,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       eccpipece,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       injectdbiterr,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       regcea,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       regceb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       rsta,$/;"	c
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       rstb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_arburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_awburst,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_arlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_awlen,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_arid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_awid,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WEA_WIDTH-1:0]      s_axi_wstrb,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   addra,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   addrb,$/;"	p
input	.\sources_1\new\ram1.v	/^input [3 : 0] addra,$/;"	p
input	.\sources_1\new\ram1.v	/^input ena,$/;"	p
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_a,$/;"	p
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_b);$/;"	p
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  function integer log2int (input integer data_value);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  function integer log2roundup (input integer data_value);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_a,$/;"	p
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_b);$/;"	p
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  function integer log2int (input integer data_value);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  function integer log2roundup (input integer data_value);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_a,$/;"	p
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_b);$/;"	p
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  function integer log2int (input integer data_value);$/;"	f
integer	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  function integer log2roundup (input integer data_value);$/;"	f
is_collision	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision;$/;"	r
is_collision	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision;$/;"	r
is_collision	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision;$/;"	r
is_collision_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
j	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
j	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
j	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
lsb_zero_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
lsb_zero_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
lsb_zero_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
m_axi_payload_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
m_axi_payload_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
m_axi_payload_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
mem_data	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mem_data;$/;"	r
mem_data	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mem_data;$/;"	r
mem_data	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mem_data;$/;"	r
mem_init_file_str	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             mem_init_file_str    = C_INIT_FILE;$/;"	r
mem_init_file_str	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             mem_init_file_str    = C_INIT_FILE;$/;"	r
mem_init_file_str	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             mem_init_file_str    = C_INIT_FILE;$/;"	r
meminitfile	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer                  meminitfile;$/;"	r
meminitfile	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer                  meminitfile;$/;"	r
meminitfile	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer                  meminitfile;$/;"	r
memory	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory_out_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
memory_out_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
memory_out_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
mif_data	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
mif_data	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
mif_data	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
msb_zero_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
msb_zero_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
msb_zero_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
mux_sel_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire mux_sel_c; $/;"	n
mux_sel_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire mux_sel_c; $/;"	n
mux_sel_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire mux_sel_c; $/;"	n
num_of_bytes_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_r           = 0;$/;"	r
num_of_bytes_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_r           = 0;$/;"	r
num_of_bytes_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_r           = 0;$/;"	r
out_regs	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
out_regs	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
out_regs	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output  M_VALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output  S_READY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_arready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_awready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_bvalid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rlast,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      DBITERR,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      rsta_busy, $/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_bid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] douta,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] doutb,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_WRITE_WIDTH_B-1:0]  s_axi_rdata,$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output  M_VALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output  S_READY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_arready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_awready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_bvalid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rlast,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      DBITERR,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      rsta_busy, $/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_bid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] douta,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] doutb,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_WRITE_WIDTH_B-1:0]  s_axi_rdata,$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output  M_VALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output  S_READY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_arready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_awready,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_bvalid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rlast,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      DBITERR,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      dbiterr,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      rsta_busy, $/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_bid,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] douta,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] doutb,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_WRITE_WIDTH_B-1:0]  s_axi_rdata,$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
output	.\sources_1\new\ram1.v	/^output wire [15:0]douta$/;"	p
p_up_tmp	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_36K_BRAM          = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EST_POWER_SUMMARY       = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_CTRL_ECC_ALGO           = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRB_CHG          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_SHUTDOWN_PIN         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_URAM                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY           = "virtex7",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    parameter NUM_STAGES            = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_36K_BRAM          = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EST_POWER_SUMMARY       = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_CTRL_ECC_ALGO           = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRB_CHG          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_SHUTDOWN_PIN         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_URAM                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY           = "virtex7",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    parameter NUM_STAGES            = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_36K_BRAM          = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EST_POWER_SUMMARY       = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_CTRL_ECC_ALGO           = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRB_CHG          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_SHUTDOWN_PIN         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE               = "",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_URAM                = 0,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY           = "virtex7",$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    parameter NUM_STAGES            = 1,$/;"	c
present_state_FSM_FFd1_13	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_13	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_13	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_15	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_15	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_15	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_16	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_16	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_16	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_19	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_19	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_19	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In1_24	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd2_In1_24	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd2_In1_24	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd3_13	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_13	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_13	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_18	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_18	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_18	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd4_16	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_16	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_16	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_17	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_17	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_17	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In1_21	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_21	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_21	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_25	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
present_state_FSM_FFd4_In1_25	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
present_state_FSM_FFd4_In1_25	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
r_last_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_c; $/;"	n
r_last_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_c; $/;"	n
r_last_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_c; $/;"	n
r_last_int_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_int_c; $/;"	n
r_last_int_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_int_c; $/;"	n
r_last_int_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_int_c; $/;"	n
ram	.\sources_1\new\ram3.v	/^reg[15:0] ram [1023:0];$/;"	r
ram1	.\sources_1\new\ram1.v	/^module ram1($/;"	m
ram2	.\sources_1\new\ram2.v	/^module ram2($/;"	m
ram3	.\sources_1\new\ram3.v	/^module ram3(clka,clkb,ena,enb,wea,web,addra,addrb,dia,dib,doa,dob);$/;"	m
ram4	.\sources_1\new\Ram4.v	/^module ram4($/;"	m
ram_rstram_a_busy	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_a_busy = 0;$/;"	r
ram_rstram_a_busy	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_a_busy = 0;$/;"	r
ram_rstram_a_busy	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_a_busy = 0;$/;"	r
ram_rstram_b_busy	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_b_busy = 0;$/;"	r
ram_rstram_b_busy	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_b_busy = 0;$/;"	r
ram_rstram_b_busy	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_b_busy = 0;$/;"	r
ram_rstreg_a_busy	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_a_busy = 0;$/;"	r
ram_rstreg_a_busy	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_a_busy = 0;$/;"	r
ram_rstreg_a_busy	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_a_busy = 0;$/;"	r
ram_rstreg_b_busy	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_b_busy = 0;$/;"	r
ram_rstreg_b_busy	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_b_busy = 0;$/;"	r
ram_rstreg_b_busy	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_b_busy = 0;$/;"	r
ram_test1	.\sim_1\new\ram_test1.v	/^module ram_test1();$/;"	m
ram_test2	.\sim_1\new\ram_test.v	/^module ram_test2;$/;"	m
ram_test3	.\sim_1\new\ram_test3.v	/^module ram_test3;$/;"	m
ram_test4	.\sim_1\new\ram4_test.v	/^module ram_test4;$/;"	m
rd_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire rd_en_c; $/;"	n
rd_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire rd_en_c; $/;"	n
rd_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire rd_en_c; $/;"	n
rdaddrecc	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [3:0]rdaddrecc;$/;"	p
rdaddrecc	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  rdaddrecc,$/;"	p
rdaddrecc	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [9:0]rdaddrecc;$/;"	p
rdaddrecc	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  rdaddrecc,$/;"	p
rdaddrecc	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [3:0]rdaddrecc;$/;"	p
rdaddrecc	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  rdaddrecc,$/;"	p
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_regs	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_regs	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_regs	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_sdp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rdaddrecc_sdp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rdaddrecc_sdp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rea_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   rea_i;$/;"	n
rea_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   rea_i;$/;"	n
rea_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   rea_i;$/;"	n
read_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task read_a$/;"	t
read_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task read_a$/;"	t
read_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task read_a$/;"	t
read_addr_a_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_a_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_a_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_b_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_addr_b_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_addr_b_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task read_b$/;"	t
read_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task read_b$/;"	t
read_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task read_b$/;"	t
read_netlist_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module read_netlist_v8_4 #($/;"	m
read_netlist_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module read_netlist_v8_4 #($/;"	m
read_netlist_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module read_netlist_v8_4 #($/;"	m
reb_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   reb_i;$/;"	n
reb_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   reb_i;$/;"	n
reb_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   reb_i;$/;"	n
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^     input reg reset);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg                    DBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg                    SBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]    RDADDRECC$/;"	p
reg	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^     input reg reset);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg                    DBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg                    SBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]    RDADDRECC$/;"	p
reg	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^     input reg reset);$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg                    DBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg                    SBITERR,$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]    RDADDRECC$/;"	p
reg	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
regce_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                              regce_i;$/;"	n
regce_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                              regce_i;$/;"	n
regce_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                              regce_i;$/;"	n
regcea	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input regcea;$/;"	p
regcea	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input regcea;$/;"	p
regcea	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input regcea;$/;"	p
regcea_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg                       regcea_in;$/;"	r
regcea_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg                       regcea_in;$/;"	r
regcea_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg                       regcea_in;$/;"	r
regceb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input regceb;$/;"	p
regceb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input regceb;$/;"	p
regceb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input regceb;$/;"	p
regceb_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire regceb_c;$/;"	n
regceb_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire regceb_c;$/;"	n
regceb_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire regceb_c;$/;"	n
reset_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task reset_a (input reg reset);$/;"	t
reset_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task reset_a (input reg reset);$/;"	t
reset_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task reset_a (input reg reset);$/;"	t
reset_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task reset_b (input reg reset);$/;"	t
reset_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task reset_b (input reg reset);$/;"	t
reset_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task reset_b (input reg reset);$/;"	t
reseta_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   reseta_i;$/;"	n
reseta_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   reseta_i;$/;"	n
reseta_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   reseta_i;$/;"	n
resetb_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   resetb_i;$/;"	n
resetb_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   resetb_i;$/;"	n
resetb_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   resetb_i;$/;"	n
rst_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                              rst_i;$/;"	n
rst_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                              rst_i;$/;"	n
rst_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                              rst_i;$/;"	n
rsta	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input rsta;$/;"	p
rsta	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input rsta;$/;"	p
rsta	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input rsta;$/;"	p
rsta_busy	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output rsta_busy;$/;"	p
rsta_busy	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output rsta_busy;$/;"	p
rsta_busy	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output rsta_busy;$/;"	p
rsta_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg                       rsta_in;$/;"	r
rsta_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg                       rsta_in;$/;"	r
rsta_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg                       rsta_in;$/;"	r
rsta_outp_stage	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   rsta_outp_stage;$/;"	n
rsta_outp_stage	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   rsta_outp_stage;$/;"	n
rsta_outp_stage	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   rsta_outp_stage;$/;"	n
rstb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input rstb;$/;"	p
rstb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input rstb;$/;"	p
rstb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input rstb;$/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output rstb_busy;$/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      rstb_busy, $/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output rstb_busy;$/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      rstb_busy, $/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output rstb_busy;$/;"	p
rstb_busy	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      rstb_busy, $/;"	p
rstb_outp_stage	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                   rstb_outp_stage;$/;"	n
rstb_outp_stage	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                   rstb_outp_stage;$/;"	n
rstb_outp_stage	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                   rstb_outp_stage;$/;"	n
s_aclk	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_aclk;$/;"	p
s_aclk	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_aclk;$/;"	p
s_aclk	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_aclk;$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_aresetn;$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aresetn,$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_aresetn;$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aresetn,$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_aresetn;$/;"	p
s_aresetn	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aresetn,$/;"	p
s_aresetn_a_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_aresetn_a_c;$/;"	n
s_aresetn_a_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_aresetn_a_c;$/;"	n
s_aresetn_a_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_aresetn_a_c;$/;"	n
s_axi_araddr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [31:0]s_axi_araddr;$/;"	p
s_axi_araddr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_araddr,$/;"	p
s_axi_araddr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [31:0]s_axi_araddr;$/;"	p
s_axi_araddr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_araddr,$/;"	p
s_axi_araddr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [31:0]s_axi_araddr;$/;"	p
s_axi_araddr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_araddr,$/;"	p
s_axi_araddr_out_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_araddr_out_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_araddr_out_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_arburst	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [1:0]s_axi_arburst;$/;"	p
s_axi_arburst	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [1:0]s_axi_arburst;$/;"	p
s_axi_arburst	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [1:0]s_axi_arburst;$/;"	p
s_axi_arid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [3:0]s_axi_arid;$/;"	p
s_axi_arid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [3:0]s_axi_arid;$/;"	p
s_axi_arid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [3:0]s_axi_arid;$/;"	p
s_axi_arlen	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [7:0]s_axi_arlen;$/;"	p
s_axi_arlen	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [7:0]s_axi_arlen;$/;"	p
s_axi_arlen	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [7:0]s_axi_arlen;$/;"	p
s_axi_arlen_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_arlen_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_arlen_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_arready	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_arready;$/;"	p
s_axi_arready	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_arready;$/;"	p
s_axi_arready	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_arready;$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [2:0]s_axi_arsize;$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_arsize,$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [2:0]s_axi_arsize;$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_arsize,$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [2:0]s_axi_arsize;$/;"	p
s_axi_arsize	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_arsize,$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_arvalid;$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_arvalid,$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_arvalid;$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_arvalid,$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_arvalid;$/;"	p
s_axi_arvalid	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_arvalid,$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [31:0]s_axi_awaddr;$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_awaddr,$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [31:0]s_axi_awaddr;$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_awaddr,$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [31:0]s_axi_awaddr;$/;"	p
s_axi_awaddr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_awaddr,$/;"	p
s_axi_awaddr_out_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_awaddr_out_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_awaddr_out_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_awburst	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [1:0]s_axi_awburst;$/;"	p
s_axi_awburst	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [1:0]s_axi_awburst;$/;"	p
s_axi_awburst	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [1:0]s_axi_awburst;$/;"	p
s_axi_awid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [3:0]s_axi_awid;$/;"	p
s_axi_awid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [3:0]s_axi_awid;$/;"	p
s_axi_awid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [3:0]s_axi_awid;$/;"	p
s_axi_awlen	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [7:0]s_axi_awlen;$/;"	p
s_axi_awlen	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [7:0]s_axi_awlen;$/;"	p
s_axi_awlen	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [7:0]s_axi_awlen;$/;"	p
s_axi_awready	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_awready;$/;"	p
s_axi_awready	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_awready;$/;"	p
s_axi_awready	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_awready;$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [2:0]s_axi_awsize;$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_awsize,$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [2:0]s_axi_awsize;$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_awsize,$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [2:0]s_axi_awsize;$/;"	p
s_axi_awsize	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_awsize,$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_awvalid;$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_awvalid,$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_awvalid;$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_awvalid,$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_awvalid;$/;"	p
s_axi_awvalid	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_awvalid,$/;"	p
s_axi_bid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [3:0]s_axi_bid;$/;"	p
s_axi_bid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [3:0]s_axi_bid;$/;"	p
s_axi_bid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [3:0]s_axi_bid;$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_bready;$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_bready,$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_bready;$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_bready,$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_bready;$/;"	p
s_axi_bready	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_bready,$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [1:0]s_axi_bresp;$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_bresp,$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [1:0]s_axi_bresp;$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_bresp,$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [1:0]s_axi_bresp;$/;"	p
s_axi_bresp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_bresp,$/;"	p
s_axi_bvalid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_bvalid;$/;"	p
s_axi_bvalid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_bvalid;$/;"	p
s_axi_bvalid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_bvalid;$/;"	p
s_axi_dbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_dbiterr;$/;"	p
s_axi_dbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_dbiterr;$/;"	p
s_axi_dbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_dbiterr;$/;"	p
s_axi_injectdbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_injectdbiterr;$/;"	p
s_axi_injectdbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_injectdbiterr;$/;"	p
s_axi_injectdbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_injectdbiterr;$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_injectsbiterr;$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectsbiterr,$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_injectsbiterr;$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectsbiterr,$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_injectsbiterr;$/;"	p
s_axi_injectsbiterr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectsbiterr,$/;"	p
s_axi_payload_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_payload_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_payload_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_rd_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rd_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rd_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [3:0]s_axi_rdaddrecc;$/;"	p
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]    s_axi_rdaddrecc $/;"	p
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [9:0]s_axi_rdaddrecc;$/;"	p
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]    s_axi_rdaddrecc $/;"	p
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [3:0]s_axi_rdaddrecc;$/;"	p
s_axi_rdaddrecc	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]    s_axi_rdaddrecc $/;"	p
s_axi_rdata	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [15:0]s_axi_rdata;$/;"	p
s_axi_rdata	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [15:0]s_axi_rdata;$/;"	p
s_axi_rdata	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [15:0]s_axi_rdata;$/;"	p
s_axi_rdata_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rdata_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rdata_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [3:0]s_axi_rid;$/;"	p
s_axi_rid	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_rid,$/;"	p
s_axi_rid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [3:0]s_axi_rid;$/;"	p
s_axi_rid	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_rid,$/;"	p
s_axi_rid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [3:0]s_axi_rid;$/;"	p
s_axi_rid	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_rid,$/;"	p
s_axi_rid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rlast	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_rlast;$/;"	p
s_axi_rlast	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_rlast;$/;"	p
s_axi_rlast	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_rlast;$/;"	p
s_axi_rlast_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rlast_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rlast_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rready	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_rready;$/;"	p
s_axi_rready	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_rready;$/;"	p
s_axi_rready	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_rready;$/;"	p
s_axi_rready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rresp	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output [1:0]s_axi_rresp;$/;"	p
s_axi_rresp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_rresp,$/;"	p
s_axi_rresp	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output [1:0]s_axi_rresp;$/;"	p
s_axi_rresp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_rresp,$/;"	p
s_axi_rresp	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output [1:0]s_axi_rresp;$/;"	p
s_axi_rresp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_rresp,$/;"	p
s_axi_rresp_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rresp_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rresp_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_rvalid;$/;"	p
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rvalid,$/;"	p
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_rvalid;$/;"	p
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rvalid,$/;"	p
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_rvalid;$/;"	p
s_axi_rvalid	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rvalid,$/;"	p
s_axi_rvalid_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_rvalid_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_rvalid_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_sbiterr;$/;"	p
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_sbiterr,$/;"	p
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_sbiterr;$/;"	p
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_sbiterr,$/;"	p
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_sbiterr;$/;"	p
s_axi_sbiterr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_sbiterr,$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [15:0]s_axi_wdata;$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WRITE_WIDTH_A-1:0]  s_axi_wdata,$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [15:0]s_axi_wdata;$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WRITE_WIDTH_A-1:0]  s_axi_wdata,$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [15:0]s_axi_wdata;$/;"	p
s_axi_wdata	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WRITE_WIDTH_A-1:0]  s_axi_wdata,$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_wlast;$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wlast,$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_wlast;$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wlast,$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_wlast;$/;"	p
s_axi_wlast	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wlast,$/;"	p
s_axi_wr_en_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_wr_en_c;$/;"	n
s_axi_wr_en_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_wr_en_c;$/;"	n
s_axi_wr_en_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_wr_en_c;$/;"	n
s_axi_wready	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output s_axi_wready;$/;"	p
s_axi_wready	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_wready,$/;"	p
s_axi_wready	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output s_axi_wready;$/;"	p
s_axi_wready	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_wready,$/;"	p
s_axi_wready	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output s_axi_wready;$/;"	p
s_axi_wready	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_wready,$/;"	p
s_axi_wstrb	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [0:0]s_axi_wstrb;$/;"	p
s_axi_wstrb	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [0:0]s_axi_wstrb;$/;"	p
s_axi_wstrb	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [0:0]s_axi_wstrb;$/;"	p
s_axi_wvalid	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input s_axi_wvalid;$/;"	p
s_axi_wvalid	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input s_axi_wvalid;$/;"	p
s_axi_wvalid	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input s_axi_wvalid;$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  output sbiterr;$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   output                      sbiterr,$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  output sbiterr;$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   output                      sbiterr,$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  output sbiterr;$/;"	p
sbiterr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   output                      sbiterr,$/;"	p
sbiterr_arr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_arr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_arr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_regs	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_regs	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_regs	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_sdp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_sdp;$/;"	n
sbiterr_sdp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_sdp;$/;"	n
sbiterr_sdp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_sdp;$/;"	n
scaled_addra_to_raddra_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddra_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddra_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddrb_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_raddrb_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_raddrb_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_waddra_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddra_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddra_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddrb_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addra_to_waddrb_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addra_to_waddrb_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addrb_to_raddra_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddra_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddra_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddrb_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_raddrb_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_raddrb_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_waddra_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddra_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddra_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddrb_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
scaled_addrb_to_waddrb_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
scaled_addrb_to_waddrb_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
shutdown	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input shutdown;$/;"	p
shutdown	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       shutdown,$/;"	p
shutdown	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input shutdown;$/;"	p
shutdown	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       shutdown,$/;"	p
shutdown	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input shutdown;$/;"	p
shutdown	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       shutdown,$/;"	p
single_trans_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire single_trans_c; $/;"	n
single_trans_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire single_trans_c; $/;"	n
single_trans_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire single_trans_c; $/;"	n
sleep	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input sleep;$/;"	p
sleep	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input                       sleep,$/;"	p
sleep	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input sleep;$/;"	p
sleep	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input                       sleep,$/;"	p
sleep	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input sleep;$/;"	p
sleep	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input                       sleep,$/;"	p
softecc_dbiterr_arr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_dbiterr_arr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_dbiterr_arr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
status	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    integer status;$/;"	r
status	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer                  status;$/;"	r
status	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    integer status;$/;"	r
status	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer                  status;$/;"	r
status	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    integer status;$/;"	r
status	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer                  status;$/;"	r
temp_mem_array	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      temp_mem_array [0:MAX_DEPTH-1];$/;"	r
temp_mem_array	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      temp_mem_array [0:MAX_DEPTH-1];$/;"	r
temp_mem_array	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      temp_mem_array [0:MAX_DEPTH-1];$/;"	r
tmp	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  reg tmp;$/;"	r
tmp	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  reg tmp;$/;"	r
tmp	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  reg tmp;$/;"	r
total_bytes	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes_c            = 0;$/;"	r
total_bytes_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes_c            = 0;$/;"	r
total_bytes_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes_c            = 0;$/;"	r
w_last_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    input w_last_c;$/;"	p
w_last_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire w_last_c                 ;$/;"	n
w_last_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    input w_last_c;$/;"	p
w_last_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire w_last_c                 ;$/;"	n
w_last_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    input w_last_c;$/;"	p
w_last_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire w_last_c                 ;$/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c; $/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c;$/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c; $/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c;$/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c; $/;"	n
w_ready_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c;$/;"	n
w_ready_r_7	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_7	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_7	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_8	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_8; $/;"	n
w_ready_r_8	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_8; $/;"	n
w_ready_r_8	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_8; $/;"	n
wea	.\sim_1\new\ram_test1.v	/^reg wea;$/;"	r
wea	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
wea	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  wire [0:0]wea;$/;"	n
wea	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_stub.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     wea,$/;"	p
wea	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [0:0]wea;$/;"	n
wea	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     wea,$/;"	p
wea	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [0:0]wea;$/;"	n
wea	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [0:0]wea;$/;"	p
wea	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     wea,$/;"	p
wea	.\sources_1\new\Ram4.v	/^reg wea = 1;$/;"	r
wea	.\sources_1\new\ram1.v	/^input wea,$/;"	p
wea	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
wea_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_in	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
wea_in	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
wea_in	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
web	.\sim_1\new\ram_test3.v	/^reg clka,clkb,ena,enb,wea,web;$/;"	r
web	.\sources_1\ip\blk_mem_gen_0\blk_mem_gen_0_sim_netlist.v	/^  input [0:0]web;$/;"	p
web	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     web,$/;"	p
web	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  input [0:0]web;$/;"	p
web	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_sim_netlist.v	/^  wire [0:0]web;$/;"	n
web	.\sources_1\ip\blk_mem_gen_1\blk_mem_gen_1_stub.v	/^  input [0:0]web;$/;"	p
web	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     web,$/;"	p
web	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  input [0:0]web;$/;"	p
web	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_sim_netlist.v	/^  wire [0:0]web;$/;"	n
web	.\sources_1\ip\blk_mem_gen_2\blk_mem_gen_2_stub.v	/^  input [0:0]web;$/;"	p
web	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     web,$/;"	p
web	.\sources_1\new\Ram4.v	/^reg enb,web;$/;"	r
web	.\sources_1\new\ram3.v	/^input clka,clkb,ena,enb,wea,web;$/;"	p
web_i	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
web_i	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
web_i	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^      integer width;$/;"	r
width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^      integer width;$/;"	r
width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^      integer width;$/;"	r
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^input wire [0 : 0] wea;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^input wire [15 : 0] dina;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^input wire [3 : 0] addra;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^input wire clka;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^input wire ena;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_0\sim\blk_mem_gen_0.v	/^output wire [15 : 0] douta;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [0 : 0] wea;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [0 : 0] web;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [15 : 0] dina;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [15 : 0] dinb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [9 : 0] addra;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire [9 : 0] addrb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire clka;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire clkb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire ena;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^input wire enb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^output wire [15 : 0] douta;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_1\sim\blk_mem_gen_1.v	/^output wire [15 : 0] doutb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [0 : 0] wea;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [0 : 0] web;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [15 : 0] dina;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [15 : 0] dinb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [3 : 0] addra;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire [3 : 0] addrb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire clka;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire clkb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire ena;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^input wire enb;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^output wire [15 : 0] douta;$/;"	p
wire	.\sources_1\ip\blk_mem_gen_2\sim\blk_mem_gen_2.v	/^output wire [15 : 0] doutb;$/;"	p
wrap_base_addr	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_base_addr_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_base_addr_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_boundary	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary_c	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_c	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_c	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_r	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_r          = 0;$/;"	r
wrap_boundary_r	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_r          = 0;$/;"	r
wrap_boundary_r	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_r          = 0;$/;"	r
write_a	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task write_a$/;"	t
write_a	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task write_a$/;"	t
write_a	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task write_a$/;"	t
write_addr_a_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_a_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_a_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_b_width	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_addr_b_width	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_addr_b_width	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_b	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^  task write_b$/;"	t
write_b	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^  task write_b$/;"	t
write_b	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^  task write_b$/;"	t
write_netlist_v8_4	.\sources_1\ip\blk_mem_gen_0\simulation\blk_mem_gen_v8_4.v	/^module write_netlist_v8_4$/;"	m
write_netlist_v8_4	.\sources_1\ip\blk_mem_gen_1\simulation\blk_mem_gen_v8_4.v	/^module write_netlist_v8_4$/;"	m
write_netlist_v8_4	.\sources_1\ip\blk_mem_gen_2\simulation\blk_mem_gen_v8_4.v	/^module write_netlist_v8_4$/;"	m
