$date
	Sun Jun 16 21:31:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 16 $ in [15:0] $end
$scope module p $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 16 % in [15:0] $end
$var reg 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
0#
0"
bx !
$end
#1
1#
1"
#2
b11 $
b11 %
0"
#3
b11 !
b11 &
1"
#4
0"
0#
#5
1"
b111 $
b111 %
#6
0"
#7
b111 !
b111 &
1"
1#
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
