ramlib VHDL/ram_pkg.vhd VHDL/ram_pkg.vhd E0 A0 A1 C0 A2 C1 E2 A3 A4 C2 A5 C3 P0 E4 A6 A7 C4 E5 A8 A9 C5 A10 C6
ram VHDL/ram.vhd 0 1
ram_tb VHDL/ram_tb.vhd 2
rambank VHDL/rambank.vhd 3 4
<<<<<<< HEAD
rammux VHDL/rammux.vhd 5 6
ramword VHDL/ramword.vhd 7 8
=======
rambank_tb VHDL/rambank_tb.vhd 5
rammux VHDL/rammux.vhd 6 7
ramword VHDL/ramword.vhd 8 9
ramword_tb VHDL/ramword_tb.vhd 10
synthesised 0 VHDL/ram_SYNTH.vhd
>>>>>>> 1ddc9b57e0c6e72946a17e4925fac5bbed3223cd
behaviour 0 VHDL/ram-behaviour.vhd
synthesised 0 VHDL/ram_SYNTH.vhd
behaviour 1 VHDL/ram_tb-behaviour.vhd
synthesised 2 VHDL/rambank_SYNTH.vhd
behaviour 2 VHDL/rambank-behaviour.vhd
behaviour 3 VHDL/rambank_tb-behaviour.vhd
synthesised 4 VHDL/rammux_SYNTH.vhd
behaviour 4 VHDL/rammux-behaviour.vhd
synthesised 5 VHDL/ramword_SYNTH.vhd
behaviour 5 VHDL/ramword-behaviour.vhd
behaviour 6 VHDL/ramword_tb-behaviour.vhd
ram_behaviour_cfg ram behaviour VHDL/ram_behaviour_cfg.vhd {}
ram_tb_behaviour_cfg ram_tb behaviour VHDL/ram_tb_behaviour_cfg.vhd ram_behaviour_cfg
rambank_behaviour_cfg rambank behaviour VHDL/rambank_behaviour_cfg.vhd ramword_behaviour_cfg
rambank_tb_behaviour_cfg rambank_tb behaviour VHDL/rambank_tb_behaviour_cfg.vhd rambank_behaviour_cfg
rammux_behaviour_cfg rammux behaviour VHDL/rammux_behaviour_cfg.vhd {}
ramword_behaviour_cfg ramword behaviour VHDL/ramword_behaviour_cfg.vhd {}
ramword_tb_behaviour_cfg ramword_tb behaviour VHDL/ramword_tb_behaviour_cfg.vhd ramword_behaviour_cfg
AFTER
ramlib VHDL/ram_pkg.vhd VHDL/ram_pkg.vhd E0 A0 A1 C0 A2 C1 E2 A3 A4 C2 A5 C3 P0 E4 A6 A7 C4 E5 A8 A9 C5 A10 C6
ram VHDL/ram.vhd 0 1
ram_tb VHDL/ram_tb.vhd 2
rambank VHDL/rambank.vhd 3 4
<<<<<<< HEAD
rammux VHDL/rammux.vhd 5 6
ramword VHDL/ramword.vhd 7 8
=======
rambank_tb VHDL/rambank_tb.vhd 5
rammux VHDL/rammux.vhd 6 7
ramword VHDL/ramword.vhd 8 9
ramword_tb VHDL/ramword_tb.vhd 10
synthesised 0 VHDL/ram_SYNTH.vhd
>>>>>>> 1ddc9b57e0c6e72946a17e4925fac5bbed3223cd
behaviour 0 VHDL/ram-behaviour.vhd 0
synthesised 0 VHDL/ram_SYNTH.vhd
behaviour 1 VHDL/ram_tb-behaviour.vhd 1
synthesised 2 VHDL/rambank_SYNTH.vhd
behaviour 2 VHDL/rambank-behaviour.vhd 2
behaviour 3 VHDL/rambank_tb-behaviour.vhd 3
synthesised 4 VHDL/rammux_SYNTH.vhd
behaviour 4 VHDL/rammux-behaviour.vhd 4
synthesised 5 VHDL/ramword_SYNTH.vhd
behaviour 5 VHDL/ramword-behaviour.vhd 5
behaviour 6 VHDL/ramword_tb-behaviour.vhd 6
ram_behaviour_cfg ram behaviour VHDL/ram_behaviour_cfg.vhd {}
ram_tb_behaviour_cfg ram_tb behaviour VHDL/ram_tb_behaviour_cfg.vhd ram_behaviour_cfg
rambank_behaviour_cfg rambank behaviour VHDL/rambank_behaviour_cfg.vhd ramword_behaviour_cfg
rambank_tb_behaviour_cfg rambank_tb behaviour VHDL/rambank_tb_behaviour_cfg.vhd rambank_behaviour_cfg
rammux_behaviour_cfg rammux behaviour VHDL/rammux_behaviour_cfg.vhd {}
ramword_behaviour_cfg ramword behaviour VHDL/ramword_behaviour_cfg.vhd {}
ramword_tb_behaviour_cfg ramword_tb behaviour VHDL/ramword_tb_behaviour_cfg.vhd ramword_behaviour_cfg
