\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand*\HyPL@Entry[1]{}
\HyPL@Entry{0<</S/D>>}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}CPU设计}{5}{chapter.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}命令法则}{5}{section.1.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.1.0.0.1}模块约定}{5}{paragraph.1.1.0.0.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.1.0.0.2}信号约定}{5}{paragraph.1.1.0.0.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}模块组成}{5}{section.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}寄存器组}{5}{subsection.1.2.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}信号通路}{5}{section.1.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}流水线设计}{7}{chapter.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}流水线分级}{7}{section.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Stage D}{7}{subsection.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.1}寄存器变量}{7}{subsubsection.2.1.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Stage E}{7}{subsection.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.2.1}寄存器变量}{7}{subsubsection.2.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Stage M/IO}{8}{subsection.2.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.4}Stage W}{8}{subsection.2.1.4}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}流水线操作}{8}{section.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Decode ($D\rightarrow E$)}{8}{subsection.2.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.1.1}操作内容}{8}{subsubsection.2.2.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Execute ($E\rightarrow M/IO$)}{8}{subsection.2.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.2.1}操作内容}{8}{subsubsection.2.2.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}Memory/IO ($M/IO\rightarrow W$)}{8}{subsection.2.2.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.3.1}操作内容}{8}{subsubsection.2.2.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}WriteBack ($W\rightarrow F_{1}$)}{8}{subsection.2.2.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.4.1}操作内容}{8}{subsubsection.2.2.4.1}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}流水线补充处理}{8}{section.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Forward}{8}{subsection.2.3.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.1.1}概念}{8}{subsubsection.2.3.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Bubble}{9}{subsection.2.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.2.1}概念}{9}{subsubsection.2.3.2.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.2.1.1}指令获取Bubble}{9}{paragraph.2.3.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.2.1.2}寄存器堆Forward Bubble}{9}{paragraph.2.3.2.1.2}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}as8008编译器设计}{11}{chapter.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}语法规则}{11}{section.3.1}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}需求分析}{11}{section.3.2}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}设计思路}{11}{section.3.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {A}Lattice MXO2片上ROM/RAM仿真代码}{13}{appendix.A}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {A.1}ROM仿真}{13}{section.A.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.1.1}ROM without output register}{13}{subsection.A.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {A.1.1.1}读操作}{13}{subsubsection.A.1.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.1.2}ROM with output register}{13}{subsection.A.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {A.1.2.1}读操作}{13}{subsubsection.A.1.2.1}}
\@writefile{toc}{\contentsline {section}{\numberline {A.2}RAM仿真}{13}{section.A.2}}
