Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp opened at Wed Jan 21 17:33:17 KST 2026
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.7 sec.
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.87 sec.
Execute     create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
Execute       ap_set_clock -name default -period 12 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     source ./directive_tmp.tcl 
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
Execute       set_directive_pipeline -off case_9/L_n1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n1_1 
Execute       set_directive_pipeline case_9/L_n1_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n1_2 
Execute       set_directive_pipeline -off case_9/L_s1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_s1_1 
Execute       set_directive_pipeline -off case_9/L_n2_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n2_1 
Execute       set_directive_pipeline -off case_9/L_n2_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n2_2 
Execute       set_directive_pipeline -off case_9/L_n3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n3_1 
Execute       set_directive_pipeline -off case_9/L_n3_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n3_2 
Execute       set_directive_pipeline -off case_9/L_n4_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n4_1 
Execute       set_directive_pipeline case_9/L_n4_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n4_2 
Execute       set_directive_pipeline case_9/L_n5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n5_1 
Execute       set_directive_pipeline -off case_9/L_n5_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_n5_2 
Execute       set_directive_pipeline case_9/L_n6_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n6_1 
Execute       set_directive_pipeline case_9/L_n6_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n6_2 
Execute       set_directive_pipeline case_9/L_n6_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_n6_3 
Execute       set_directive_pipeline -off case_9/L_s2_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_s2_1 
Execute       set_directive_pipeline -off case_9/L_s3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_9/L_s3_1 
Execute       set_directive_pipeline case_9/L_s4_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_9/L_s4_1 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m23 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m23 
Execute       set_directive_bind_op -op add -impl fabric case_9 m26 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m26 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m29 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m29 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m30 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m30 
Execute       set_directive_bind_op -op add -impl fabric case_9 m34 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m34 
Execute       set_directive_bind_op -op add -impl fabric case_9 m35 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m35 
Execute       set_directive_bind_op -op add -impl fabric case_9 m38 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m38 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m40 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m40 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m43 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m43 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m44 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m44 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m46 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m46 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m56 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m56 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m57 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m57 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m60 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m60 
Execute       set_directive_bind_op -op add -impl fabric case_9 m61 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m61 
Execute       set_directive_bind_op -op add -impl fabric case_9 m68 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m68 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m70 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m70 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m74 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m74 
Execute       set_directive_bind_op -op add -impl fabric case_9 m75 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m75 
Execute       set_directive_bind_op -op add -impl fabric case_9 m79 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m79 
Execute       set_directive_bind_op -op add -impl fabric case_9 m81 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m81 
Execute       set_directive_bind_op -op add -impl fabric case_9 m82 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m82 
Execute       set_directive_bind_op -op add -impl fabric case_9 m84 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m84 
Execute       set_directive_bind_op -op add -impl fabric case_9 m87 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m87 
Execute       set_directive_bind_op -op add -impl fabric case_9 m89 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m89 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m98 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m98 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m99 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m99 
Execute       set_directive_bind_op -op add -impl fabric case_9 m101 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m101 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m106 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m106 
Execute       set_directive_bind_op -op add -impl fabric case_9 m113 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m113 
Execute       set_directive_bind_op -op mul -impl fabric case_9 m115 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_9 m115 
Execute       set_directive_bind_op -op add -impl fabric case_9 m120 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_9 m120 
Command     ap_source done; 0.16 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector case_9.cc -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.cc.xilinx-performance-pragma-detector.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.cc.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.06 seconds; current allocated memory: 259.691 MB.
Execute         set_directive_top case_9 -name=case_9 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'case_9.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling case_9.cc as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang case_9.cc -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.55 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.63 seconds. CPU system time: 0.65 seconds. Elapsed time: 7.27 seconds; current allocated memory: 263.078 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.g.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.31 sec.
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_9 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_9 -reflow-float-conversion -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_9 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=case_9 -mllvm -hls-db-dir -mllvm /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=12 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=3.24 -x ir /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 29,652 Compile/Link (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 29,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,813 Unroll/Inline (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,813 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,676 Unroll/Inline (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,676 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,600 Unroll/Inline (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,600 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,600 Unroll/Inline (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,600 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,591 Array/Struct (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,591 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,616 Array/Struct (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,681 Array/Struct (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,746 Array/Struct (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,746 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,846 Array/Struct (step 5) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,846 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,716 Performance (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,716 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,616 Performance (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,616 Performance (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,616 Performance (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,636 HW Transforms (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,636 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,764 HW Transforms (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,764 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'L_n6_2' is marked as complete unroll implied by the pipeline pragma (case_9.cc:232:17)
INFO: [HLS 214-291] Loop 'L_n6_3' is marked as complete unroll implied by the pipeline pragma (case_9.cc:233:21)
INFO: [HLS 214-291] Loop 'L_n5_2' is marked as complete unroll implied by the pipeline pragma (case_9.cc:226:17)
INFO: [HLS 214-186] Unrolling loop 'L_n6_2' (case_9.cc:232:17) in function 'case_9' completely with a factor of 8 (case_9.cc:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L_n6_2' (case_9.cc:232:17) in function 'case_9' has been removed because the loop is unrolled completely (case_9.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n6_3' (case_9.cc:233:21) in function 'case_9' completely with a factor of 8 (case_9.cc:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L_n6_3' (case_9.cc:233:21) in function 'case_9' has been removed because the loop is unrolled completely (case_9.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n5_2' (case_9.cc:226:17) in function 'case_9' completely with a factor of 8 (case_9.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_9.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_15' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_14' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_13' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_12' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_11' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_10' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_9' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_8' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_7' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_6' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_5' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_4' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_3' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_2' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_1' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_0' with compact=bit mode in 3-bits (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_15' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_14' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_13' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_12' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_11' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_10' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_9' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_8' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_7' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_6' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_5' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_4' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_3' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_2' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_1' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_0' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_scalar' since this interface mode only supports scalar types (case_9.cc:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 0.57 seconds. Elapsed time: 9.15 seconds; current allocated memory: 272.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.707 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top case_9 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 276.039 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'case_9' (case_9.cc:1:13)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 301.922 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n1_1'(case_9.cc:113:13) and 'L_n1_2'(case_9.cc:114:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_1'(case_9.cc:188:13) and 'L_n4_2'(case_9.cc:189:17) in function 'case_9' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n1_1' (case_9.cc:113:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_1' (case_9.cc:188:13) in function 'case_9'.
Execute             auto_get_db
Command           transform done; 0.23 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 303.305 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.77 sec.
Command       elaborate done; 17.19 sec.
Execute       ap_eval exec zip -j /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'case_9' ...
Execute         ap_set_top_model case_9 
Execute         get_model_list case_9 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model case_9 
Execute         preproc_iomode -model case_9_Pipeline_L_s4_1 
Execute         get_model_list case_9 -filter all-wo-channel 
INFO-FLOW: Model list for configure: case_9_Pipeline_L_s4_1 case_9
INFO-FLOW: Configuring Module : case_9_Pipeline_L_s4_1 ...
Execute         set_default_model case_9_Pipeline_L_s4_1 
Execute         apply_spec_resource_limit case_9_Pipeline_L_s4_1 
INFO-FLOW: Configuring Module : case_9 ...
Execute         set_default_model case_9 
Execute         apply_spec_resource_limit case_9 
INFO-FLOW: Model list for preprocess: case_9_Pipeline_L_s4_1 case_9
INFO-FLOW: Preprocessing Module: case_9_Pipeline_L_s4_1 ...
Execute         set_default_model case_9_Pipeline_L_s4_1 
Execute         cdfg_preprocess -model case_9_Pipeline_L_s4_1 
Execute         rtl_gen_preprocess case_9_Pipeline_L_s4_1 
INFO-FLOW: Preprocessing Module: case_9 ...
Execute         set_default_model case_9 
Execute         cdfg_preprocess -model case_9 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Adder' (/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:67) on 'shl' operation 6 bit ('m75', case_9.cc:201) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Adder' (/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:79) on 'shl' operation 4 bit ('m87', case_9.cc:216) due to incompatible operation sets.
Execute         rtl_gen_preprocess case_9 
INFO-FLOW: Model list for synthesis: case_9_Pipeline_L_s4_1 case_9
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_s4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_9_Pipeline_L_s4_1 
Execute         schedule -model case_9_Pipeline_L_s4_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_s4_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 303.781 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.sched.adb -f 
INFO-FLOW: Finish scheduling case_9_Pipeline_L_s4_1.
Execute         set_default_model case_9_Pipeline_L_s4_1 
Execute         bind -model case_9_Pipeline_L_s4_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.781 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.bind.adb -f 
INFO-FLOW: Finish binding case_9_Pipeline_L_s4_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_9 
Execute         schedule -model case_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln146_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln146_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln222_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln222_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln231_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln231_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln231_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln252_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln263_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln263) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n1_1_L_n1_2'.
INFO: [SCHED 204-61] Pipelining loop 'L_n4_1_L_n4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_n1_1_L_n1_2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_n4_1_L_n4_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 311.184 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.sched.adb -f 
INFO-FLOW: Finish scheduling case_9.
Execute         set_default_model case_9 
Execute         bind -model case_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 311.184 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.bind.adb -f 
INFO-FLOW: Finish binding case_9.
Execute         get_model_list case_9 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess case_9_Pipeline_L_s4_1 
Execute         rtl_gen_preprocess case_9 
INFO-FLOW: Model list for RTL generation: case_9_Pipeline_L_s4_1 case_9
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_s4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_9_Pipeline_L_s4_1 -top_prefix case_9_ -sub_prefix case_9_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_s4_1' pipeline 'L_s4_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_s4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 311.184 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_9_Pipeline_L_s4_1 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_9_case_9_Pipeline_L_s4_1 
Execute         gen_rtl case_9_Pipeline_L_s4_1 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_9_case_9_Pipeline_L_s4_1 
Execute         syn_report -csynth -model case_9_Pipeline_L_s4_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_9_Pipeline_L_s4_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_9_Pipeline_L_s4_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_9_Pipeline_L_s4_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_9_Pipeline_L_s4_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_9_Pipeline_L_s4_1 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.adb 
Execute         db_write -model case_9_Pipeline_L_s4_1 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_9_Pipeline_L_s4_1 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_9 -top_prefix  -sub_prefix case_9_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_scalar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_9' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_3s_16s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_3s_5s_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_3s_6s_7_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_4s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_9s_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_14s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_3s_9s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_3s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_4s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_2s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_6_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_7_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_2s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_3s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_11_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 314.992 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_9 -istop -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_9 
Execute         gen_rtl case_9 -istop -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_9 
Execute         syn_report -csynth -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_9_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_9_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_9 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.adb 
Execute         db_write -model case_9 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_9 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9 
Execute         export_constraint_db -f -tool general -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.constraint.tcl 
Execute         syn_report -designview -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.design.xml 
Execute         syn_report -csynthDesign -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.rpt -MHOut /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model case_9 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.protoinst 
Execute         sc_get_clocks case_9 
Execute         sc_get_portdomain case_9 
INFO-FLOW: Model list for RTL component generation: case_9_Pipeline_L_s4_1 case_9
INFO-FLOW: Handling components in module [case_9_Pipeline_L_s4_1] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.compgen.tcl 
INFO-FLOW: Found component case_9_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_9_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_9] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.compgen.tcl 
INFO-FLOW: Found component case_9_mul_3s_3s_3_1_1.
INFO-FLOW: Append model case_9_mul_3s_3s_3_1_1
INFO-FLOW: Found component case_9_mul_8s_3s_11_1_1.
INFO-FLOW: Append model case_9_mul_8s_3s_11_1_1
INFO-FLOW: Found component case_9_mul_3s_3s_6_1_1.
INFO-FLOW: Append model case_9_mul_3s_3s_6_1_1
INFO-FLOW: Found component case_9_mul_8s_8s_8_1_1.
INFO-FLOW: Append model case_9_mul_8s_8s_8_1_1
INFO-FLOW: Found component case_9_mul_4s_3s_7_1_1.
INFO-FLOW: Append model case_9_mul_4s_3s_7_1_1
INFO-FLOW: Found component case_9_mul_2s_2s_4_1_1.
INFO-FLOW: Append model case_9_mul_2s_2s_4_1_1
INFO-FLOW: Found component case_9_mul_3s_2s_4_1_1.
INFO-FLOW: Append model case_9_mul_3s_2s_4_1_1
INFO-FLOW: Found component case_9_mul_9s_4s_10_1_1.
INFO-FLOW: Append model case_9_mul_9s_4s_10_1_1
INFO-FLOW: Found component case_9_mul_8s_5s_13_1_1.
INFO-FLOW: Append model case_9_mul_8s_5s_13_1_1
INFO-FLOW: Found component case_9_mul_6s_3s_9_1_1.
INFO-FLOW: Append model case_9_mul_6s_3s_9_1_1
INFO-FLOW: Found component case_9_mul_4s_3s_4_1_1.
INFO-FLOW: Append model case_9_mul_4s_3s_4_1_1
INFO-FLOW: Found component case_9_mul_2s_2s_2_1_1.
INFO-FLOW: Append model case_9_mul_2s_2s_2_1_1
INFO-FLOW: Found component case_9_mul_6s_2s_8_1_1.
INFO-FLOW: Append model case_9_mul_6s_2s_8_1_1
INFO-FLOW: Found component case_9_mul_8s_4s_12_1_1.
INFO-FLOW: Append model case_9_mul_8s_4s_12_1_1
INFO-FLOW: Found component case_9_mul_6s_6s_12_1_1.
INFO-FLOW: Append model case_9_mul_6s_6s_12_1_1
INFO-FLOW: Found component case_9_mul_8s_2s_10_1_1.
INFO-FLOW: Append model case_9_mul_8s_2s_10_1_1
INFO-FLOW: Found component case_9_mul_5s_3s_8_1_1.
INFO-FLOW: Append model case_9_mul_5s_3s_8_1_1
INFO-FLOW: Found component case_9_mul_12s_3s_15_1_1.
INFO-FLOW: Append model case_9_mul_12s_3s_15_1_1
INFO-FLOW: Found component case_9_mul_8s_7s_15_1_1.
INFO-FLOW: Append model case_9_mul_8s_7s_15_1_1
INFO-FLOW: Found component case_9_mul_9s_3s_9_1_1.
INFO-FLOW: Append model case_9_mul_9s_3s_9_1_1
INFO-FLOW: Found component case_9_mul_7s_3s_7_1_1.
INFO-FLOW: Append model case_9_mul_7s_3s_7_1_1
INFO-FLOW: Found component case_9_mul_5s_3s_5_1_1.
INFO-FLOW: Append model case_9_mul_5s_3s_5_1_1
INFO-FLOW: Found component case_9_mul_4s_5s_5_1_1.
INFO-FLOW: Append model case_9_mul_4s_5s_5_1_1
INFO-FLOW: Found component case_9_mul_15s_4s_16_1_1.
INFO-FLOW: Append model case_9_mul_15s_4s_16_1_1
INFO-FLOW: Found component case_9_mul_6s_6s_6_1_1.
INFO-FLOW: Append model case_9_mul_6s_6s_6_1_1
INFO-FLOW: Found component case_9_mul_7s_7s_7_1_1.
INFO-FLOW: Append model case_9_mul_7s_7s_7_1_1
INFO-FLOW: Found component case_9_mul_5s_3s_6_1_1.
INFO-FLOW: Append model case_9_mul_5s_3s_6_1_1
INFO-FLOW: Found component case_9_mac_muladd_4s_3s_9s_9_4_1.
INFO-FLOW: Append model case_9_mac_muladd_4s_3s_9s_9_4_1
INFO-FLOW: Found component case_9_mac_muladd_3s_3s_5s_6_4_1.
INFO-FLOW: Append model case_9_mac_muladd_3s_3s_5s_6_4_1
INFO-FLOW: Found component case_9_mac_muladd_9s_3s_9s_12_4_1.
INFO-FLOW: Append model case_9_mac_muladd_9s_3s_9s_12_4_1
INFO-FLOW: Found component case_9_mac_muladd_8s_3s_14s_14_4_1.
INFO-FLOW: Append model case_9_mac_muladd_8s_3s_14s_14_4_1
INFO-FLOW: Found component case_9_mac_muladd_3s_3s_6s_7_4_1.
INFO-FLOW: Append model case_9_mac_muladd_3s_3s_6s_7_4_1
INFO-FLOW: Found component case_9_mac_muladd_4s_3s_4s_7_4_1.
INFO-FLOW: Append model case_9_mac_muladd_4s_3s_4s_7_4_1
INFO-FLOW: Found component case_9_mac_muladd_3s_3s_16s_17_4_1.
INFO-FLOW: Append model case_9_mac_muladd_3s_3s_16s_17_4_1
INFO-FLOW: Found component case_9_mac_muladd_4s_3s_12s_12_4_1.
INFO-FLOW: Append model case_9_mac_muladd_4s_3s_12s_12_4_1
INFO-FLOW: Found component case_9_mac_muladd_8s_3s_12s_12_4_1.
INFO-FLOW: Append model case_9_mac_muladd_8s_3s_12s_12_4_1
INFO-FLOW: Append model case_9_Pipeline_L_s4_1
INFO-FLOW: Append model case_9
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: case_9_flow_control_loop_pipe_sequential_init case_9_mul_3s_3s_3_1_1 case_9_mul_8s_3s_11_1_1 case_9_mul_3s_3s_6_1_1 case_9_mul_8s_8s_8_1_1 case_9_mul_4s_3s_7_1_1 case_9_mul_2s_2s_4_1_1 case_9_mul_3s_2s_4_1_1 case_9_mul_9s_4s_10_1_1 case_9_mul_8s_5s_13_1_1 case_9_mul_6s_3s_9_1_1 case_9_mul_4s_3s_4_1_1 case_9_mul_2s_2s_2_1_1 case_9_mul_6s_2s_8_1_1 case_9_mul_8s_4s_12_1_1 case_9_mul_6s_6s_12_1_1 case_9_mul_8s_2s_10_1_1 case_9_mul_5s_3s_8_1_1 case_9_mul_12s_3s_15_1_1 case_9_mul_8s_7s_15_1_1 case_9_mul_9s_3s_9_1_1 case_9_mul_7s_3s_7_1_1 case_9_mul_5s_3s_5_1_1 case_9_mul_4s_5s_5_1_1 case_9_mul_15s_4s_16_1_1 case_9_mul_6s_6s_6_1_1 case_9_mul_7s_7s_7_1_1 case_9_mul_5s_3s_6_1_1 case_9_mac_muladd_4s_3s_9s_9_4_1 case_9_mac_muladd_3s_3s_5s_6_4_1 case_9_mac_muladd_9s_3s_9s_12_4_1 case_9_mac_muladd_8s_3s_14s_14_4_1 case_9_mac_muladd_3s_3s_6s_7_4_1 case_9_mac_muladd_4s_3s_4s_7_4_1 case_9_mac_muladd_3s_3s_16s_17_4_1 case_9_mac_muladd_4s_3s_12s_12_4_1 case_9_mac_muladd_8s_3s_12s_12_4_1 case_9_Pipeline_L_s4_1 case_9
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model case_9_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_9_mul_3s_3s_3_1_1
INFO-FLOW: To file: write model case_9_mul_8s_3s_11_1_1
INFO-FLOW: To file: write model case_9_mul_3s_3s_6_1_1
INFO-FLOW: To file: write model case_9_mul_8s_8s_8_1_1
INFO-FLOW: To file: write model case_9_mul_4s_3s_7_1_1
INFO-FLOW: To file: write model case_9_mul_2s_2s_4_1_1
INFO-FLOW: To file: write model case_9_mul_3s_2s_4_1_1
INFO-FLOW: To file: write model case_9_mul_9s_4s_10_1_1
INFO-FLOW: To file: write model case_9_mul_8s_5s_13_1_1
INFO-FLOW: To file: write model case_9_mul_6s_3s_9_1_1
INFO-FLOW: To file: write model case_9_mul_4s_3s_4_1_1
INFO-FLOW: To file: write model case_9_mul_2s_2s_2_1_1
INFO-FLOW: To file: write model case_9_mul_6s_2s_8_1_1
INFO-FLOW: To file: write model case_9_mul_8s_4s_12_1_1
INFO-FLOW: To file: write model case_9_mul_6s_6s_12_1_1
INFO-FLOW: To file: write model case_9_mul_8s_2s_10_1_1
INFO-FLOW: To file: write model case_9_mul_5s_3s_8_1_1
INFO-FLOW: To file: write model case_9_mul_12s_3s_15_1_1
INFO-FLOW: To file: write model case_9_mul_8s_7s_15_1_1
INFO-FLOW: To file: write model case_9_mul_9s_3s_9_1_1
INFO-FLOW: To file: write model case_9_mul_7s_3s_7_1_1
INFO-FLOW: To file: write model case_9_mul_5s_3s_5_1_1
INFO-FLOW: To file: write model case_9_mul_4s_5s_5_1_1
INFO-FLOW: To file: write model case_9_mul_15s_4s_16_1_1
INFO-FLOW: To file: write model case_9_mul_6s_6s_6_1_1
INFO-FLOW: To file: write model case_9_mul_7s_7s_7_1_1
INFO-FLOW: To file: write model case_9_mul_5s_3s_6_1_1
INFO-FLOW: To file: write model case_9_mac_muladd_4s_3s_9s_9_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_3s_3s_5s_6_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_9s_3s_9s_12_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_8s_3s_14s_14_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_3s_3s_6s_7_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_4s_3s_4s_7_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_3s_3s_16s_17_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_4s_3s_12s_12_4_1
INFO-FLOW: To file: write model case_9_mac_muladd_8s_3s_12s_12_4_1
INFO-FLOW: To file: write model case_9_Pipeline_L_s4_1
INFO-FLOW: To file: write model case_9
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vhdl' dstVlogDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vlog' tclDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db' modelList='case_9_flow_control_loop_pipe_sequential_init
case_9_mul_3s_3s_3_1_1
case_9_mul_8s_3s_11_1_1
case_9_mul_3s_3s_6_1_1
case_9_mul_8s_8s_8_1_1
case_9_mul_4s_3s_7_1_1
case_9_mul_2s_2s_4_1_1
case_9_mul_3s_2s_4_1_1
case_9_mul_9s_4s_10_1_1
case_9_mul_8s_5s_13_1_1
case_9_mul_6s_3s_9_1_1
case_9_mul_4s_3s_4_1_1
case_9_mul_2s_2s_2_1_1
case_9_mul_6s_2s_8_1_1
case_9_mul_8s_4s_12_1_1
case_9_mul_6s_6s_12_1_1
case_9_mul_8s_2s_10_1_1
case_9_mul_5s_3s_8_1_1
case_9_mul_12s_3s_15_1_1
case_9_mul_8s_7s_15_1_1
case_9_mul_9s_3s_9_1_1
case_9_mul_7s_3s_7_1_1
case_9_mul_5s_3s_5_1_1
case_9_mul_4s_5s_5_1_1
case_9_mul_15s_4s_16_1_1
case_9_mul_6s_6s_6_1_1
case_9_mul_7s_7s_7_1_1
case_9_mul_5s_3s_6_1_1
case_9_mac_muladd_4s_3s_9s_9_4_1
case_9_mac_muladd_3s_3s_5s_6_4_1
case_9_mac_muladd_9s_3s_9s_12_4_1
case_9_mac_muladd_8s_3s_14s_14_4_1
case_9_mac_muladd_3s_3s_6s_7_4_1
case_9_mac_muladd_4s_3s_4s_7_4_1
case_9_mac_muladd_3s_3s_16s_17_4_1
case_9_mac_muladd_4s_3s_12s_12_4_1
case_9_mac_muladd_8s_3s_12s_12_4_1
case_9_Pipeline_L_s4_1
case_9
' expOnly='0'
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.81 seconds; current allocated memory: 334.824 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='case_9_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='case_9_flow_control_loop_pipe_sequential_init
case_9_mul_3s_3s_3_1_1
case_9_mul_8s_3s_11_1_1
case_9_mul_3s_3s_6_1_1
case_9_mul_8s_8s_8_1_1
case_9_mul_4s_3s_7_1_1
case_9_mul_2s_2s_4_1_1
case_9_mul_3s_2s_4_1_1
case_9_mul_9s_4s_10_1_1
case_9_mul_8s_5s_13_1_1
case_9_mul_6s_3s_9_1_1
case_9_mul_4s_3s_4_1_1
case_9_mul_2s_2s_2_1_1
case_9_mul_6s_2s_8_1_1
case_9_mul_8s_4s_12_1_1
case_9_mul_6s_6s_12_1_1
case_9_mul_8s_2s_10_1_1
case_9_mul_5s_3s_8_1_1
case_9_mul_12s_3s_15_1_1
case_9_mul_8s_7s_15_1_1
case_9_mul_9s_3s_9_1_1
case_9_mul_7s_3s_7_1_1
case_9_mul_5s_3s_5_1_1
case_9_mul_4s_5s_5_1_1
case_9_mul_15s_4s_16_1_1
case_9_mul_6s_6s_6_1_1
case_9_mul_7s_7s_7_1_1
case_9_mul_5s_3s_6_1_1
case_9_mac_muladd_4s_3s_9s_9_4_1
case_9_mac_muladd_3s_3s_5s_6_4_1
case_9_mac_muladd_9s_3s_9s_12_4_1
case_9_mac_muladd_8s_3s_14s_14_4_1
case_9_mac_muladd_3s_3s_6s_7_4_1
case_9_mac_muladd_4s_3s_4s_7_4_1
case_9_mac_muladd_3s_3s_16s_17_4_1
case_9_mac_muladd_4s_3s_12s_12_4_1
case_9_mac_muladd_8s_3s_12s_12_4_1
case_9_Pipeline_L_s4_1
case_9
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.compgen.dataonly.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.constraint.tcl 
Execute         sc_get_clocks case_9 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST case_9 MODULE2INSTS {case_9 case_9 case_9_Pipeline_L_s4_1 grp_case_9_Pipeline_L_s4_1_fu_1108} INST2MODULE {case_9 case_9 grp_case_9_Pipeline_L_s4_1_fu_1108 case_9_Pipeline_L_s4_1} INSTDATA {case_9 {DEPTH 1 CHILDREN grp_case_9_Pipeline_L_s4_1_fu_1108} grp_case_9_Pipeline_L_s4_1_fu_1108 {DEPTH 2 CHILDREN {}}} MODULEDATA {case_9_Pipeline_L_s4_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln265_fu_148_p2 SOURCE case_9.cc:265 VARIABLE icmp_ln265 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_154_p2 SOURCE case_9.cc:265 VARIABLE add_ln265 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m120_fu_175_p2 SOURCE case_9.cc:267 VARIABLE m120 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m121_fu_195_p2 SOURCE case_9.cc:268 VARIABLE m121 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_184_p2 SOURCE case_9.cc:269 VARIABLE add_ln269 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_1_fu_207_p2 SOURCE case_9.cc:269 VARIABLE add_ln269_1 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_1_fu_217_p2 SOURCE case_9.cc:269 VARIABLE m16_1 LOOP L_s4_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_1211_p2 SOURCE case_9.cc:113 VARIABLE icmp_ln113 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1217_p2 SOURCE case_9.cc:113 VARIABLE add_ln113 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln114_fu_1226_p2 SOURCE case_9.cc:114 VARIABLE icmp_ln114 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1_fu_1232_p3 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1 VARIABLE select_ln1 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m19_fu_1348_p2 SOURCE case_9.cc:115 VARIABLE m19 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U10 SOURCE case_9.cc:116 VARIABLE m20 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m21_fu_1307_p2 SOURCE case_9.cc:118 VARIABLE m21 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_3_1_1_U8 SOURCE case_9.cc:119 VARIABLE m22 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_3s_11_1_1_U9 SOURCE case_9.cc:120 VARIABLE m23 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m24_fu_1369_p2 SOURCE case_9.cc:122 VARIABLE m24 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m25_fu_1378_p2 SOURCE case_9.cc:123 VARIABLE m25 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m26_fu_1391_p2 SOURCE case_9.cc:124 VARIABLE m26 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_8_1_1_U11 SOURCE case_9.cc:125 VARIABLE m27 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m28_fu_1276_p2 SOURCE case_9.cc:127 VARIABLE m28 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_4s_3s_7_1_1_U12 SOURCE case_9.cc:128 VARIABLE m29 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_2s_2s_4_1_1_U13 SOURCE case_9.cc:129 VARIABLE mul_ln129 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_10_1_1_U16 SOURCE case_9.cc:130 VARIABLE m31 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4s_3s_9s_9_4_1_U49 SOURCE case_9.cc:132 VARIABLE m32 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m33_fu_1465_p2 SOURCE case_9.cc:133 VARIABLE m33 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m34_fu_1475_p2 SOURCE case_9.cc:134 VARIABLE m34 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_4s_3s_9s_9_4_1_U49 SOURCE case_9.cc:135 VARIABLE sext_ln135 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m35_fu_1492_p2 SOURCE case_9.cc:136 VARIABLE m35 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_4_1_1_U14 SOURCE case_9.cc:140 VARIABLE m37 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m38_fu_1516_p2 SOURCE case_9.cc:142 VARIABLE m38 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_5s_6_4_1_U50 SOURCE case_9.cc:144 VARIABLE m39 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_2s_2s_4_1_1_U15 SOURCE case_9.cc:145 VARIABLE mul_ln145 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_1676_p2 SOURCE case_9.cc:146 VARIABLE add_ln146 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_1685_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_1 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4s_3s_9s_9_4_1_U49 SOURCE case_9.cc:146 VARIABLE add_ln146_4 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_6_fu_1540_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_6 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_7_fu_1550_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_7 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_5s_6_4_1_U50 SOURCE case_9.cc:146 VARIABLE add_ln146_10 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_14_fu_1568_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_14 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_16_fu_1574_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_16 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_17_fu_1584_p2 SOURCE case_9.cc:146 VARIABLE add_ln146_17 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_23_fu_1823_p2 SOURCE case_9.cc:146 VARIABLE m16_23 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1248_p2 SOURCE case_9.cc:114 VARIABLE add_ln114 LOOP L_n1_1_L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_5s_13_1_1_U17 SOURCE {} VARIABLE mul_i5012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_1897_p2 SOURCE case_9.cc:149 VARIABLE icmp_ln149 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_1903_p2 SOURCE case_9.cc:149 VARIABLE add_ln149 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m42_fu_1947_p2 SOURCE case_9.cc:150 VARIABLE m42 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_4s_3s_7_1_1_U18 SOURCE case_9.cc:153 VARIABLE mul_ln153 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m45_fu_1973_p2 SOURCE case_9.cc:154 VARIABLE m45 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_3s_11_1_1_U19 SOURCE case_9.cc:155 VARIABLE m46 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_1991_p2 SOURCE case_9.cc:156 VARIABLE add_ln156_1 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_2_fu_2016_p2 SOURCE case_9.cc:156 VARIABLE add_ln156_2 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_fu_2036_p2 SOURCE case_9.cc:156 VARIABLE m16 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_fu_2048_p2 SOURCE case_9.cc:158 VARIABLE icmp_ln158 LOOP L_n2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n2_0_2_fu_2054_p2 SOURCE case_9.cc:158 VARIABLE i_n2_0_2 LOOP L_n2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln159_fu_2070_p2 SOURCE case_9.cc:159 VARIABLE icmp_ln159 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_2076_p2 SOURCE case_9.cc:159 VARIABLE add_ln159 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_3s_9_1_1_U20 SOURCE case_9.cc:160 VARIABLE mul_ln160 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_3s_4_1_1_U21 SOURCE case_9.cc:162 VARIABLE m50 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_2126_p2 SOURCE case_9.cc:163 VARIABLE add_ln163 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_13_fu_2140_p2 SOURCE case_9.cc:163 VARIABLE m16_13 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2s_2s_2_1_1_U22 SOURCE {} VARIABLE m55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_6s_2s_8_1_1_U23 SOURCE case_9.cc:160 VARIABLE mul_i4343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_4s_12_1_1_U24 SOURCE {} VARIABLE mul_i3800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_3_1_1_U25 SOURCE case_9.cc:160 VARIABLE m65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_8_fu_2267_p2 SOURCE case_9.cc:185 VARIABLE add_ln185_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_2280_p2 SOURCE case_9.cc:166 VARIABLE icmp_ln166 LOOP L_n3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n3_0_2_fu_2286_p2 SOURCE case_9.cc:166 VARIABLE i_n3_0_2 LOOP L_n3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_2433_p2 SOURCE case_9.cc:167 VARIABLE icmp_ln167 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_2439_p2 SOURCE case_9.cc:167 VARIABLE add_ln167 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m53_fu_2464_p2 SOURCE case_9.cc:168 VARIABLE m53 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U28 SOURCE case_9.cc:170 VARIABLE m54 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_12s_3s_15_1_1_U31 SOURCE case_9.cc:173 VARIABLE mul_ln173 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m58_fu_2682_p2 SOURCE case_9.cc:176 VARIABLE m58 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m59_fu_2503_p2 SOURCE case_9.cc:177 VARIABLE m59 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_2508_p2 SOURCE case_9.cc:177 VARIABLE add_ln177 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_4s_3s_7_1_1_U29 SOURCE case_9.cc:178 VARIABLE mul_ln178 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m61_fu_2534_p2 SOURCE case_9.cc:179 VARIABLE m61 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_3s_8_1_1_U30 SOURCE case_9.cc:181 VARIABLE mul_ln181 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m63_fu_2569_p2 SOURCE case_9.cc:182 VARIABLE m63 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_2692_p2 SOURCE case_9.cc:185 VARIABLE add_ln185 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_2702_p2 SOURCE case_9.cc:185 VARIABLE add_ln185_1 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_2579_p2 SOURCE case_9.cc:185 VARIABLE add_ln185_2 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_3_fu_2589_p2 SOURCE case_9.cc:185 VARIABLE add_ln185_3 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_10_fu_2661_p2 SOURCE case_9.cc:185 VARIABLE add_ln185_10 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_19_fu_2729_p2 SOURCE case_9.cc:185 VARIABLE m16_19 LOOP L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m73_fu_2334_p2 SOURCE {} VARIABLE m73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_6s_6s_12_1_1_U26 SOURCE {} VARIABLE mul_i3133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m88_fu_2394_p2 SOURCE {} VARIABLE m88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U27 SOURCE {} VARIABLE m90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln188_fu_2743_p2 SOURCE case_9.cc:188 VARIABLE icmp_ln188 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_2749_p2 SOURCE case_9.cc:188 VARIABLE add_ln188 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln189_fu_2758_p2 SOURCE case_9.cc:189 VARIABLE icmp_ln189 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_2764_p3 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8 VARIABLE select_ln8 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m68_fu_2805_p2 SOURCE case_9.cc:190 VARIABLE m68 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_15_1_1_U32 SOURCE case_9.cc:191 VARIABLE m69 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_6s_3s_9_1_1_U33 SOURCE case_9.cc:192 VARIABLE mul_ln192 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m71_fu_2873_p2 SOURCE case_9.cc:193 VARIABLE m71 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m72_fu_2887_p2 SOURCE case_9.cc:195 VARIABLE m72 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_3s_9_1_1_U34 SOURCE case_9.cc:202 VARIABLE m76 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_3s_7_1_1_U35 SOURCE case_9.cc:203 VARIABLE m77 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m78_fu_2925_p2 SOURCE case_9.cc:204 VARIABLE m78 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_3s_5_1_1_U36 SOURCE case_9.cc:207 VARIABLE m80 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m81_fu_2948_p2 SOURCE case_9.cc:208 VARIABLE m81 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m82_fu_2969_p2 SOURCE case_9.cc:210 VARIABLE m82 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_3s_9s_12_4_1_U51 SOURCE case_9.cc:211 VARIABLE m83 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m84_fu_2983_p2 SOURCE case_9.cc:212 VARIABLE m84 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m85_fu_2992_p2 SOURCE case_9.cc:213 VARIABLE m85 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_3s_7_1_1_U37 SOURCE case_9.cc:215 VARIABLE m86 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3s_14s_14_4_1_U52 SOURCE case_9.cc:221 VARIABLE m91 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8s_3s_14s_14_4_1_U52 SOURCE case_9.cc:222 VARIABLE sext_ln222 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_2844_p2 SOURCE case_9.cc:222 VARIABLE add_ln222 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3s_14s_14_4_1_U52 SOURCE case_9.cc:222 VARIABLE add_ln222_1 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_2_fu_3032_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_2 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_3s_9s_12_4_1_U51 SOURCE case_9.cc:222 VARIABLE add_ln222_3 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_4_fu_3129_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_4 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_5_fu_3134_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_5 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_6_fu_3144_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_6 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_9_fu_3169_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_9 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_11_fu_3041_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_11 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_12_fu_3051_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_12 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_13_fu_3057_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_13 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_14_fu_3066_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_14 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_16_fu_3072_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_16 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_18_fu_3078_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_18 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_19_fu_3088_p2 SOURCE case_9.cc:222 VARIABLE add_ln222_19 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_24_fu_3239_p2 SOURCE case_9.cc:222 VARIABLE m16_24 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_2778_p2 SOURCE case_9.cc:189 VARIABLE add_ln189 LOOP L_n4_1_L_n4_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_fu_3412_p2 SOURCE {} VARIABLE add_i1730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_1_fu_3421_p2 SOURCE {} VARIABLE add_i1730_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_2_fu_3430_p2 SOURCE {} VARIABLE add_i1730_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_3_fu_3439_p2 SOURCE {} VARIABLE add_i1730_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_5s_5_1_1_U38 SOURCE {} VARIABLE mul_i1663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U53 SOURCE {} VARIABLE mul_i1609 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U40 SOURCE {} VARIABLE mul_i1609_1287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U41 SOURCE {} VARIABLE mul_i1609_2301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U54 SOURCE {} VARIABLE mul_i1609_3315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U42 SOURCE {} VARIABLE mul_i1609_4329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U55 SOURCE {} VARIABLE mul_i1609_5343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U56 SOURCE {} VARIABLE mul_i1609_6357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_6_1_1_U43 SOURCE {} VARIABLE conv_i1223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_4_fu_3457_p2 SOURCE {} VARIABLE add_i1730_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_5_fu_3463_p2 SOURCE {} VARIABLE add_i1730_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_6_fu_3469_p2 SOURCE {} VARIABLE add_i1730_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1730_7_fu_3475_p2 SOURCE {} VARIABLE add_i1730_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_3513_p2 SOURCE case_9.cc:225 VARIABLE add_ln225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_3523_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_2_fu_3533_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_3_fu_3543_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_4_fu_3553_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_5_fu_3563_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_6_fu_3573_p2 SOURCE case_9.cc:225 VARIABLE add_ln225_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U53 SOURCE case_9.cc:231 VARIABLE sext_ln231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U54 SOURCE case_9.cc:231 VARIABLE sext_ln231_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U55 SOURCE case_9.cc:231 VARIABLE sext_ln231_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U56 SOURCE case_9.cc:231 VARIABLE sext_ln231_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U53 SOURCE case_9.cc:231 VARIABLE add_ln231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U54 SOURCE case_9.cc:231 VARIABLE add_ln231_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_3393_p2 SOURCE case_9.cc:231 VARIABLE add_ln231_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U55 SOURCE case_9.cc:231 VARIABLE add_ln231_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_6s_7_4_1_U56 SOURCE case_9.cc:231 VARIABLE add_ln231_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_5_fu_3600_p2 SOURCE case_9.cc:231 VARIABLE add_ln231_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_6_fu_3610_p2 SOURCE case_9.cc:231 VARIABLE add_ln231_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_8_fu_3628_p2 SOURCE case_9.cc:231 VARIABLE add_ln231_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m101_fu_3262_p2 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1 VARIABLE m101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_4s_16_1_1_U39 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8 VARIABLE m104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6s_6_1_1_U44 SOURCE {} VARIABLE m105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln240_fu_3701_p2 SOURCE case_9.cc:240 VARIABLE icmp_ln240 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_3707_p2 SOURCE case_9.cc:240 VARIABLE add_ln240 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m102_fu_3784_p2 SOURCE case_9.cc:242 VARIABLE m102 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m103_fu_3797_p2 SOURCE case_9.cc:243 VARIABLE m103 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_3s_11_1_1_U46 SOURCE case_9.cc:247 VARIABLE m106 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4s_3s_4s_7_4_1_U57 SOURCE case_9.cc:249 VARIABLE m108 LOOP L_s2_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_3s_16s_17_4_1_U58 SOURCE case_9.cc:251 VARIABLE m109 LOOP L_s2_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_3s_16s_17_4_1_U58 SOURCE case_9.cc:252 VARIABLE sext_ln252 LOOP L_s2_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_3s_16s_17_4_1_U58 SOURCE case_9.cc:252 VARIABLE add_ln252 LOOP L_s2_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_3864_p2 SOURCE case_9.cc:252 VARIABLE add_ln252_1 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4s_3s_4s_7_4_1_U57 SOURCE case_9.cc:252 VARIABLE add_ln252_3 LOOP L_s2_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_4_fu_3838_p2 SOURCE case_9.cc:252 VARIABLE add_ln252_4 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_5_fu_3847_p2 SOURCE case_9.cc:252 VARIABLE add_ln252_5 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_6_fu_3883_p2 SOURCE case_9.cc:252 VARIABLE add_ln252_6 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_21_fu_3902_p2 SOURCE case_9.cc:252 VARIABLE m16_21 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U45 SOURCE case_9.cc:122 VARIABLE m112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m116_fu_3761_p2 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1 VARIABLE m116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln254_fu_3915_p2 SOURCE case_9.cc:254 VARIABLE icmp_ln254 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_3921_p2 SOURCE case_9.cc:254 VARIABLE add_ln254 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_3s_6_1_1_U47 SOURCE case_9.cc:255 VARIABLE m111 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m113_fu_3995_p2 SOURCE case_9.cc:257 VARIABLE m113 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3s_12s_12_4_1_U60 SOURCE case_9.cc:259 VARIABLE m114 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_3s_11_1_1_U48 SOURCE case_9.cc:260 VARIABLE mul_ln260 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4s_3s_12s_12_4_1_U59 SOURCE case_9.cc:262 VARIABLE m117 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8s_3s_12s_12_4_1_U60 SOURCE case_9.cc:263 VARIABLE sext_ln263 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_4s_3s_12s_12_4_1_U59 SOURCE case_9.cc:263 VARIABLE sext_ln263_2 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4s_3s_12s_12_4_1_U59 SOURCE case_9.cc:263 VARIABLE add_ln263 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3s_12s_12_4_1_U60 SOURCE case_9.cc:263 VARIABLE add_ln263_1 LOOP L_s3_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_3_fu_3987_p2 SOURCE case_9.cc:263 VARIABLE add_ln263_3 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_5_fu_4033_p2 SOURCE case_9.cc:263 VARIABLE add_ln263_5 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m16_22_fu_4043_p2 SOURCE case_9.cc:263 VARIABLE m16_22 LOOP L_s3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 12 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 338.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_9.
INFO: [VLOG 209-307] Generating Verilog RTL for case_9.
Execute         syn_report -model case_9 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.31 MHz
Command       autosyn done; 3.66 sec.
Command     csynth_design done; 21.94 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:21; Allocated memory: 79.559 MB.
Execute     export_design -evaluate verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=case_9 xml_exists=0
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to case_9
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=21
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=39 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='case_9_flow_control_loop_pipe_sequential_init
case_9_mul_3s_3s_3_1_1
case_9_mul_8s_3s_11_1_1
case_9_mul_3s_3s_6_1_1
case_9_mul_8s_8s_8_1_1
case_9_mul_4s_3s_7_1_1
case_9_mul_2s_2s_4_1_1
case_9_mul_3s_2s_4_1_1
case_9_mul_9s_4s_10_1_1
case_9_mul_8s_5s_13_1_1
case_9_mul_6s_3s_9_1_1
case_9_mul_4s_3s_4_1_1
case_9_mul_2s_2s_2_1_1
case_9_mul_6s_2s_8_1_1
case_9_mul_8s_4s_12_1_1
case_9_mul_6s_6s_12_1_1
case_9_mul_8s_2s_10_1_1
case_9_mul_5s_3s_8_1_1
case_9_mul_12s_3s_15_1_1
case_9_mul_8s_7s_15_1_1
case_9_mul_9s_3s_9_1_1
case_9_mul_7s_3s_7_1_1
case_9_mul_5s_3s_5_1_1
case_9_mul_4s_5s_5_1_1
case_9_mul_15s_4s_16_1_1
case_9_mul_6s_6s_6_1_1
case_9_mul_7s_7s_7_1_1
case_9_mul_5s_3s_6_1_1
case_9_mac_muladd_4s_3s_9s_9_4_1
case_9_mac_muladd_3s_3s_5s_6_4_1
case_9_mac_muladd_9s_3s_9s_12_4_1
case_9_mac_muladd_8s_3s_14s_14_4_1
case_9_mac_muladd_3s_3s_6s_7_4_1
case_9_mac_muladd_4s_3s_4s_7_4_1
case_9_mac_muladd_3s_3s_16s_17_4_1
case_9_mac_muladd_4s_3s_12s_12_4_1
case_9_mac_muladd_8s_3s_12s_12_4_1
case_9_Pipeline_L_s4_1
case_9
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.compgen.dataonly.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9_Pipeline_L_s4_1.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.constraint.tcl 
Execute       sc_get_clocks case_9 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.constraint.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.constraint.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_9.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/impl.sh
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command     export_design done; error code: 1; 360.02 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:06:00; Allocated memory: 14.016 MB.
Command   ap_source done; error code: 1; 383.03 sec.
Command vitis_hls_bin done; error code: 1; 383.05 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
