// Seed: 2603543749
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  wor   id_3,
    output wor   id_4,
    output uwire id_5,
    input  wire  id_6,
    input  tri   id_7,
    output tri   id_8
);
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    output wor id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    output wand id_16
);
  wire id_18;
  assign id_6 = 1;
  initial begin
    id_6 <= 1 < (1);
  end
  module_0(
      id_4, id_2, id_4, id_2, id_10, id_16, id_4, id_7, id_16
  );
endmodule
