// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_st5_fsm_4 = 7'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 7'b100000;
parameter    ap_ST_st19_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv14_2 = 14'b10;
parameter    ap_const_lv14_3FFE = 14'b11111111111110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv21_9D8 = 21'b100111011000;
parameter    ap_const_lv20_7A1 = 20'b11110100001;
parameter    ap_const_lv20_5E9 = 20'b10111101001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm = 7'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [11:0] p_027_0_i_reg_274;
wire   [12:0] rows_cast_fu_285_p1;
reg   [12:0] rows_cast_reg_1331;
wire   [12:0] cols_cast_fu_289_p1;
reg   [12:0] cols_cast_reg_1342;
wire   [0:0] tmp_43_fu_293_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_60;
wire   [12:0] heightloop_fu_299_p2;
reg   [12:0] heightloop_reg_1431;
wire   [0:0] tmp_s_phi_fu_256_p4;
wire   [12:0] widthloop_fu_304_p2;
reg   [12:0] widthloop_reg_1436;
wire   [1:0] p_neg391_i_cast_fu_312_p2;
reg   [1:0] p_neg391_i_cast_reg_1441;
wire   [12:0] p_anchor_4_1_cast_fu_326_p1;
reg   [12:0] p_anchor_4_1_cast_reg_1448;
wire   [0:0] tmp_44_fu_330_p2;
reg   [0:0] tmp_44_reg_1453;
wire   [13:0] tmp_46_fu_346_p2;
reg   [13:0] tmp_46_reg_1460;
wire   [0:0] tmp_47_fu_352_p2;
reg   [0:0] tmp_47_reg_1467;
wire   [13:0] tmp_50_fu_368_p2;
reg   [13:0] tmp_50_reg_1472;
wire   [1:0] tmp_51_fu_374_p2;
reg   [1:0] tmp_51_reg_1477;
wire   [11:0] i_V_fu_389_p2;
reg   [11:0] i_V_reg_1485;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_91;
wire   [0:0] tmp_54_fu_395_p2;
reg   [0:0] tmp_54_reg_1490;
wire   [0:0] tmp_52_fu_384_p2;
wire   [0:0] ult_fu_400_p2;
reg   [0:0] ult_reg_1494;
wire   [0:0] icmp_fu_415_p2;
reg   [0:0] icmp_reg_1499;
wire   [0:0] tmp_56_fu_421_p2;
reg   [0:0] tmp_56_reg_1504;
wire   [0:0] tmp_356_1_fu_426_p2;
reg   [0:0] tmp_356_1_reg_1508;
wire   [0:0] tmp_356_2_fu_432_p2;
reg   [0:0] tmp_356_2_reg_1512;
wire   [0:0] tmp_57_fu_438_p2;
reg   [0:0] tmp_57_reg_1516;
reg   [0:0] tmp_59_reg_1523;
wire   [0:0] tmp_60_fu_457_p2;
reg   [0:0] tmp_60_reg_1528;
wire   [12:0] p_p2_i423_i_fu_476_p3;
reg   [12:0] p_p2_i423_i_reg_1533;
reg   [0:0] tmp_65_reg_1538;
wire   [0:0] tmp_382_1_fu_505_p2;
reg   [0:0] tmp_382_1_reg_1543;
wire   [12:0] p_p2_i423_i_1_fu_524_p3;
reg   [12:0] p_p2_i423_i_1_reg_1548;
reg   [0:0] tmp_69_reg_1553;
wire   [0:0] tmp_382_2_fu_553_p2;
reg   [0:0] tmp_382_2_reg_1558;
wire   [12:0] p_p2_i423_i_2_fu_572_p3;
reg   [12:0] p_p2_i423_i_2_reg_1563;
wire   [1:0] tmp_73_fu_587_p1;
reg   [1:0] tmp_73_reg_1568;
wire   [1:0] tmp_75_fu_591_p1;
reg   [1:0] tmp_75_reg_1573;
wire   [1:0] tmp_76_fu_595_p2;
reg   [1:0] tmp_76_reg_1578;
wire   [1:0] tmp_79_fu_601_p1;
reg   [1:0] tmp_79_reg_1583;
wire   [1:0] tmp_83_fu_605_p1;
reg   [1:0] tmp_83_reg_1588;
wire   [1:0] tmp_85_fu_609_p2;
reg   [1:0] tmp_85_reg_1593;
wire   [1:0] tmp_93_fu_615_p1;
reg   [1:0] tmp_93_reg_1598;
wire   [1:0] tmp_95_fu_619_p1;
reg   [1:0] tmp_95_reg_1603;
wire   [1:0] tmp_96_fu_623_p2;
reg   [1:0] tmp_96_reg_1608;
wire   [0:0] brmerge2_fu_671_p2;
reg   [0:0] brmerge2_reg_1613;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_154;
wire   [1:0] tmp_74_fu_676_p3;
reg   [1:0] tmp_74_reg_1618;
wire   [1:0] tmp_77_fu_683_p3;
reg   [1:0] tmp_77_reg_1623;
wire   [0:0] brmerge3_fu_689_p2;
reg   [0:0] brmerge3_reg_1628;
wire   [1:0] tmp_82_fu_694_p3;
reg   [1:0] tmp_82_reg_1633;
wire   [1:0] tmp_87_fu_701_p3;
reg   [1:0] tmp_87_reg_1638;
wire   [0:0] brmerge4_fu_707_p2;
reg   [0:0] brmerge4_reg_1643;
wire   [1:0] tmp_94_fu_712_p3;
reg   [1:0] tmp_94_reg_1648;
wire   [1:0] tmp_98_fu_719_p3;
reg   [1:0] tmp_98_reg_1653;
wire   [0:0] rev_fu_725_p2;
reg   [0:0] rev_reg_1658;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_182;
wire   [1:0] row_assign_s_fu_735_p2;
reg   [1:0] row_assign_s_reg_1663;
wire   [1:0] row_assign_13_1_t_fu_745_p2;
reg   [1:0] row_assign_13_1_t_reg_1668;
wire   [1:0] row_assign_13_2_t_fu_755_p2;
reg   [1:0] row_assign_13_2_t_reg_1673;
wire   [0:0] tmp_80_fu_764_p2;
reg   [0:0] tmp_80_reg_1678;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_bdd_198;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it3;
reg   [0:0] or_cond_i_i_reg_1713;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3;
reg    ap_sig_bdd_227;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] or_cond_i_reg_1709;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11;
reg    ap_sig_bdd_251;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_80_reg_1678_pp0_it6;
wire   [11:0] j_V_fu_769_p2;
wire   [12:0] ImagLoc_x_fu_791_p2;
reg   [12:0] ImagLoc_x_reg_1687;
wire   [0:0] rev6_fu_805_p2;
reg   [0:0] rev6_reg_1692;
wire   [0:0] tmp_84_fu_811_p2;
reg   [0:0] tmp_84_reg_1697;
wire   [12:0] p_p2_i_i_fu_830_p3;
reg   [12:0] p_p2_i_i_reg_1703;
wire   [0:0] or_cond_i_fu_838_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1709_pp0_it10;
wire   [0:0] or_cond_i_i_fu_843_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4;
wire  signed [13:0] p_p2_i_i_cast_fu_863_p1;
reg  signed [13:0] p_p2_i_i_cast_reg_1717;
wire   [0:0] tmp_86_fu_866_p2;
reg   [0:0] tmp_86_reg_1722;
wire   [13:0] sel_tmp_fu_875_p3;
reg   [13:0] sel_tmp_reg_1727;
wire   [0:0] sel_tmp9_fu_883_p2;
reg   [0:0] sel_tmp9_reg_1732;
wire   [0:0] brmerge_fu_889_p2;
reg   [0:0] brmerge_reg_1737;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1737_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1737_pp0_it3;
wire   [13:0] x_fu_897_p3;
reg   [13:0] x_reg_1744;
wire   [1:0] col_assign_6_t_fu_907_p2;
reg   [1:0] col_assign_6_t_reg_1749;
reg   [1:0] ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3;
reg   [9:0] k_buf_0_val_3_addr_reg_1756;
reg   [9:0] k_buf_0_val_4_addr_reg_1762;
reg   [9:0] ap_reg_ppstg_k_buf_0_val_4_addr_reg_1762_pp0_it4;
reg   [9:0] k_buf_0_val_5_addr_reg_1768;
reg   [9:0] ap_reg_ppstg_k_buf_0_val_5_addr_reg_1768_pp0_it4;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] k_buf_0_val_3_load_reg_1774;
wire   [7:0] col_buf_0_val_0_0_fu_951_p3;
reg   [7:0] col_buf_0_val_0_0_reg_1779;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] k_buf_0_val_4_load_reg_1787;
wire   [7:0] col_buf_0_val_1_0_fu_969_p3;
reg   [7:0] col_buf_0_val_1_0_reg_1792;
wire   [7:0] col_buf_0_val_2_0_fu_987_p3;
reg   [7:0] col_buf_0_val_2_0_reg_1800;
reg   [7:0] tmp_112_reg_1808;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1038_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_1814;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1814_pp0_it6;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1052_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_1820;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1820_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_1_lo_reg_1825;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it7;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_1850;
wire   [19:0] grp_fu_1298_p3;
reg   [19:0] p_Val2_17_0_1_reg_1855;
wire   [19:0] grp_fu_1255_p3;
reg   [19:0] tmp28_reg_1860;
wire   [20:0] p_Val2_17_1_fu_1160_p2;
reg   [20:0] p_Val2_17_1_reg_1880;
wire   [21:0] grp_fu_1275_p3;
reg   [21:0] tmp33_reg_1895;
wire   [19:0] grp_fu_1262_p3;
reg   [19:0] tmp35_reg_1900;
wire   [21:0] grp_fu_1248_p3;
reg   [21:0] tmp32_reg_1905;
wire   [20:0] grp_fu_1290_p3;
reg   [20:0] tmp34_reg_1910;
wire   [7:0] p_Val2_3_fu_1216_p2;
reg   [7:0] p_Val2_3_reg_1915;
reg   [0:0] tmp_110_reg_1920;
wire   [0:0] p_Result_2_i_i_not_fu_1230_p2;
reg   [0:0] p_Result_2_i_i_not_reg_1925;
wire   [9:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [9:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [9:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [9:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [9:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [0:0] tmp_s_reg_252;
reg   [11:0] p_014_0_i_reg_263;
reg    ap_sig_cseq_ST_st19_fsm_6;
reg    ap_sig_bdd_494;
wire   [63:0] tmp_89_fu_915_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_136;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_140;
reg   [7:0] src_kernel_win_0_val_1_1_fu_144;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_148;
reg   [7:0] src_kernel_win_0_val_2_1_fu_152;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1066_p3;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_156;
reg   [7:0] right_border_buf_0_val_0_1_fu_160;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_164;
reg   [7:0] right_border_buf_0_val_2_1_fu_168;
reg   [7:0] right_border_buf_0_val_1_1_fu_172;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_176;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_180;
wire   [1:0] tmp_fu_309_p1;
wire   [0:0] not_tmp_s_fu_321_p2;
wire   [12:0] tmp_45_fu_335_p3;
wire   [13:0] tmp_394_cast_fu_342_p1;
wire   [12:0] tmp_49_fu_357_p3;
wire   [13:0] tmp_108_cast_fu_364_p1;
wire   [1:0] tmp_48_fu_318_p1;
wire   [12:0] tmp_94_cast_fu_380_p1;
wire   [10:0] tmp_55_fu_405_p4;
wire   [12:0] tmp_58_fu_443_p2;
wire   [0:0] tmp_61_fu_462_p3;
wire   [12:0] p_assign_s_fu_470_p2;
wire   [12:0] p_assign_14_1_fu_491_p2;
wire   [0:0] tmp_66_fu_510_p3;
wire   [12:0] p_assign_15_1_fu_518_p2;
wire   [12:0] p_assign_14_2_fu_539_p2;
wire   [0:0] tmp_70_fu_558_p3;
wire   [12:0] p_assign_15_2_fu_566_p2;
wire   [1:0] tmp_63_fu_484_p1;
wire   [1:0] tmp_64_fu_487_p1;
wire   [1:0] tmp_67_fu_532_p1;
wire   [1:0] tmp_68_fu_535_p1;
wire   [1:0] tmp_71_fu_580_p1;
wire   [1:0] tmp_72_fu_583_p1;
wire   [0:0] rev3_fu_629_p2;
wire   [0:0] rev4_fu_643_p2;
wire   [0:0] rev5_fu_657_p2;
wire   [0:0] or_cond_i422_i_fu_634_p2;
wire   [0:0] tmp_62_fu_639_p2;
wire   [0:0] or_cond_i422_i_1_fu_648_p2;
wire   [0:0] tmp_392_1_fu_653_p2;
wire   [0:0] or_cond_i422_i_2_fu_662_p2;
wire   [0:0] tmp_392_2_fu_667_p2;
wire   [1:0] tmp_78_fu_730_p3;
wire   [1:0] tmp_88_fu_740_p3;
wire   [1:0] tmp_99_fu_750_p3;
wire   [12:0] tmp_98_cast_fu_760_p1;
wire   [10:0] tmp_100_fu_775_p4;
wire   [0:0] tmp_101_fu_797_p3;
wire   [0:0] tmp_103_fu_816_p3;
wire   [12:0] p_assign_3_fu_824_p2;
wire   [0:0] icmp3_fu_785_p2;
wire   [12:0] ImagLoc_x_cast_mux_fu_852_p3;
wire   [0:0] brmerge1_fu_847_p2;
wire   [13:0] ImagLoc_x_cast_mux_cast_fu_859_p1;
wire   [13:0] p_assign_4_fu_870_p2;
wire   [0:0] sel_tmp1_fu_893_p2;
wire   [1:0] tmp_104_fu_903_p1;
wire  signed [31:0] col_assign_cast_fu_912_p1;
wire   [7:0] tmp_90_fu_940_p5;
wire   [7:0] tmp_91_fu_958_p5;
wire   [7:0] tmp_92_fu_976_p5;
wire   [7:0] tmp_97_fu_1030_p5;
wire   [7:0] tmp_102_fu_1044_p5;
wire   [7:0] tmp_105_fu_1058_p5;
wire   [20:0] tmp28_cast_fu_1157_p1;
wire   [20:0] p_Val2_17_0_1_cast_fu_1154_p1;
wire   [21:0] tmp34_cast_fu_1178_p1;
(* use_dsp48 = "no" *) wire   [21:0] p_Val2_1_fu_1181_p2;
wire   [0:0] tmp_108_fu_1196_p3;
wire   [7:0] p_Val2_2_fu_1186_p4;
wire   [7:0] tmp_34_i_i_fu_1204_p1;
wire   [0:0] tmp_109_fu_1208_p3;
wire   [0:0] not_carry_fu_1236_p2;
wire   [7:0] grp_fu_1248_p0;
wire   [12:0] grp_fu_1248_p1;
wire   [7:0] grp_fu_1255_p0;
wire   [11:0] grp_fu_1255_p1;
wire   [19:0] grp_fu_1283_p2;
wire   [7:0] grp_fu_1262_p0;
wire   [11:0] grp_fu_1262_p1;
wire   [19:0] grp_fu_1306_p2;
wire   [7:0] grp_fu_1269_p0;
wire   [11:0] grp_fu_1269_p1;
wire   [7:0] grp_fu_1275_p0;
wire   [11:0] grp_fu_1275_p1;
wire   [20:0] grp_fu_1275_p2;
wire   [7:0] grp_fu_1283_p0;
wire   [11:0] grp_fu_1283_p1;
wire   [7:0] grp_fu_1290_p0;
wire   [11:0] grp_fu_1290_p1;
wire   [19:0] grp_fu_1290_p2;
wire   [7:0] grp_fu_1298_p0;
wire   [11:0] grp_fu_1298_p1;
wire   [19:0] grp_fu_1269_p2;
wire   [7:0] grp_fu_1306_p0;
wire   [11:0] grp_fu_1306_p1;
reg    grp_fu_1248_ce;
reg    grp_fu_1255_ce;
reg    grp_fu_1262_ce;
reg    grp_fu_1269_ce;
reg    grp_fu_1275_ce;
reg    grp_fu_1283_ce;
reg    grp_fu_1290_ce;
reg    grp_fu_1298_ce;
reg    grp_fu_1306_ce;
reg   [6:0] ap_NS_fsm;
wire   [20:0] grp_fu_1248_p00;
wire   [19:0] grp_fu_1255_p00;
wire   [19:0] grp_fu_1262_p00;
wire   [19:0] grp_fu_1269_p00;
wire   [19:0] grp_fu_1275_p00;
wire   [21:0] grp_fu_1275_p20;
wire   [19:0] grp_fu_1283_p00;
wire   [19:0] grp_fu_1290_p00;
wire   [20:0] grp_fu_1290_p20;
wire   [19:0] grp_fu_1298_p00;
wire   [19:0] grp_fu_1306_p00;
reg    ap_sig_bdd_1273;
reg    ap_sig_bdd_1275;
reg    ap_sig_bdd_1272;
reg    ap_sig_bdd_1278;


canny_Filter2D_1_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

canny_Filter2D_1_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

canny_Filter2D_1_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U14(
    .din1( right_border_buf_0_val_0_1_fu_160 ),
    .din2( right_border_buf_0_val_0_1_1_fu_164 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3 ),
    .dout( tmp_90_fu_940_p5 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U15(
    .din1( right_border_buf_0_val_1_1_fu_172 ),
    .din2( right_border_buf_0_val_1_1_1_fu_176 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3 ),
    .dout( tmp_91_fu_958_p5 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U16(
    .din1( right_border_buf_0_val_2_1_1_fu_180 ),
    .din2( right_border_buf_0_val_2_1_fu_168 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3 ),
    .dout( tmp_92_fu_976_p5 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U17(
    .din1( col_buf_0_val_0_0_reg_1779 ),
    .din2( col_buf_0_val_1_0_reg_1792 ),
    .din3( col_buf_0_val_2_0_reg_1800 ),
    .din4( row_assign_s_reg_1663 ),
    .dout( tmp_97_fu_1030_p5 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U18(
    .din1( col_buf_0_val_0_0_reg_1779 ),
    .din2( col_buf_0_val_1_0_reg_1792 ),
    .din3( col_buf_0_val_2_0_reg_1800 ),
    .din4( row_assign_13_1_t_reg_1668 ),
    .dout( tmp_102_fu_1044_p5 )
);

canny_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
canny_mux_3to1_sel2_8_1_U19(
    .din1( col_buf_0_val_0_0_reg_1779 ),
    .din2( col_buf_0_val_1_0_reg_1792 ),
    .din3( col_buf_0_val_2_0_reg_1800 ),
    .din4( row_assign_13_2_t_reg_1673 ),
    .dout( tmp_105_fu_1058_p5 )
);

canny_mac_muladd_8ns_13ns_22ns_22_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
canny_mac_muladd_8ns_13ns_22ns_22_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1248_p0 ),
    .din1( grp_fu_1248_p1 ),
    .din2( tmp33_reg_1895 ),
    .ce( grp_fu_1248_ce ),
    .dout( grp_fu_1248_p3 )
);

canny_mac_muladd_8ns_12ns_20ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
canny_mac_muladd_8ns_12ns_20ns_20_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1255_p0 ),
    .din1( grp_fu_1255_p1 ),
    .din2( grp_fu_1283_p2 ),
    .ce( grp_fu_1255_ce ),
    .dout( grp_fu_1255_p3 )
);

canny_mac_muladd_8ns_12ns_20ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
canny_mac_muladd_8ns_12ns_20ns_20_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1262_p0 ),
    .din1( grp_fu_1262_p1 ),
    .din2( grp_fu_1306_p2 ),
    .ce( grp_fu_1262_ce ),
    .dout( grp_fu_1262_p3 )
);

canny_mul_mul_8ns_12ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
canny_mul_mul_8ns_12ns_20_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1269_p0 ),
    .din1( grp_fu_1269_p1 ),
    .ce( grp_fu_1269_ce ),
    .dout( grp_fu_1269_p2 )
);

canny_mac_muladd_8ns_12ns_21ns_22_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
canny_mac_muladd_8ns_12ns_21ns_22_3_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1275_p0 ),
    .din1( grp_fu_1275_p1 ),
    .din2( grp_fu_1275_p2 ),
    .ce( grp_fu_1275_ce ),
    .dout( grp_fu_1275_p3 )
);

canny_mul_mul_8ns_12ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
canny_mul_mul_8ns_12ns_20_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1283_p0 ),
    .din1( grp_fu_1283_p1 ),
    .ce( grp_fu_1283_ce ),
    .dout( grp_fu_1283_p2 )
);

canny_mac_muladd_8ns_12ns_20ns_21_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
canny_mac_muladd_8ns_12ns_20ns_21_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1290_p0 ),
    .din1( grp_fu_1290_p1 ),
    .din2( grp_fu_1290_p2 ),
    .ce( grp_fu_1290_ce ),
    .dout( grp_fu_1290_p3 )
);

canny_mac_muladd_8ns_12ns_20ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
canny_mac_muladd_8ns_12ns_20ns_20_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1298_p0 ),
    .din1( grp_fu_1298_p1 ),
    .din2( grp_fu_1269_p2 ),
    .ce( grp_fu_1298_ce ),
    .dout( grp_fu_1298_p3 )
);

canny_mul_mul_8ns_12ns_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
canny_mul_mul_8ns_12ns_20_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1306_p0 ),
    .din1( grp_fu_1306_p1 ),
    .ce( grp_fu_1306_ce ),
    .dout( grp_fu_1306_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_80_fu_764_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_6)) begin
        p_014_0_i_reg_263 <= i_V_reg_1485;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_s_phi_fu_256_p4 == ap_const_lv1_0))) begin
        p_014_0_i_reg_263 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_80_fu_764_p2))) begin
        p_027_0_i_reg_274 <= j_V_fu_769_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_027_0_i_reg_274 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_s_reg_252 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_s_phi_fu_256_p4 == ap_const_lv1_0))) begin
        tmp_s_reg_252 <= tmp_43_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_80_fu_764_p2))) begin
        ImagLoc_x_reg_1687 <= ImagLoc_x_fu_791_p2;
        or_cond_i_reg_1709 <= or_cond_i_fu_838_p2;
        p_p2_i_i_reg_1703 <= p_p2_i_i_fu_830_p3;
        rev6_reg_1692 <= rev6_fu_805_p2;
        tmp_84_reg_1697 <= tmp_84_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
        ap_reg_ppstg_brmerge_reg_1737_pp0_it2 <= brmerge_reg_1737;
        ap_reg_ppstg_brmerge_reg_1737_pp0_it3 <= ap_reg_ppstg_brmerge_reg_1737_pp0_it2;
        ap_reg_ppstg_col_assign_6_t_reg_1749_pp0_it3 <= col_assign_6_t_reg_1749;
        ap_reg_ppstg_k_buf_0_val_4_addr_reg_1762_pp0_it4 <= k_buf_0_val_4_addr_reg_1762;
        ap_reg_ppstg_k_buf_0_val_5_addr_reg_1768_pp0_it4 <= k_buf_0_val_5_addr_reg_1768;
        ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it2 <= or_cond_i_i_reg_1713;
        ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it10 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it9;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it10;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it2 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it3 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it2;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it4 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it3;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it5 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it4;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it6 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it5;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it7 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it6;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it8 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it7;
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it9 <= ap_reg_ppstg_or_cond_i_reg_1709_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1814_pp0_it6 <= src_kernel_win_0_val_0_0_reg_1814;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1820_pp0_it6 <= src_kernel_win_0_val_1_0_reg_1820;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it6 <= src_kernel_win_0_val_1_1_lo_reg_1825;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it6;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it2 <= ap_reg_ppstg_tmp_80_reg_1678_pp0_it1;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it3 <= ap_reg_ppstg_tmp_80_reg_1678_pp0_it2;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it4 <= ap_reg_ppstg_tmp_80_reg_1678_pp0_it3;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it5 <= ap_reg_ppstg_tmp_80_reg_1678_pp0_it4;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it6 <= ap_reg_ppstg_tmp_80_reg_1678_pp0_it5;
        src_kernel_win_0_val_0_0_reg_1814 <= src_kernel_win_0_val_0_0_fu_1038_p3;
        src_kernel_win_0_val_1_0_reg_1820 <= src_kernel_win_0_val_1_0_fu_1052_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_ppstg_or_cond_i_reg_1709_pp0_it1 <= or_cond_i_reg_1709;
        ap_reg_ppstg_tmp_80_reg_1678_pp0_it1 <= tmp_80_reg_1678;
        tmp_80_reg_1678 <= tmp_80_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_57_reg_1516))) begin
        brmerge2_reg_1613 <= brmerge2_fu_671_p2;
        brmerge3_reg_1628 <= brmerge3_fu_689_p2;
        brmerge4_reg_1643 <= brmerge4_fu_707_p2;
        tmp_74_reg_1618 <= tmp_74_fu_676_p3;
        tmp_77_reg_1623 <= tmp_77_fu_683_p3;
        tmp_82_reg_1633 <= tmp_82_fu_694_p3;
        tmp_87_reg_1638 <= tmp_87_fu_701_p3;
        tmp_94_reg_1648 <= tmp_94_fu_712_p3;
        tmp_98_reg_1653 <= tmp_98_fu_719_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_80_reg_1678))) begin
        brmerge_reg_1737 <= brmerge_fu_889_p2;
        or_cond_i_i_reg_1713 <= or_cond_i_i_fu_843_p2;
        p_p2_i_i_cast_reg_1717 <= p_p2_i_i_cast_fu_863_p1;
        sel_tmp9_reg_1732 <= sel_tmp9_fu_883_p2;
        sel_tmp_reg_1727 <= sel_tmp_fu_875_p3;
        tmp_86_reg_1722 <= tmp_86_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it1))) begin
        col_assign_6_t_reg_1749 <= col_assign_6_t_fu_907_p2;
        x_reg_1744 <= x_fu_897_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        col_buf_0_val_0_0_reg_1779 <= col_buf_0_val_0_0_fu_951_p3;
        col_buf_0_val_1_0_reg_1792 <= col_buf_0_val_1_0_fu_969_p3;
        col_buf_0_val_2_0_reg_1800 <= col_buf_0_val_2_0_fu_987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast_reg_1342[11 : 0] <= cols_cast_fu_289_p1[11 : 0];
        rows_cast_reg_1331[11 : 0] <= rows_cast_fu_285_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_s_phi_fu_256_p4 == ap_const_lv1_0))) begin
        heightloop_reg_1431 <= heightloop_fu_299_p2;
        p_anchor_4_1_cast_reg_1448[0] <= p_anchor_4_1_cast_fu_326_p1[0];
        p_neg391_i_cast_reg_1441 <= p_neg391_i_cast_fu_312_p2;
        tmp_44_reg_1453 <= tmp_44_fu_330_p2;
        tmp_46_reg_1460[13 : 1] <= tmp_46_fu_346_p2[13 : 1];
        tmp_47_reg_1467 <= tmp_47_fu_352_p2;
        tmp_50_reg_1472[13 : 1] <= tmp_50_fu_368_p2[13 : 1];
        tmp_51_reg_1477 <= tmp_51_fu_374_p2;
        widthloop_reg_1436 <= widthloop_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1485 <= i_V_fu_389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_52_fu_384_p2))) begin
        icmp_reg_1499 <= icmp_fu_415_p2;
        p_p2_i423_i_1_reg_1548 <= p_p2_i423_i_1_fu_524_p3;
        p_p2_i423_i_2_reg_1563 <= p_p2_i423_i_2_fu_572_p3;
        p_p2_i423_i_reg_1533 <= p_p2_i423_i_fu_476_p3;
        tmp_356_1_reg_1508 <= tmp_356_1_fu_426_p2;
        tmp_356_2_reg_1512 <= tmp_356_2_fu_432_p2;
        tmp_382_1_reg_1543 <= tmp_382_1_fu_505_p2;
        tmp_382_2_reg_1558 <= tmp_382_2_fu_553_p2;
        tmp_54_reg_1490 <= tmp_54_fu_395_p2;
        tmp_56_reg_1504 <= tmp_56_fu_421_p2;
        tmp_57_reg_1516 <= tmp_57_fu_438_p2;
        tmp_59_reg_1523 <= tmp_58_fu_443_p2[ap_const_lv32_C];
        tmp_60_reg_1528 <= tmp_60_fu_457_p2;
        tmp_65_reg_1538 <= p_assign_14_1_fu_491_p2[ap_const_lv32_C];
        tmp_69_reg_1553 <= p_assign_14_2_fu_539_p2[ap_const_lv32_C];
        tmp_73_reg_1568 <= tmp_73_fu_587_p1;
        tmp_75_reg_1573 <= tmp_75_fu_591_p1;
        tmp_76_reg_1578 <= tmp_76_fu_595_p2;
        tmp_79_reg_1583 <= tmp_79_fu_601_p1;
        tmp_83_reg_1588 <= tmp_83_fu_605_p1;
        tmp_85_reg_1593 <= tmp_85_fu_609_p2;
        tmp_93_reg_1598 <= tmp_93_fu_615_p1;
        tmp_95_reg_1603 <= tmp_95_fu_619_p1;
        tmp_96_reg_1608 <= tmp_96_fu_623_p2;
        ult_reg_1494 <= ult_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it2))) begin
        k_buf_0_val_3_addr_reg_1756 <= tmp_89_fu_915_p1;
        k_buf_0_val_4_addr_reg_1762 <= tmp_89_fu_915_p1;
        k_buf_0_val_5_addr_reg_1768 <= tmp_89_fu_915_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_3_load_reg_1774 <= k_buf_0_val_3_q0;
        k_buf_0_val_4_load_reg_1787 <= k_buf_0_val_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it10))) begin
        p_Result_2_i_i_not_reg_1925 <= p_Result_2_i_i_not_fu_1230_p2;
        p_Val2_3_reg_1915 <= p_Val2_3_fu_1216_p2;
        tmp_110_reg_1920 <= p_Val2_3_fu_1216_p2[ap_const_lv32_7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it6))) begin
        p_Val2_17_0_1_reg_1855 <= grp_fu_1298_p3;
        tmp28_reg_1860 <= grp_fu_1255_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it7))) begin
        p_Val2_17_1_reg_1880 <= p_Val2_17_1_fu_1160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        rev_reg_1658 <= rev_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & ~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        right_border_buf_0_val_0_1_1_fu_164 <= right_border_buf_0_val_0_1_fu_160;
        right_border_buf_0_val_0_1_fu_160 <= col_buf_0_val_0_0_fu_951_p3;
        right_border_buf_0_val_1_1_1_fu_176 <= right_border_buf_0_val_1_1_fu_172;
        right_border_buf_0_val_1_1_fu_172 <= col_buf_0_val_1_0_fu_969_p3;
        right_border_buf_0_val_2_1_1_fu_180 <= col_buf_0_val_2_0_fu_987_p3;
        right_border_buf_0_val_2_1_fu_168 <= right_border_buf_0_val_2_1_1_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_57_reg_1516) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        row_assign_13_1_t_reg_1668 <= row_assign_13_1_t_fu_745_p2;
        row_assign_13_2_t_reg_1673 <= row_assign_13_2_t_fu_755_p2;
        row_assign_s_reg_1663 <= row_assign_s_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it6))) begin
        src_kernel_win_0_val_0_1_1_fu_140 <= src_kernel_win_0_val_0_1_fu_136;
        src_kernel_win_0_val_0_1_fu_136 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1814_pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it6))) begin
        src_kernel_win_0_val_0_1_lo_reg_1850 <= src_kernel_win_0_val_0_1_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it4))) begin
        src_kernel_win_0_val_1_1_1_fu_148 <= src_kernel_win_0_val_1_1_fu_144;
        src_kernel_win_0_val_1_1_fu_144 <= src_kernel_win_0_val_1_0_fu_1052_p3;
        src_kernel_win_0_val_2_1_1_fu_156 <= src_kernel_win_0_val_2_1_fu_152;
        src_kernel_win_0_val_2_1_fu_152 <= src_kernel_win_0_val_2_0_fu_1066_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it4))) begin
        src_kernel_win_0_val_1_1_lo_reg_1825 <= src_kernel_win_0_val_1_1_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it9))) begin
        tmp32_reg_1905 <= grp_fu_1248_p3;
        tmp34_reg_1910 <= grp_fu_1290_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it8))) begin
        tmp33_reg_1895 <= grp_fu_1275_p3;
        tmp35_reg_1900 <= grp_fu_1262_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & (ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        tmp_112_reg_1808 <= p_src_data_stream_V_dout;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st3_fsm_2 or tmp_52_fu_384_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_52_fu_384_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or tmp_52_fu_384_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_52_fu_384_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_198) begin
    if (ap_sig_bdd_198) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_494) begin
    if (ap_sig_bdd_494) begin
        ap_sig_cseq_ST_st19_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_25) begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_60) begin
    if (ap_sig_bdd_60) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_91) begin
    if (ap_sig_bdd_91) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_154) begin
    if (ap_sig_bdd_154) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_182) begin
    if (ap_sig_bdd_182) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1248_ce = ap_const_logic_1;
    end else begin
        grp_fu_1248_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1255_ce = ap_const_logic_1;
    end else begin
        grp_fu_1255_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1262_ce = ap_const_logic_1;
    end else begin
        grp_fu_1262_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1269_ce = ap_const_logic_1;
    end else begin
        grp_fu_1269_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1275_ce = ap_const_logic_1;
    end else begin
        grp_fu_1275_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1283_ce = ap_const_logic_1;
    end else begin
        grp_fu_1283_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1290_ce = ap_const_logic_1;
    end else begin
        grp_fu_1290_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1298_ce = ap_const_logic_1;
    end else begin
        grp_fu_1298_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        grp_fu_1306_ce = ap_const_logic_1;
    end else begin
        grp_fu_1306_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_356_2_reg_1512 or ap_reg_ppstg_tmp_80_reg_1678_pp0_it3 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & ~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & (ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_356_2_reg_1512)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_356_2_reg_1512 or ap_reg_ppstg_tmp_80_reg_1678_pp0_it3 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & ~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & (ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_356_2_reg_1512)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_356_1_reg_1508 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) begin
    if ((((ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) & ~(ap_const_lv1_0 == tmp_356_1_reg_1508)) | (~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (k_buf_0_val_3_load_reg_1774 or tmp_112_reg_1808 or ap_sig_bdd_1273 or ap_sig_bdd_1275 or ap_sig_bdd_1272) begin
    if (ap_sig_bdd_1272) begin
        if (ap_sig_bdd_1275) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_load_reg_1774;
        end else if (ap_sig_bdd_1273) begin
            k_buf_0_val_4_d1 = tmp_112_reg_1808;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_356_1_reg_1508 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) begin
    if ((((ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) & ~(ap_const_lv1_0 == tmp_356_1_reg_1508)) | (~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_56_reg_1504 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) begin
    if (((~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4)) | ((ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) & ~(ap_const_lv1_0 == tmp_56_reg_1504)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (k_buf_0_val_4_load_reg_1787 or tmp_112_reg_1808 or ap_sig_bdd_1275 or ap_sig_bdd_1272 or ap_sig_bdd_1278) begin
    if (ap_sig_bdd_1272) begin
        if (ap_sig_bdd_1275) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_load_reg_1787;
        end else if (ap_sig_bdd_1278) begin
            k_buf_0_val_5_d1 = tmp_112_reg_1808;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or tmp_56_reg_1504 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) begin
    if (((~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4)) | ((ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) & ~(ap_const_lv1_0 == tmp_56_reg_1504)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (tmp_54_reg_1490 or icmp_reg_1499 or ap_reg_ppstg_tmp_80_reg_1678_pp0_it3 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & (ap_const_lv1_0 == icmp_reg_1499) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & ~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_s_phi_fu_256_p4 or tmp_52_fu_384_p2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it11 or ap_sig_bdd_251 or ap_reg_ppiten_pp0_it12) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_s_phi_fu_256_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == tmp_52_fu_384_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_st19_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_mux_cast_fu_859_p1 = ImagLoc_x_cast_mux_fu_852_p3;

assign ImagLoc_x_cast_mux_fu_852_p3 = ((or_cond_i_i_fu_843_p2[0:0] === 1'b1) ? ImagLoc_x_reg_1687 : ap_const_lv13_0);

assign ImagLoc_x_fu_791_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_98_cast_fu_760_p1));


always @ (ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4) begin
    ap_sig_bdd_1272 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it4));
end


always @ (icmp_reg_1499 or tmp_356_1_reg_1508) begin
    ap_sig_bdd_1273 = ((ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_356_1_reg_1508));
end


always @ (tmp_54_reg_1490 or icmp_reg_1499) begin
    ap_sig_bdd_1275 = (~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490));
end


always @ (icmp_reg_1499 or tmp_56_reg_1504) begin
    ap_sig_bdd_1278 = ((ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_56_reg_1504));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_154 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_182 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_198 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (p_src_data_stream_V_empty_n or tmp_54_reg_1490 or icmp_reg_1499 or ap_reg_ppstg_tmp_80_reg_1678_pp0_it3 or ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) begin
    ap_sig_bdd_227 = (((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & (ap_const_lv1_0 == icmp_reg_1499)) | ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_80_reg_1678_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1713_pp0_it3) & ~(ap_const_lv1_0 == icmp_reg_1499) & ~(ap_const_lv1_0 == tmp_54_reg_1490)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11) begin
    ap_sig_bdd_251 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1709_pp0_it11));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_494 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_60 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_91 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign brmerge1_fu_847_p2 = (or_cond_i_i_fu_843_p2 | tmp_47_reg_1467);

assign brmerge2_fu_671_p2 = (or_cond_i422_i_fu_634_p2 | tmp_44_reg_1453);

assign brmerge3_fu_689_p2 = (or_cond_i422_i_1_fu_648_p2 | tmp_44_reg_1453);

assign brmerge4_fu_707_p2 = (or_cond_i422_i_2_fu_662_p2 | tmp_44_reg_1453);

assign brmerge_fu_889_p2 = (rev_reg_1658 | tmp_84_reg_1697);

assign col_assign_6_t_fu_907_p2 = (tmp_51_reg_1477 - tmp_104_fu_903_p1);

assign col_assign_cast_fu_912_p1 = $signed(x_reg_1744);

assign col_buf_0_val_0_0_fu_951_p3 = ((ap_reg_ppstg_brmerge_reg_1737_pp0_it3[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_90_fu_940_p5);

assign col_buf_0_val_1_0_fu_969_p3 = ((ap_reg_ppstg_brmerge_reg_1737_pp0_it3[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_91_fu_958_p5);

assign col_buf_0_val_2_0_fu_987_p3 = ((ap_reg_ppstg_brmerge_reg_1737_pp0_it3[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_92_fu_976_p5);

assign cols_cast_fu_289_p1 = p_src_cols_V_read;

assign grp_fu_1248_p0 = grp_fu_1248_p00;

assign grp_fu_1248_p00 = ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1825_pp0_it7;

assign grp_fu_1248_p1 = ap_const_lv21_9D8;

assign grp_fu_1255_p0 = grp_fu_1255_p00;

assign grp_fu_1255_p00 = src_kernel_win_0_val_1_1_1_fu_148;

assign grp_fu_1255_p1 = ap_const_lv20_7A1;

assign grp_fu_1262_p0 = grp_fu_1262_p00;

assign grp_fu_1262_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1814_pp0_it6;

assign grp_fu_1262_p1 = ap_const_lv20_5E9;

assign grp_fu_1269_p0 = grp_fu_1269_p00;

assign grp_fu_1269_p00 = src_kernel_win_0_val_2_1_1_fu_156;

assign grp_fu_1269_p1 = ap_const_lv20_5E9;

assign grp_fu_1275_p0 = grp_fu_1275_p00;

assign grp_fu_1275_p00 = src_kernel_win_0_val_0_1_1_fu_140;

assign grp_fu_1275_p1 = ap_const_lv20_5E9;

assign grp_fu_1275_p2 = grp_fu_1275_p20;

assign grp_fu_1275_p20 = p_Val2_17_1_reg_1880;

assign grp_fu_1283_p0 = grp_fu_1283_p00;

assign grp_fu_1283_p00 = src_kernel_win_0_val_2_0_fu_1066_p3;

assign grp_fu_1283_p1 = ap_const_lv20_5E9;

assign grp_fu_1290_p0 = grp_fu_1290_p00;

assign grp_fu_1290_p00 = src_kernel_win_0_val_0_1_lo_reg_1850;

assign grp_fu_1290_p1 = ap_const_lv20_7A1;

assign grp_fu_1290_p2 = grp_fu_1290_p20;

assign grp_fu_1290_p20 = tmp35_reg_1900;

assign grp_fu_1298_p0 = grp_fu_1298_p00;

assign grp_fu_1298_p00 = src_kernel_win_0_val_2_1_fu_152;

assign grp_fu_1298_p1 = ap_const_lv20_7A1;

assign grp_fu_1306_p0 = grp_fu_1306_p00;

assign grp_fu_1306_p00 = ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1820_pp0_it6;

assign grp_fu_1306_p1 = ap_const_lv20_7A1;

assign heightloop_fu_299_p2 = (ap_const_lv13_2 + rows_cast_reg_1331);

assign i_V_fu_389_p2 = (p_014_0_i_reg_263 + ap_const_lv12_1);

assign icmp3_fu_785_p2 = (tmp_100_fu_775_p4 != ap_const_lv11_0? 1'b1: 1'b0);

assign icmp_fu_415_p2 = (tmp_55_fu_405_p4 != ap_const_lv11_0? 1'b1: 1'b0);

assign j_V_fu_769_p2 = (p_027_0_i_reg_274 + ap_const_lv12_1);

assign k_buf_0_val_3_address0 = tmp_89_fu_915_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_1756;

assign k_buf_0_val_3_d1 = p_src_data_stream_V_dout;

assign k_buf_0_val_4_address0 = tmp_89_fu_915_p1;

assign k_buf_0_val_4_address1 = ap_reg_ppstg_k_buf_0_val_4_addr_reg_1762_pp0_it4;

assign k_buf_0_val_5_address0 = tmp_89_fu_915_p1;

assign k_buf_0_val_5_address1 = ap_reg_ppstg_k_buf_0_val_5_addr_reg_1768_pp0_it4;

assign not_carry_fu_1236_p2 = (tmp_110_reg_1920 | p_Result_2_i_i_not_reg_1925);

assign not_tmp_s_fu_321_p2 = (p_src_rows_V_read != ap_const_lv12_1? 1'b1: 1'b0);

assign or_cond_i422_i_1_fu_648_p2 = (tmp_382_1_reg_1543 & rev4_fu_643_p2);

assign or_cond_i422_i_2_fu_662_p2 = (tmp_382_2_reg_1558 & rev5_fu_657_p2);

assign or_cond_i422_i_fu_634_p2 = (tmp_60_reg_1528 & rev3_fu_629_p2);

assign or_cond_i_fu_838_p2 = (icmp_reg_1499 & icmp3_fu_785_p2);

assign or_cond_i_i_fu_843_p2 = (tmp_84_reg_1697 & rev6_reg_1692);

assign p_Result_2_i_i_not_fu_1230_p2 = (tmp_109_fu_1208_p3 ^ ap_const_lv1_1);

assign p_Val2_17_0_1_cast_fu_1154_p1 = p_Val2_17_0_1_reg_1855;

assign p_Val2_17_1_fu_1160_p2 = (tmp28_cast_fu_1157_p1 + p_Val2_17_0_1_cast_fu_1154_p1);

assign p_Val2_1_fu_1181_p2 = (tmp34_cast_fu_1178_p1 + tmp32_reg_1905);

assign p_Val2_2_fu_1186_p4 = {{p_Val2_1_fu_1181_p2[ap_const_lv32_15 : ap_const_lv32_E]}};

assign p_Val2_3_fu_1216_p2 = (p_Val2_2_fu_1186_p4 + tmp_34_i_i_fu_1204_p1);

assign p_anchor_4_1_cast_fu_326_p1 = not_tmp_s_fu_321_p2;

assign p_assign_14_1_fu_491_p2 = ($signed(ap_const_lv13_1FFE) + $signed(tmp_94_cast_fu_380_p1));

assign p_assign_14_2_fu_539_p2 = ($signed(ap_const_lv13_1FFD) + $signed(tmp_94_cast_fu_380_p1));

assign p_assign_15_1_fu_518_p2 = (ap_const_lv13_2 - tmp_94_cast_fu_380_p1);

assign p_assign_15_2_fu_566_p2 = (ap_const_lv13_3 - tmp_94_cast_fu_380_p1);

assign p_assign_3_fu_824_p2 = (ap_const_lv13_1 - tmp_98_cast_fu_760_p1);

assign p_assign_4_fu_870_p2 = ($signed(tmp_50_reg_1472) - $signed(p_p2_i_i_cast_fu_863_p1));

assign p_assign_s_fu_470_p2 = (ap_const_lv13_1 - tmp_94_cast_fu_380_p1);

assign p_dst_data_stream_V_din = ((not_carry_fu_1236_p2[0:0] === 1'b1) ? p_Val2_3_reg_1915 : ap_const_lv8_FF);

assign p_neg391_i_cast_fu_312_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_309_p1));

assign p_p2_i423_i_1_fu_524_p3 = ((tmp_66_fu_510_p3[0:0] === 1'b1) ? p_assign_15_1_fu_518_p2 : p_assign_14_1_fu_491_p2);

assign p_p2_i423_i_2_fu_572_p3 = ((tmp_70_fu_558_p3[0:0] === 1'b1) ? p_assign_15_2_fu_566_p2 : p_assign_14_2_fu_539_p2);

assign p_p2_i423_i_fu_476_p3 = ((tmp_61_fu_462_p3[0:0] === 1'b1) ? p_assign_s_fu_470_p2 : tmp_58_fu_443_p2);

assign p_p2_i_i_cast_fu_863_p1 = $signed(p_p2_i_i_reg_1703);

assign p_p2_i_i_fu_830_p3 = ((tmp_103_fu_816_p3[0:0] === 1'b1) ? p_assign_3_fu_824_p2 : ImagLoc_x_fu_791_p2);

assign rev3_fu_629_p2 = (tmp_59_reg_1523 ^ ap_const_lv1_1);

assign rev4_fu_643_p2 = (tmp_65_reg_1538 ^ ap_const_lv1_1);

assign rev5_fu_657_p2 = (tmp_69_reg_1553 ^ ap_const_lv1_1);

assign rev6_fu_805_p2 = (tmp_101_fu_797_p3 ^ ap_const_lv1_1);

assign rev_fu_725_p2 = (ult_reg_1494 ^ ap_const_lv1_1);

assign row_assign_13_1_t_fu_745_p2 = (p_neg391_i_cast_reg_1441 - tmp_88_fu_740_p3);

assign row_assign_13_2_t_fu_755_p2 = (p_neg391_i_cast_reg_1441 - tmp_99_fu_750_p3);

assign row_assign_s_fu_735_p2 = (p_neg391_i_cast_reg_1441 - tmp_78_fu_730_p3);

assign rows_cast_fu_285_p1 = p_src_rows_V_read;

assign sel_tmp1_fu_893_p2 = (tmp_86_reg_1722 & sel_tmp9_reg_1732);

assign sel_tmp9_fu_883_p2 = (brmerge1_fu_847_p2 ^ ap_const_lv1_1);

assign sel_tmp_fu_875_p3 = ((brmerge1_fu_847_p2[0:0] === 1'b1) ? ImagLoc_x_cast_mux_cast_fu_859_p1 : p_assign_4_fu_870_p2);

assign src_kernel_win_0_val_0_0_fu_1038_p3 = ((tmp_57_reg_1516[0:0] === 1'b1) ? tmp_97_fu_1030_p5 : col_buf_0_val_0_0_reg_1779);

assign src_kernel_win_0_val_1_0_fu_1052_p3 = ((tmp_57_reg_1516[0:0] === 1'b1) ? tmp_102_fu_1044_p5 : col_buf_0_val_1_0_reg_1792);

assign src_kernel_win_0_val_2_0_fu_1066_p3 = ((tmp_57_reg_1516[0:0] === 1'b1) ? tmp_105_fu_1058_p5 : col_buf_0_val_2_0_reg_1800);

assign tmp28_cast_fu_1157_p1 = tmp28_reg_1860;

assign tmp34_cast_fu_1178_p1 = tmp34_reg_1910;

assign tmp_100_fu_775_p4 = {{p_027_0_i_reg_274[ap_const_lv32_B : ap_const_lv32_1]}};

assign tmp_101_fu_797_p3 = ImagLoc_x_fu_791_p2[ap_const_lv32_C];

assign tmp_103_fu_816_p3 = ImagLoc_x_fu_791_p2[ap_const_lv32_C];

assign tmp_104_fu_903_p1 = x_fu_897_p3[1:0];

assign tmp_108_cast_fu_364_p1 = tmp_49_fu_357_p3;

assign tmp_108_fu_1196_p3 = p_Val2_1_fu_1181_p2[ap_const_lv32_D];

assign tmp_109_fu_1208_p3 = p_Val2_1_fu_1181_p2[ap_const_lv32_15];

assign tmp_34_i_i_fu_1204_p1 = tmp_108_fu_1196_p3;

assign tmp_356_1_fu_426_p2 = (p_014_0_i_reg_263 == ap_const_lv12_0? 1'b1: 1'b0);

assign tmp_356_2_fu_432_p2 = (p_014_0_i_reg_263 == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_382_1_fu_505_p2 = ($signed(p_assign_14_1_fu_491_p2) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_382_2_fu_553_p2 = ($signed(p_assign_14_2_fu_539_p2) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_392_1_fu_653_p2 = ($signed(p_p2_i423_i_1_reg_1548) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_392_2_fu_667_p2 = ($signed(p_p2_i423_i_2_reg_1563) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_394_cast_fu_342_p1 = tmp_45_fu_335_p3;

assign tmp_43_fu_293_p2 = (tmp_s_reg_252 ^ ap_const_lv1_1);

assign tmp_44_fu_330_p2 = (p_src_rows_V_read == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_45_fu_335_p3 = {{p_src_rows_V_read}, {ap_const_lv1_0}};

assign tmp_46_fu_346_p2 = (ap_const_lv14_2 + tmp_394_cast_fu_342_p1);

assign tmp_47_fu_352_p2 = (p_src_cols_V_read == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_48_fu_318_p1 = p_src_cols_V_read[1:0];

assign tmp_49_fu_357_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};

assign tmp_50_fu_368_p2 = ($signed(ap_const_lv14_3FFE) + $signed(tmp_108_cast_fu_364_p1));

assign tmp_51_fu_374_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_48_fu_318_p1));

assign tmp_52_fu_384_p2 = (tmp_94_cast_fu_380_p1 < heightloop_reg_1431? 1'b1: 1'b0);

assign tmp_54_fu_395_p2 = (p_014_0_i_reg_263 < p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_55_fu_405_p4 = {{p_014_0_i_reg_263[ap_const_lv32_B : ap_const_lv32_1]}};

assign tmp_56_fu_421_p2 = (p_anchor_4_1_cast_reg_1448 == tmp_94_cast_fu_380_p1? 1'b1: 1'b0);

assign tmp_57_fu_438_p2 = (p_014_0_i_reg_263 > p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_58_fu_443_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_94_cast_fu_380_p1));

assign tmp_60_fu_457_p2 = ($signed(tmp_58_fu_443_p2) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_61_fu_462_p3 = tmp_58_fu_443_p2[ap_const_lv32_C];

assign tmp_62_fu_639_p2 = ($signed(p_p2_i423_i_reg_1533) < $signed(rows_cast_reg_1331)? 1'b1: 1'b0);

assign tmp_63_fu_484_p1 = tmp_46_reg_1460[1:0];

assign tmp_64_fu_487_p1 = p_p2_i423_i_fu_476_p3[1:0];

assign tmp_66_fu_510_p3 = p_assign_14_1_fu_491_p2[ap_const_lv32_C];

assign tmp_67_fu_532_p1 = tmp_46_reg_1460[1:0];

assign tmp_68_fu_535_p1 = p_p2_i423_i_1_fu_524_p3[1:0];

assign tmp_70_fu_558_p3 = p_assign_14_2_fu_539_p2[ap_const_lv32_C];

assign tmp_71_fu_580_p1 = tmp_46_reg_1460[1:0];

assign tmp_72_fu_583_p1 = p_p2_i423_i_2_fu_572_p3[1:0];

assign tmp_73_fu_587_p1 = tmp_58_fu_443_p2[1:0];

assign tmp_74_fu_676_p3 = ((or_cond_i422_i_fu_634_p2[0:0] === 1'b1) ? tmp_73_reg_1568 : ap_const_lv2_0);

assign tmp_75_fu_591_p1 = p_p2_i423_i_fu_476_p3[1:0];

assign tmp_76_fu_595_p2 = (tmp_63_fu_484_p1 - tmp_64_fu_487_p1);

assign tmp_77_fu_683_p3 = ((tmp_62_fu_639_p2[0:0] === 1'b1) ? tmp_75_reg_1573 : tmp_76_reg_1578);

assign tmp_78_fu_730_p3 = ((brmerge2_reg_1613[0:0] === 1'b1) ? tmp_74_reg_1618 : tmp_77_reg_1623);

assign tmp_79_fu_601_p1 = p_assign_14_1_fu_491_p2[1:0];

assign tmp_80_fu_764_p2 = (tmp_98_cast_fu_760_p1 < widthloop_reg_1436? 1'b1: 1'b0);

assign tmp_82_fu_694_p3 = ((or_cond_i422_i_1_fu_648_p2[0:0] === 1'b1) ? tmp_79_reg_1583 : ap_const_lv2_0);

assign tmp_83_fu_605_p1 = p_p2_i423_i_1_fu_524_p3[1:0];

assign tmp_84_fu_811_p2 = ($signed(ImagLoc_x_fu_791_p2) < $signed(cols_cast_reg_1342)? 1'b1: 1'b0);

assign tmp_85_fu_609_p2 = (tmp_67_fu_532_p1 - tmp_68_fu_535_p1);

assign tmp_86_fu_866_p2 = ($signed(p_p2_i_i_reg_1703) < $signed(cols_cast_reg_1342)? 1'b1: 1'b0);

assign tmp_87_fu_701_p3 = ((tmp_392_1_fu_653_p2[0:0] === 1'b1) ? tmp_83_reg_1588 : tmp_85_reg_1593);

assign tmp_88_fu_740_p3 = ((brmerge3_reg_1628[0:0] === 1'b1) ? tmp_82_reg_1633 : tmp_87_reg_1638);

assign tmp_89_fu_915_p1 = $unsigned(col_assign_cast_fu_912_p1);

assign tmp_93_fu_615_p1 = p_assign_14_2_fu_539_p2[1:0];

assign tmp_94_cast_fu_380_p1 = p_014_0_i_reg_263;

assign tmp_94_fu_712_p3 = ((or_cond_i422_i_2_fu_662_p2[0:0] === 1'b1) ? tmp_93_reg_1598 : ap_const_lv2_0);

assign tmp_95_fu_619_p1 = p_p2_i423_i_2_fu_572_p3[1:0];

assign tmp_96_fu_623_p2 = (tmp_71_fu_580_p1 - tmp_72_fu_583_p1);

assign tmp_98_cast_fu_760_p1 = p_027_0_i_reg_274;

assign tmp_98_fu_719_p3 = ((tmp_392_2_fu_667_p2[0:0] === 1'b1) ? tmp_95_reg_1603 : tmp_96_reg_1608);

assign tmp_99_fu_750_p3 = ((brmerge4_reg_1643[0:0] === 1'b1) ? tmp_94_reg_1648 : tmp_98_reg_1653);

assign tmp_fu_309_p1 = p_src_rows_V_read[1:0];

assign tmp_s_phi_fu_256_p4 = tmp_s_reg_252;

assign ult_fu_400_p2 = (p_014_0_i_reg_263 < p_src_rows_V_read? 1'b1: 1'b0);

assign widthloop_fu_304_p2 = (ap_const_lv13_2 + cols_cast_reg_1342);

assign x_fu_897_p3 = ((sel_tmp1_fu_893_p2[0:0] === 1'b1) ? p_p2_i_i_cast_reg_1717 : sel_tmp_reg_1727);
always @ (posedge ap_clk) begin
    rows_cast_reg_1331[12] <= 1'b0;
    cols_cast_reg_1342[12] <= 1'b0;
    p_anchor_4_1_cast_reg_1448[12:1] <= 12'b000000000000;
    tmp_46_reg_1460[0] <= 1'b0;
    tmp_50_reg_1472[0] <= 1'b0;
end



endmodule //canny_Filter2D_1

