
*** Running vivado
    with args -log IO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IO.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source IO.tcl -notrace
Command: synth_design -top IO -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IO' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sha256d' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:49]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
WARNING: [Synth 8-614] signal 'HV' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'words' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'T1' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'T2' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'hash_step_counter_int_val' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'W' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'currentstate' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'sha256' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:49]
INFO: [Synth 8-638] synthesizing module 'sha256__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:49]
	Parameter SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-614] signal 'HV' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'words' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'T1' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'T2' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'hash_step_counter_int_val' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'W' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:114]
WARNING: [Synth 8-614] signal 'currentstate' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'sha256__parameterized0' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sha256d' (3#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IO' (4#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.281 ; gain = 56.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.281 ; gain = 56.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.281 ; gain = 56.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1164.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
Finished Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1391.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1391.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                         00000001 |                              111
                 waiting |                         00000100 |                              000
              preprocess |                         00000010 |                              001
               words_ass |                         00100000 |                              010
              t_1_2_calc |                         10000000 |                              011
          hash_calc_step |                         01000000 |                              100
                 hv_calc |                         00010000 |                              101
                finished |                         00001000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256'
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[7]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[6]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[5]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[4]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[3]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[2]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[1]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[0]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[7]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[6]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[5]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[4]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[3]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[2]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[1]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[0]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'T1_reg' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'T2_reg' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                         00000001 |                              111
                 waiting |                         00000100 |                              000
              preprocess |                         00000010 |                              001
               words_ass |                         00100000 |                              010
              t_1_2_calc |                         10000000 |                              011
          hash_calc_step |                         01000000 |                              100
                 hv_calc |                         00010000 |                              101
                finished |                         00001000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[7]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[6]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[5]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[4]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[3]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[2]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[1]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'HV_reg[0]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[7]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[6]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[5]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[4]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[3]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[2]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[1]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'words_reg[0]' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'T1_reg' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'T2_reg' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              110
                 waiting |                          0000100 |                              000
                  round1 |                          0000010 |                              001
           waitinground1 |                          1000000 |                              010
                  round2 |                          0100000 |                              011
           waitinground2 |                          0010000 |                              100
                finished |                          0001000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 22    
	   4 Input   32 Bit       Adders := 96    
	   2 Input    7 Bit       Adders := 4     
+---XORs : 
	   3 Input     32 Bit         XORs := 198   
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 32    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design sha256__GB0 has an empty top module
WARNING: [Synth 8-3330] design sha256__GB1 has an empty top module
WARNING: [Synth 8-3330] design sha256__GB2 has an empty top module
WARNING: [Synth 8-3330] design sha256__GB3 has an empty top module
WARNING: [Synth 8-3330] design sha256__parameterized0__GB0 has an empty top module
WARNING: [Synth 8-3330] design sha256__parameterized0__GB1 has an empty top module
WARNING: [Synth 8-3330] design sha256__parameterized0__GB2 has an empty top module
WARNING: [Synth 8-3330] design sha256__parameterized0__GB3 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256      | K[63]      | 64x32         | LUT            | 
|sha256      | K[63]      | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (7193.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   104|
|3     |LUT2   |   616|
|4     |LUT3   |    74|
|5     |LUT4   |   335|
|6     |LUT5   |    46|
|7     |LUT6   |    74|
|8     |FDRE   |    50|
|9     |LD     |   576|
|10    |IBUF   |     1|
|11    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1391.535 ; gain = 283.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:08 . Memory (MB): peak = 1391.535 ; gain = 56.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1391.535 ; gain = 283.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1391.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'IO' is not ideal for floorplanning, since the cellview 'sha256__parameterized0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  LD => LDCE: 576 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1391.535 ; gain = 283.527
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1/IO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IO_utilization_synth.rpt -pb IO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 18 02:09:55 2021...
