```verilog
// 4-Bit Binary Up Counter
// Synchronous Active-High Reset

module binary_counter_4bit (
    input        clk,
    input        reset,
    output reg [3:0] count
);

    always @(posedge clk) begin
        if (reset)
            count <= 4'b0000;
        else
            count <= count + 1'b1;
    end

endmodule
```
