module fa(a, b, ci, s) ;
//full adder without carry-out
	input a, b, ci ; 
	output s;

	wire w0_s ;

	_xor2 U0_xor2(.a(a), .b(b), .y(w0_s)) ;
	_xor2 U1_xor2(.a(w0_s), .b(ci), .y(s)) ;

endmodule