{
  "design": {
    "design_info": {
      "boundary_crc": "0x918CC2E392DF4436",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../manuscript_falcon_1024.gen/sources_1/bd/design_verify_raw",
      "name": "design_verify_raw",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "verify_raw_0": ""
    },
    "interface_ports": {
      "ap_ctrl_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:acc_handshake:1.0",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0",
        "port_maps": {
          "start": {
            "physical_name": "ap_ctrl_0_start",
            "direction": "I"
          },
          "done": {
            "physical_name": "ap_ctrl_0_done",
            "direction": "O"
          },
          "idle": {
            "physical_name": "ap_ctrl_0_idle",
            "direction": "O"
          },
          "ready": {
            "physical_name": "ap_ctrl_0_ready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ap_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_verify_raw_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_return_0": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ap_rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "c0_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "h_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "logn_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "s2_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "tmp_0": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "tmp_ap_vld_0": {
        "direction": "O"
      }
    },
    "components": {
      "verify_raw_0": {
        "vlnv": "Duy_Nguyen:Falcon_Verify:verify_raw:2.0",
        "ip_revision": "2114179649",
        "xci_name": "design_verify_raw_verify_raw_0_0",
        "xci_path": "ip\\design_verify_raw_verify_raw_0_0\\design_verify_raw_verify_raw_0_0.xci",
        "inst_hier_path": "verify_raw_0"
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl_0",
          "verify_raw_0/ap_ctrl"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk_0",
          "verify_raw_0/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "ap_rst_0",
          "verify_raw_0/ap_rst"
        ]
      },
      "c0_0_1": {
        "ports": [
          "c0_0",
          "verify_raw_0/c0"
        ]
      },
      "h_0_1": {
        "ports": [
          "h_0",
          "verify_raw_0/h"
        ]
      },
      "logn_0_1": {
        "ports": [
          "logn_0",
          "verify_raw_0/logn"
        ]
      },
      "s2_0_1": {
        "ports": [
          "s2_0",
          "verify_raw_0/s2"
        ]
      },
      "verify_raw_0_ap_return": {
        "ports": [
          "verify_raw_0/ap_return",
          "ap_return_0"
        ]
      },
      "verify_raw_0_tmp": {
        "ports": [
          "verify_raw_0/tmp",
          "tmp_0"
        ]
      },
      "verify_raw_0_tmp_ap_vld": {
        "ports": [
          "verify_raw_0/tmp_ap_vld",
          "tmp_ap_vld_0"
        ]
      }
    }
  }
}