{'out': {'CDeps': [[[], [], ['reset']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']]],
         'CLines': [[None, None, '12:C'],
                    [None, None, '12:C', '14:C'],
                    [None, None, '12:C', '14:C']],
         'Clocked': True,
         'DDeps': [[], ['out', 'out', 'out'], ['data']],
         'DLines': ['13:D', '17:D', '15:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb3c834ecd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb3c83a6f50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb3c83bd6d0>]}}
