# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name arr_load_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_load_5 \
    op interface \
    ports { arr_load_5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name arr_1_load_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_load_5 \
    op interface \
    ports { arr_1_load_5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name arr_3_load_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3_load_4 \
    op interface \
    ports { arr_3_load_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name add11813_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add11813_reload \
    op interface \
    ports { add11813_reload { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name arr_load_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_load_4 \
    op interface \
    ports { arr_load_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name arr_2_load_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2_load_4 \
    op interface \
    ports { arr_2_load_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name mul211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul211 \
    op interface \
    ports { mul211 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name mul202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul202 \
    op interface \
    ports { mul202 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name mul254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul254 \
    op interface \
    ports { mul254 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name mul262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul262 \
    op interface \
    ports { mul262 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name mul3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul3 \
    op interface \
    ports { mul3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name mul246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul246 \
    op interface \
    ports { mul246 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name mul6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul6 \
    op interface \
    ports { mul6 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name mul325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul325 \
    op interface \
    ports { mul325 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name mul318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul318 \
    op interface \
    ports { mul318 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name mul5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul5 \
    op interface \
    ports { mul5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name mul369 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul369 \
    op interface \
    ports { mul369 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name mul360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul360 \
    op interface \
    ports { mul360 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name mul344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul344 \
    op interface \
    ports { mul344 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name mul353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul353 \
    op interface \
    ports { mul353 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name mul299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul299 \
    op interface \
    ports { mul299 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name mul290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul290 \
    op interface \
    ports { mul290 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name mul4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul4 \
    op interface \
    ports { mul4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name mul229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul229 \
    op interface \
    ports { mul229 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name mul237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul237 \
    op interface \
    ports { mul237 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name mul221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul221 \
    op interface \
    ports { mul221 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name add371_129_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add371_129_out \
    op interface \
    ports { add371_129_out { O 64 vector } add371_129_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name add239_127_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add239_127_out \
    op interface \
    ports { add239_127_out { O 64 vector } add239_127_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name add301_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add301_125_out \
    op interface \
    ports { add301_125_out { O 64 vector } add301_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name add21323_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add21323_out \
    op interface \
    ports { add21323_out { O 64 vector } add21323_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name add33720_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add33720_out \
    op interface \
    ports { add33720_out { O 64 vector } add33720_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name add27418_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add27418_out \
    op interface \
    ports { add27418_out { O 64 vector } add27418_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 64 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName fiat_25519_carry_square_flow_control_loop_pipe_sequential_init_U
set CompName fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix fiat_25519_carry_square_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


