Analysis & Elaboration report for part6
Tue Oct 18 09:07:01 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Oct 18 09:07:01 2016       ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                 ; part6                                       ;
; Top-level Entity Name         ; part6                                       ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part6              ; part6              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Oct 18 09:06:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 7 design units, including 7 entities, in source file part6.v
    Info (12023): Found entity 1: part6 File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 1
    Info (12023): Found entity 2: reset File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 40
    Info (12023): Found entity 3: mux_2bit_6to1 File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 48
    Info (12023): Found entity 4: char_7_seg_display File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 58
    Info (12023): Found entity 5: delay_1s File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 71
    Info (12023): Found entity 6: counter_4bit File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 94
    Info (12023): Found entity 7: toggle File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at part6.v(9): created implicit net for "R" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(9): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(10): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 10
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(11): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 11
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(19): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(20): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 20
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(22): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(23): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(25): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(26): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(28): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(29): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 29
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(31): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(32): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 32
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(34): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at part6.v(35): instance has no name File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 35
Info (12127): Elaborating entity "part6" for the top level hierarchy
Info (12128): Elaborating entity "reset" for hierarchy "reset:comb_3" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 9
Info (12128): Elaborating entity "delay_1s" for hierarchy "delay_1s:comb_4" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 10
Warning (10230): Verilog HDL assignment warning at part6.v(87): truncated value with size 32 to match size of target (26) File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 87
Info (12128): Elaborating entity "counter_4bit" for hierarchy "counter_4bit:comb_5" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 11
Info (12128): Elaborating entity "toggle" for hierarchy "counter_4bit:comb_5|toggle:u0" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 98
Info (12128): Elaborating entity "mux_2bit_6to1" for hierarchy "mux_2bit_6to1:comb_8" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 19
Info (12128): Elaborating entity "char_7_seg_display" for hierarchy "char_7_seg_display:comb_9" File: C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v Line: 20
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 875 megabytes
    Info: Processing ended: Tue Oct 18 09:07:01 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:31


