Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 10:23:34 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topBrain_control_sets_placed.rpt
| Design       : topBrain
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             116 |           50 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | matrixReloaded/eqOp        | matrixReloaded/r1[4]_i_1_n_0     |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG |                            |                                  |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | matrixReloaded/stateSwitch | matrixReloaded/floCh3[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | matrixReloaded/eqOp        | matrixReloaded/r3[7]_i_1_n_0     |               17 |             31 |         1.82 |
|  CLK_IBUF_BUFG | matrixReloaded/eqOp        | matrixReloaded/r0[7]_i_1_n_0     |               15 |             31 |         2.07 |
|  CLK_IBUF_BUFG | matrixReloaded/stateSwitch |                                  |               21 |             56 |         2.67 |
|  CLK_IBUF_BUFG | matrixReloaded/eqOp        |                                  |               29 |             60 |         2.07 |
+----------------+----------------------------+----------------------------------+------------------+----------------+--------------+


