// Seed: 1561438319
module module_0 (
    output uwire id_0
    , id_9,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output supply0 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7
);
  assign id_4 = id_7;
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8
    , id_13,
    input tri1 id_9,
    input tri id_10,
    input wand id_11
);
  if (1 <= 1) begin : LABEL_0
    assign id_5 = 1;
  end else begin : LABEL_0
    for (id_14 = 1; id_11; id_0 = id_1) begin : LABEL_0
      wire id_15;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_14,
      id_5,
      id_0,
      id_7,
      id_4
  );
endmodule
