{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702322378224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702322378232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:19:37 2023 " "Processing started: Mon Dec 11 20:19:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702322378232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322378232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322378232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702322379014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702322379014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/tb_ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGBANK " "Found entity 1: REGBANK" {  } { { "REGBANK.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/REGBANK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Gen " "Found entity 1: Imm_Gen" {  } { { "Imm_Gen.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/Imm_Gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arom.sv 1 1 " "Found 1 design units, including 1 entities, in source file arom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aROM " "Found entity 1: aROM" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALUcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702322388967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322388967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_mux core.sv(119) " "Verilog HDL Implicit Net warning at core.sv(119): created implicit net for \"sel_mux\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322388968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idatas2 core.sv(123) " "Verilog HDL Implicit Net warning at core.sv(123): created implicit net for \"idatas2\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322388968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idatas1 core.sv(130) " "Verilog HDL Implicit Net warning at core.sv(130): created implicit net for \"idatas1\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322388968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702322389027 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iaddr core.sv(17) " "Output port \"iaddr\" at core.sv(17) has no driver" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702322389031 "|core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d_rw core.sv(19) " "Output port \"d_rw\" at core.sv(19) has no driver" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702322389031 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGBANK REGBANK:REGBANK_inst " "Elaborating entity \"REGBANK\" for hierarchy \"REGBANK:REGBANK_inst\"" {  } { { "core.sv" "REGBANK_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Gen Imm_Gen:Imm_Gen_inst " "Elaborating entity \"Imm_Gen\" for hierarchy \"Imm_Gen:Imm_Gen_inst\"" {  } { { "core.sv" "Imm_Gen_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_2to1_inst1 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_2to1_inst1\"" {  } { { "core.sv" "mux_2to1_inst1" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_4to1_inst1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_4to1_inst1\"" {  } { { "core.sv" "mux_4to1_inst1" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUcontrol_inst " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUcontrol_inst\"" {  } { { "core.sv" "ALUcontrol_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "core.sv" "ALU_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389086 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): converting signed shift amount to unsigned" {  } { { "ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALU.sv" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702322389088 "|core|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(36) " "Verilog HDL assignment warning at ALU.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALU.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702322389088 "|core|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "core.sv" "control_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumador_inst2 " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumador_inst2\"" {  } { { "core.sv" "sumador_inst2" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "core.sv" "PC_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322389103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702322389837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[0\] GND " "Pin \"iaddr\[0\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[1\] GND " "Pin \"iaddr\[1\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[2\] GND " "Pin \"iaddr\[2\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[3\] GND " "Pin \"iaddr\[3\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[4\] GND " "Pin \"iaddr\[4\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[5\] GND " "Pin \"iaddr\[5\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[6\] GND " "Pin \"iaddr\[6\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[7\] GND " "Pin \"iaddr\[7\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[8\] GND " "Pin \"iaddr\[8\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iaddr\[9\] GND " "Pin \"iaddr\[9\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|iaddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[0\] GND " "Pin \"ddata_w\[0\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[1\] GND " "Pin \"ddata_w\[1\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[2\] GND " "Pin \"ddata_w\[2\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[3\] GND " "Pin \"ddata_w\[3\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[4\] GND " "Pin \"ddata_w\[4\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[5\] GND " "Pin \"ddata_w\[5\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[6\] GND " "Pin \"ddata_w\[6\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[7\] GND " "Pin \"ddata_w\[7\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[8\] GND " "Pin \"ddata_w\[8\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[9\] GND " "Pin \"ddata_w\[9\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[10\] GND " "Pin \"ddata_w\[10\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[11\] GND " "Pin \"ddata_w\[11\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[12\] GND " "Pin \"ddata_w\[12\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[13\] GND " "Pin \"ddata_w\[13\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[14\] GND " "Pin \"ddata_w\[14\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[15\] GND " "Pin \"ddata_w\[15\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[16\] GND " "Pin \"ddata_w\[16\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[17\] GND " "Pin \"ddata_w\[17\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[18\] GND " "Pin \"ddata_w\[18\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[19\] GND " "Pin \"ddata_w\[19\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[20\] GND " "Pin \"ddata_w\[20\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[21\] GND " "Pin \"ddata_w\[21\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[22\] GND " "Pin \"ddata_w\[22\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[23\] GND " "Pin \"ddata_w\[23\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[24\] GND " "Pin \"ddata_w\[24\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[25\] GND " "Pin \"ddata_w\[25\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[26\] GND " "Pin \"ddata_w\[26\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[27\] GND " "Pin \"ddata_w\[27\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[28\] GND " "Pin \"ddata_w\[28\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[29\] GND " "Pin \"ddata_w\[29\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[30\] GND " "Pin \"ddata_w\[30\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddata_w\[31\] GND " "Pin \"ddata_w\[31\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|ddata_w[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_rw GND " "Pin \"d_rw\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|d_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemRead GND " "Pin \"MemRead\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|MemRead"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[0\] GND " "Pin \"cableALUmux\[0\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[1\] GND " "Pin \"cableALUmux\[1\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[3\] GND " "Pin \"cableALUmux\[3\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[4\] GND " "Pin \"cableALUmux\[4\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[5\] GND " "Pin \"cableALUmux\[5\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[6\] GND " "Pin \"cableALUmux\[6\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[7\] GND " "Pin \"cableALUmux\[7\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[8\] GND " "Pin \"cableALUmux\[8\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[9\] GND " "Pin \"cableALUmux\[9\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[10\] GND " "Pin \"cableALUmux\[10\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[11\] GND " "Pin \"cableALUmux\[11\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[12\] GND " "Pin \"cableALUmux\[12\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[13\] GND " "Pin \"cableALUmux\[13\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[14\] GND " "Pin \"cableALUmux\[14\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[15\] GND " "Pin \"cableALUmux\[15\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[16\] GND " "Pin \"cableALUmux\[16\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[17\] GND " "Pin \"cableALUmux\[17\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[18\] GND " "Pin \"cableALUmux\[18\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[19\] GND " "Pin \"cableALUmux\[19\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[20\] GND " "Pin \"cableALUmux\[20\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[21\] GND " "Pin \"cableALUmux\[21\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[22\] GND " "Pin \"cableALUmux\[22\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[23\] GND " "Pin \"cableALUmux\[23\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[24\] GND " "Pin \"cableALUmux\[24\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[25\] GND " "Pin \"cableALUmux\[25\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[26\] GND " "Pin \"cableALUmux\[26\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[27\] GND " "Pin \"cableALUmux\[27\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[28\] GND " "Pin \"cableALUmux\[28\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[29\] GND " "Pin \"cableALUmux\[29\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[30\] GND " "Pin \"cableALUmux\[30\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cableALUmux\[31\] GND " "Pin \"cableALUmux\[31\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|cableALUmux[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[0\] GND " "Pin \"PC_rom\[0\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[1\] GND " "Pin \"PC_rom\[1\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[3\] GND " "Pin \"PC_rom\[3\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[4\] GND " "Pin \"PC_rom\[4\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[5\] GND " "Pin \"PC_rom\[5\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[6\] GND " "Pin \"PC_rom\[6\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[7\] GND " "Pin \"PC_rom\[7\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[8\] GND " "Pin \"PC_rom\[8\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[9\] GND " "Pin \"PC_rom\[9\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[10\] GND " "Pin \"PC_rom\[10\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[11\] GND " "Pin \"PC_rom\[11\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[12\] GND " "Pin \"PC_rom\[12\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[13\] GND " "Pin \"PC_rom\[13\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[14\] GND " "Pin \"PC_rom\[14\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[15\] GND " "Pin \"PC_rom\[15\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[16\] GND " "Pin \"PC_rom\[16\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[17\] GND " "Pin \"PC_rom\[17\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[18\] GND " "Pin \"PC_rom\[18\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[19\] GND " "Pin \"PC_rom\[19\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[20\] GND " "Pin \"PC_rom\[20\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[21\] GND " "Pin \"PC_rom\[21\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[22\] GND " "Pin \"PC_rom\[22\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[23\] GND " "Pin \"PC_rom\[23\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[24\] GND " "Pin \"PC_rom\[24\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[25\] GND " "Pin \"PC_rom\[25\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[26\] GND " "Pin \"PC_rom\[26\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[27\] GND " "Pin \"PC_rom\[27\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[28\] GND " "Pin \"PC_rom\[28\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[29\] GND " "Pin \"PC_rom\[29\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[30\] GND " "Pin \"PC_rom\[30\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_rom\[31\] GND " "Pin \"PC_rom\[31\]\" is stuck at GND" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702322389847 "|core|PC_rom[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702322389847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702322389926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702322390630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702322390630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[0\] " "No output dependent on input pin \"ddata_r\[0\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[1\] " "No output dependent on input pin \"ddata_r\[1\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[2\] " "No output dependent on input pin \"ddata_r\[2\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[3\] " "No output dependent on input pin \"ddata_r\[3\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[4\] " "No output dependent on input pin \"ddata_r\[4\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[5\] " "No output dependent on input pin \"ddata_r\[5\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[6\] " "No output dependent on input pin \"ddata_r\[6\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[7\] " "No output dependent on input pin \"ddata_r\[7\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[8\] " "No output dependent on input pin \"ddata_r\[8\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[9\] " "No output dependent on input pin \"ddata_r\[9\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[10\] " "No output dependent on input pin \"ddata_r\[10\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[11\] " "No output dependent on input pin \"ddata_r\[11\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[12\] " "No output dependent on input pin \"ddata_r\[12\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[13\] " "No output dependent on input pin \"ddata_r\[13\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[14\] " "No output dependent on input pin \"ddata_r\[14\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[15\] " "No output dependent on input pin \"ddata_r\[15\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[16\] " "No output dependent on input pin \"ddata_r\[16\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[17\] " "No output dependent on input pin \"ddata_r\[17\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[18\] " "No output dependent on input pin \"ddata_r\[18\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[19\] " "No output dependent on input pin \"ddata_r\[19\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[20\] " "No output dependent on input pin \"ddata_r\[20\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[21\] " "No output dependent on input pin \"ddata_r\[21\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[22\] " "No output dependent on input pin \"ddata_r\[22\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[23\] " "No output dependent on input pin \"ddata_r\[23\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[24\] " "No output dependent on input pin \"ddata_r\[24\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[25\] " "No output dependent on input pin \"ddata_r\[25\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[26\] " "No output dependent on input pin \"ddata_r\[26\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[27\] " "No output dependent on input pin \"ddata_r\[27\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[28\] " "No output dependent on input pin \"ddata_r\[28\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[29\] " "No output dependent on input pin \"ddata_r\[29\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[30\] " "No output dependent on input pin \"ddata_r\[30\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ddata_r\[31\] " "No output dependent on input pin \"ddata_r\[31\]\"" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702322390715 "|core|ddata_r[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702322390715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702322390717 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702322390717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702322390717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702322390717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702322390767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:19:50 2023 " "Processing ended: Mon Dec 11 20:19:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702322390767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702322390767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702322390767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702322390767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702322392841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702322392843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:19:51 2023 " "Processing started: Mon Dec 11 20:19:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702322392843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702322392843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702322392843 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1702322393042 ""}
{ "Info" "0" "" "Project  = procesador" {  } {  } 0 0 "Project  = procesador" 0 0 "Fitter" 0 0 1702322393042 ""}
{ "Info" "0" "" "Revision = procesador" {  } {  } 0 0 "Revision = procesador" 0 0 "Fitter" 0 0 1702322393042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702322393123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702322393124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "procesador EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"procesador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702322393133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702322393196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702322393196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702322393597 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702322393606 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702322394600 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702322394600 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702322394603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702322394603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702322394603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702322394603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702322394603 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702322394603 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702322394606 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "143 143 " "No exact pin location assignment(s) for 143 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702322395400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702322395641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702322395641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702322395642 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1702322395643 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702322395643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702322395919 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702322395919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702322395919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702322395920 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702322395921 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702322395921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702322395921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702322395922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702322395939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702322395939 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702322395939 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "143 unused 2.5V 34 109 0 " "Number of I/O pins in group: 143 (unused VREF, 2.5V VCCIO, 34 input, 109 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702322395942 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702322395942 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702322395942 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702322395943 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702322395943 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702322395943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702322396175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702322396180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702322398440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702322398709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702322398834 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702322400611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702322400611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702322401120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y61 X22_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73" {  } { { "loc" "" { Generic "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73"} { { 12 { 0 ""} 11 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702322405163 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702322405163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702322405351 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702322405351 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702322405351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702322405353 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702322405487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702322405499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702322405773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702322405773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702322406026 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702322406650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/output_files/procesador.fit.smsg " "Generated suppressed messages file C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/output_files/procesador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702322407348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6021 " "Peak virtual memory: 6021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702322407655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:20:07 2023 " "Processing ended: Mon Dec 11 20:20:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702322407655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702322407655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702322407655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702322407655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702322409016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702322409020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:20:08 2023 " "Processing started: Mon Dec 11 20:20:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702322409020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702322409020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702322409020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702322409443 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702322412141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702322412255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702322412725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:20:12 2023 " "Processing ended: Mon Dec 11 20:20:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702322412725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702322412725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702322412725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702322412725 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702322413388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702322414604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702322414606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:20:13 2023 " "Processing started: Mon Dec 11 20:20:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702322414606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322414606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta procesador -c procesador " "Command: quartus_sta procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322414606 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1702322414842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415807 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702322415807 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415807 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415808 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415808 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1702322415809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702322415820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702322415842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322415844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322415844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLK  " "   -3.000              -4.285 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322415844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702322415850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322415868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702322416278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLK  " "   -3.000              -4.285 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416281 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702322416285 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702322416362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.093 CLK  " "   -3.000              -4.093 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702322416365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702322416879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:20:16 2023 " "Processing ended: Mon Dec 11 20:20:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702322416879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702322416879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702322416879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322416879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702322418229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702322418232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:20:17 2023 " "Processing started: Mon Dec 11 20:20:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702322418232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702322418232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702322418233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702322419151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_85c_slow.vo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_85c_slow.vo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_0c_slow.vo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_0c_slow.vo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_min_1200mv_0c_fast.vo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_min_1200mv_0c_fast.vo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador.vo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador.vo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_85c_v_slow.sdo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_7_1200mv_0c_v_slow.sdo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_min_1200mv_0c_v_fast.sdo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador_v.sdo C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/ simulation " "Generated file procesador_v.sdo in folder \"C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702322419445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702322419510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:20:19 2023 " "Processing ended: Mon Dec 11 20:20:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702322419510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702322419510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702322419510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702322419510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702322420164 ""}
