Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/LDLabFinalProject/clock_dividerTest_isim_beh.exe -prj D:/LDLabFinalProject/clock_dividerTest_beh.prj work.clock_dividerTest work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/LDLabFinalProject/clock_divider.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/clock_dividerTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_divider
Compiling module clock_dividerTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/LDLabFinalProject/clock_dividerTest_isim_beh.exe
Fuse Memory Usage: 28300 KB
Fuse CPU Usage: 436 ms
