{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696270428632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696270428633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:13:48 2023 " "Processing started: Mon Oct  2 15:13:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696270428633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270428633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270428633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696270429254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696270429255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(499) " "Verilog HDL Module Instantiation warning at mainmodule.v(499): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696270434311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270434317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696270434525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower18clockdivider binpower18clockdivider:clkdiv_0 " "Elaborating entity \"binpower18clockdivider\" for hierarchy \"binpower18clockdivider:clkdiv_0\"" {  } { { "mainmodule.v" "clkdiv_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower18clockdivider:clkdiv_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower18clockdivider:clkdiv_0\|tff_gate:ff00\"" {  } { { "binpower18clockdivider.v" "ff00" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin3bc_0\"" {  } { { "mainmodule.v" "bin3bc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower4buttonbouncer binpower4buttonbouncer:btnbnc_0 " "Elaborating entity \"binpower4buttonbouncer\" for hierarchy \"binpower4buttonbouncer:btnbnc_0\"" {  } { { "mainmodule.v" "btnbnc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlt_gate binpower4buttonbouncer:btnbnc_0\|srlt_gate:sr00 " "Elaborating entity \"srlt_gate\" for hierarchy \"binpower4buttonbouncer:btnbnc_0\|srlt_gate:sr00\"" {  } { { "binpower4buttonbouncer.v" "sr00" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bselector bin2bselector:shpsel_0 " "Elaborating entity \"bin2bselector\" for hierarchy \"bin2bselector:shpsel_0\"" {  } { { "mainmodule.v" "shpsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex140to35 multiplex140to35:shparrmux_0 " "Elaborating entity \"multiplex140to35\" for hierarchy \"multiplex140to35:shparrmux_0\"" {  } { { "mainmodule.v" "shparrmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablememory7by5 tablememory7by5:shotsfired_0 " "Elaborating entity \"tablememory7by5\" for hierarchy \"tablememory7by5:shotsfired_0\"" {  } { { "mainmodule.v" "shotsfired_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to1 multiplex35to1:shipcoordinatemux_0 " "Elaborating entity \"multiplex35to1\" for hierarchy \"multiplex35to1:shipcoordinatemux_0\"" {  } { { "mainmodule.v" "shipcoordinatemux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shipgunner shipgunner:shpart_0 " "Elaborating entity \"shipgunner\" for hierarchy \"shipgunner:shpart_0\"" {  } { { "mainmodule.v" "shpart_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex1to35 multiplex1to35:artiptmux_0 " "Elaborating entity \"multiplex1to35\" for hierarchy \"multiplex1to35:artiptmux_0\"" {  } { { "mainmodule.v" "artiptmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodermode decodermode:modedec_0 " "Elaborating entity \"decodermode\" for hierarchy \"decodermode:modedec_0\"" {  } { { "mainmodule.v" "modedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodercolumn decodercolumn:columndec_0 " "Elaborating entity \"decodercolumn\" for hierarchy \"decodercolumn:columndec_0\"" {  } { { "mainmodule.v" "columndec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderline decoderline:linedec_0 " "Elaborating entity \"decoderline\" for hierarchy \"decoderline:linedec_0\"" {  } { { "mainmodule.v" "linedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex21to7 multiplex21to7:decmux_0 " "Elaborating entity \"multiplex21to7\" for hierarchy \"multiplex21to7:decmux_0\"" {  } { { "mainmodule.v" "decmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayselector displayselector:sevsegdplsel_0 " "Elaborating entity \"displayselector\" for hierarchy \"displayselector:sevsegdplsel_0\"" {  } { { "mainmodule.v" "sevsegdplsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex70to35 multiplex70to35:displayselmux_0 " "Elaborating entity \"multiplex70to35\" for hierarchy \"multiplex70to35:displayselmux_0\"" {  } { { "mainmodule.v" "displayselmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to5 multiplex35to5:displayfinalmux_0 " "Elaborating entity \"multiplex35to5\" for hierarchy \"multiplex35to5:displayfinalmux_0\"" {  } { { "mainmodule.v" "displayfinalmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270434786 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1696270436283 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1696270436283 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "60 " "60 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696270437833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SGDP VCC " "Pin \"SGDP\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270438200 "|mainmodule|SGDP"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGD1 VCC " "Pin \"SGD1\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270438200 "|mainmodule|SGD1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696270438200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT2 " "No output dependent on input pin \"BT2\"" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270438678 "|mainmodule|BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT3 " "No output dependent on input pin \"BT3\"" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270438678 "|mainmodule|BT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696270438678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696270438679 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696270438679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696270438679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696270438679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696270439879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:13:59 2023 " "Processing ended: Mon Oct  2 15:13:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696270439879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696270439879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696270439879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270439879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696270441161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696270441162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:14:00 2023 " "Processing started: Mon Oct  2 15:14:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696270441162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696270441162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696270441162 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696270441189 ""}
{ "Info" "0" "" "Project  = TEC498P2" {  } {  } 0 0 "Project  = TEC498P2" 0 0 "Fitter" 0 0 1696270441189 ""}
{ "Info" "0" "" "Revision = mainmodule" {  } {  } 0 0 "Revision = mainmodule" 0 0 "Fitter" 0 0 1696270441189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696270441712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696270441712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mainmodule EPM240T100C5 " "Selected device EPM240T100C5 for design \"mainmodule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696270441714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696270441771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696270441771 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696270441925 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696270441928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696270441958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696270441958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696270441958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696270441958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696270441958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696270441958 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1696270441990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainmodule.sdc " "Synopsys Design Constraints File file not found: 'mainmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696270441991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696270441991 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~3\|combout " "Node \"btnbnc_0\|sr00\|nor1_out~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~1\|dataa " "Node \"btnbnc_0\|sr00\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~1\|combout " "Node \"btnbnc_0\|sr00\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~3\|dataa " "Node \"btnbnc_0\|sr00\|nor1_out~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell5_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell3_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441993 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell2_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell0_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_4\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell0_4\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell6_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell3_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell4_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell4_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell4_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|dataa " "Node \"shotsfired_0\|cell4_3\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell2_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell2_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell2_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|dataa " "Node \"shotsfired_0\|cell2_3\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell0_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell0_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|dataa " "Node \"shotsfired_0\|cell0_3\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell5_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell5_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell5_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|dataa " "Node \"shotsfired_0\|cell5_3\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell5_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|datab " "Node \"shotsfired_0\|cell5_2\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|datac " "Node \"shotsfired_0\|cell5_2\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|dataa " "Node \"shotsfired_0\|cell5_2\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441994 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell3_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|combout " "Node \"shotsfired_0\|cell1_2\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|datab " "Node \"shotsfired_0\|cell1_2\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell1_2\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell1_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|dataa " "Node \"shotsfired_0\|cell1_2\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell5_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell3_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|datab " "Node \"shotsfired_0\|cell2_1\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell2_1\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|dataa " "Node \"shotsfired_0\|cell2_1\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_0\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell3_0\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_0\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell2_0\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_0\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_0\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|combout " "Node \"shotsfired_0\|cell0_0\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|datab " "Node \"shotsfired_0\|cell0_0\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell0_0\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell0_0\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|dataa " "Node \"shotsfired_0\|cell0_0\|nor1_out\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270441995 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270441995 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1696270441998 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1696270441998 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 26 clocks " "Found 26 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q " "   1.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q " "   1.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q " "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q " "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q " "   1.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " "   1.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          BT0 " "   1.000          BT0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          BT1 " "   1.000          BT1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLKIN " "   1.000        CLKIN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696270441998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696270441998 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696270442002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696270442002 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1696270442004 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q Global clock " "Automatically promoted some destinations of signal \"binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKDIVOUT " "Destination \"CLKDIVOUT\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " "Destination \"binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q\" may be non-global or may not use global clock" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~0 " "Destination \"WideNand0~0\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~1 " "Destination \"WideNand0~1\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~2 " "Destination \"WideNand0~2\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~3 " "Destination \"WideNand0~3\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~4 " "Destination \"WideNand0~4\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~5 " "Destination \"WideNand0~5\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "multiplex35to5:displayfinalmux_0\|WideOr1~4 " "Destination \"multiplex35to5:displayfinalmux_0\|WideOr1~4\" may be non-global or may not use global clock" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 96 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideNand0~6 " "Destination \"WideNand0~6\" may be non-global or may not use global clock" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 784 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1696270442014 ""}  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1696270442014 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BT0 Global clock " "Automatically promoted some destinations of signal \"BT0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "shipgunner:shpart_0\|shipshot~0 " "Destination \"shipgunner:shpart_0\|shipshot~0\" may be non-global or may not use global clock" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "shipgunner:shpart_0\|shipshot " "Destination \"shipgunner:shpart_0\|shipshot\" may be non-global or may not use global clock" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1696270442014 ""}  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1696270442014 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "BT0 " "Pin \"BT0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { BT0 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BT0" } } } } { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1696270442014 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1696270442014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1696270442015 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1696270442029 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1696270442042 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1696270442042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1696270442042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696270442042 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED4 " "Node \"LED4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED5 " "Node \"LED5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED6 " "Node \"LED6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696270442050 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1696270442050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270442050 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696270442198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696270442277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270442359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696270442361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696270442660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270442660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696270442679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696270442783 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696270442783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696270443066 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696270443066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270443066 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696270443076 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270443082 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696270443090 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1696270443090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg " "Generated suppressed messages file /media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696270443521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 139 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696270444703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:14:04 2023 " "Processing ended: Mon Oct  2 15:14:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696270444703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696270444703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696270444703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696270444703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696270445931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696270445932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:14:05 2023 " "Processing started: Mon Oct  2 15:14:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696270445932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696270445932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696270445932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696270446432 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696270446445 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696270446570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696270447949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:14:07 2023 " "Processing ended: Mon Oct  2 15:14:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696270447949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696270447949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696270447949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696270447949 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696270448465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696270449073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696270449074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:14:08 2023 " "Processing started: Mon Oct  2 15:14:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696270449074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696270449074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEC498P2 -c mainmodule " "Command: quartus_sta TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696270449074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696270449104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696270449529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696270449529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270449585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270449585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696270449651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696270449783 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1696270449918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainmodule.sdc " "Synopsys Design Constraints File file not found: 'mainmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696270450590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270450590 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT0 BT0 " "create_clock -period 1.000 -name BT0 BT0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin3bcount:bin3bc_0\|tff_gate:ff00\|q bin3bcount:bin3bc_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name bin3bcount:bin3bc_0\|tff_gate:ff00\|q bin3bcount:bin3bc_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin2bselector:shpsel_0\|tff_gate:ff00\|q bin2bselector:shpsel_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name bin2bselector:shpsel_0\|tff_gate:ff00\|q bin2bselector:shpsel_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT1 BT1 " "create_clock -period 1.000 -name BT1 BT1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q " "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q " "create_clock -period 1.000 -name binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKIN CLKIN " "create_clock -period 1.000 -name CLKIN CLKIN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696270450592 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696270450592 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~3\|combout " "Node \"btnbnc_0\|sr00\|nor1_out~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~1\|dataa " "Node \"btnbnc_0\|sr00\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~1\|combout " "Node \"btnbnc_0\|sr00\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "btnbnc_0\|sr00\|nor1_out~3\|dataa " "Node \"btnbnc_0\|sr00\|nor1_out~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell0_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_4\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell0_4\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_4\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell1_4\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell5_4\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_4\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell4_4\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_4\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell2_4\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_4\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_4\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_4\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell3_4\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell6_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell0_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell0_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out\|datad " "Node \"shotsfired_0\|cell0_3\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell2_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell2_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell2_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out\|datad " "Node \"shotsfired_0\|cell2_3\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450593 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450593 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell3_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell4_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell4_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell4_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell4_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell4_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_3\|nor1_out\|datad " "Node \"shotsfired_0\|cell4_3\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell5_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|datac " "Node \"shotsfired_0\|cell5_3\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|datab " "Node \"shotsfired_0\|cell5_3\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out\|datad " "Node \"shotsfired_0\|cell5_3\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell3_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|combout " "Node \"shotsfired_0\|cell1_2\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|datad " "Node \"shotsfired_0\|cell1_2\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell1_2\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell1_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_2\|nor1_out\|datac " "Node \"shotsfired_0\|cell1_2\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell5_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|datad " "Node \"shotsfired_0\|cell5_2\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|datab " "Node \"shotsfired_0\|cell5_2\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out\|datac " "Node \"shotsfired_0\|cell5_2\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_1\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell4_1\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_1\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell3_1\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell5_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_1\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell5_1\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_1\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell1_1\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|datab " "Node \"shotsfired_0\|cell2_1\|nor1_out\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell2_1\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out\|datad " "Node \"shotsfired_0\|cell2_1\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell4_0\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450594 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450594 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell3_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell3_0\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450595 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_0\|nor1_out~1\|datac " "Node \"shotsfired_0\|cell2_0\|nor1_out~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450595 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_0\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_0\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_0\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell1_0\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450595 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|combout " "Node \"shotsfired_0\|cell0_0\|nor1_out\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|datac " "Node \"shotsfired_0\|cell0_0\|nor1_out\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell0_0\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell0_0\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_0\|nor1_out\|datad " "Node \"shotsfired_0\|cell0_0\|nor1_out\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270450595 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696270450595 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696270450597 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1696270450893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696270450895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.943 " "Worst-case setup slack is -3.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943              -7.164 BT0  " "   -3.943              -7.164 BT0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791              -1.791 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q  " "   -1.791              -1.791 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496              -1.496 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q  " "   -1.496              -1.496 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318              -1.318 bin2bselector:shpsel_0\|tff_gate:ff00\|q  " "   -1.318              -1.318 bin2bselector:shpsel_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 bin3bcount:bin3bc_0\|tff_gate:ff00\|q  " "   -1.193              -1.193 bin3bcount:bin3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q  " "    0.209               0.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q  " "    0.236               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q  " "    0.439               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q  " "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q  " "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q  " "    0.459               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q  " "    0.460               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q  " "    0.461               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q  " "    0.468               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q  " "    0.468               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q  " "    0.609               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q  " "    0.759               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q  " "    0.823               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q  " "    0.831               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q  " "    0.839               0.000 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.208               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q  " "    1.208               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q  " "    1.422               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q  " "    1.435               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q  " "    1.713               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.024               0.000 CLKIN  " "    3.024               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.573               0.000 BT1  " "    5.573               0.000 BT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270451026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.165 " "Worst-case hold slack is -7.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.165              -7.165 BT1  " "   -7.165              -7.165 BT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.822              -6.085 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q  " "   -5.822              -6.085 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.305              -5.305 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q  " "   -5.305              -5.305 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928              -5.821 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q  " "   -4.928              -5.821 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078              -3.078 CLKIN  " "   -3.078              -3.078 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946              -5.470 BT0  " "   -2.946              -5.470 BT0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043              -3.619 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q  " "   -2.043              -3.619 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767              -1.767 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q  " "   -1.767              -1.767 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489              -1.489 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q  " "   -1.489              -1.489 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -1.476 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q  " "   -1.476              -1.476 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -1.262 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q  " "   -1.262              -1.262 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885              -0.885 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q  " "   -0.885              -0.885 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -0.877 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q  " "   -0.877              -0.877 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -0.813 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q  " "   -0.813              -0.813 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -0.663 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q  " "   -0.663              -0.663 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q  " "   -0.522              -0.522 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q  " "   -0.522              -0.522 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -0.515 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q  " "   -0.515              -0.515 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514              -0.514 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q  " "   -0.514              -0.514 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q  " "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q  " "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q  " "   -0.513              -0.513 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q  " "   -0.493              -0.493 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.290 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q  " "   -0.290              -0.290 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q  " "    1.639               0.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q  " "    1.764               0.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270451157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696270451289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696270451421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -9.049 BT1  " "   -2.289              -9.049 BT1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 BT0  " "   -2.289              -2.289 BT0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLKIN  " "   -2.289              -2.289 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -10.558 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q  " "   -1.937             -10.558 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -5.836 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q  " "   -1.150              -5.836 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.136 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q  " "   -0.068              -0.136 binpower4buttonbouncer:btnbnc_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q  " "    0.234               0.000 bin2bselector:shpsel_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q  " "    0.234               0.000 bin3bcount:bin3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q  " "    0.234               0.000 binpower18clockdivider:clkdiv_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696270451553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696270451553 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1696270458478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696270458881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696270458882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 129 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696270461026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:14:21 2023 " "Processing ended: Mon Oct  2 15:14:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696270461026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696270461026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696270461026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696270461026 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 293 s " "Quartus Prime Full Compilation was successful. 0 errors, 293 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696270461695 ""}
