--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 32 -u par_tdc.ncd
syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_1047_1 = MAXDELAY FROM TIMEGRP 
   "from_1047_1" TO TIMEGRP "to_1047_0" 20 ns; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.060ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: clks_rsts_mgment.acam_refclk_synch(0)/SR
  Logical resource: clks_rsts_mgment.acam_refclk_synch[0]/SR
  Location pin: ILOGIC_X14Y117.SR
  Clock network: general_rst
--------------------------------------------------------------------------------
Slack: 30.941ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: clks_rsts_mgment.acam_refclk_synch(0)/CLK0
  Logical resource: clks_rsts_mgment.acam_refclk_synch[0]/CLK0
  Location pin: ILOGIC_X14Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31740 paths analyzed, 9896 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.404ns.
--------------------------------------------------------------------------------
Slack:                  -0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.rx_error_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.339ns (0.947 - 0.608)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y92.SR     net (fanout=807)      4.107   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y92.CLK0   Torsrck               0.542   rx_error_o_c
                                                       gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (1.262ns logic, 4.406ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.AMUX    Tshcko                0.461   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(28)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]
    SLICE_X55Y26.A2      net (fanout=2)        1.222   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(11)
    SLICE_X55Y26.A       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]
    SLICE_X55Y26.B3      net (fanout=1)        0.682   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]/O
    SLICE_X55Y26.B       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI2FT52[16]
    SLICE_X57Y24.B5      net (fanout=6)        0.794   N_5998
    SLICE_X57Y24.BMUX    Tilo                  0.313   gnum_interface_block.cmp_l2p_dma_master.l2p_len_header(0)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNIT6SM2_o5[0]
    SLICE_X55Y27.C5      net (fanout=2)        0.658   gnum_interface_block.cmp_l2p_dma_master.l2p_len_header_4(4)
    SLICE_X55Y27.CLK     Tas                   0.322   gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt(5)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[4]
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (1.614ns logic, 3.356ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.452 - 0.474)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.DQ      Tcko                  0.447   gnum_interface_block.dma_ctrl_len(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]
    SLICE_X54Y23.A6      net (fanout=3)        2.499   gnum_interface_block.dma_ctrl_len(11)
    SLICE_X54Y23.COUT    Topcya                0.395   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNIKH9T[9]
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
    SLICE_X54Y24.COUT    Tbyp                  0.076   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11
    SLICE_X54Y25.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/O
    SLICE_X54Y25.COUT    Tbyp                  0.076   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15/O
    SLICE_X54Y26.COUT    Tbyp                  0.076   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19
    SLICE_X54Y27.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19/O
    SLICE_X54Y27.CMUX    Tcinc                 0.272   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_23/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_23
    SLICE_X52Y25.D5      net (fanout=1)        0.711   N_480
    SLICE_X52Y25.CLK     Tas                   0.289   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_s_22_RNIFI141_o6
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.631ns logic, 3.301ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.453 - 0.497)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X43Y46.D2      net (fanout=10)       1.967   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X43Y46.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa_0_a2
    SLICE_X37Y37.CE      net (fanout=7)        1.935   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
    SLICE_X37Y37.CLK     Tceck                 0.340   gnum_interface_block.next_item_len(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.990ns logic, 3.902ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_decode32.p2l_d[17] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.541 - 0.594)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_decode32.p2l_d[17] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.BQ      Tcko                  0.391   gnum_interface_block.p2l_d(19)
                                                       gnum_interface_block.cmp_p2l_decode32.p2l_d[17]
    SLICE_X36Y39.BX      net (fanout=9)        4.354   gnum_interface_block.p2l_d(17)
    SLICE_X36Y39.CLK     Tdick                 0.136   gnum_interface_block.next_item_len(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17]
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.527ns logic, 4.354ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_decode32.p2l_d[12] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.545 - 0.604)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_decode32.p2l_d[12] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.391   gnum_interface_block.p2l_d(15)
                                                       gnum_interface_block.cmp_p2l_decode32.p2l_d[12]
    SLICE_X40Y37.AX      net (fanout=9)        4.341   gnum_interface_block.p2l_d(12)
    SLICE_X40Y37.CLK     Tdick                 0.136   gnum_interface_block.next_item_len(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12]
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.527ns logic, 4.341ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.453 - 0.497)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X43Y46.D2      net (fanout=10)       1.967   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X43Y46.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa_0_a2
    SLICE_X37Y37.CE      net (fanout=7)        1.935   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
    SLICE_X37Y37.CLK     Tceck                 0.324   gnum_interface_block.next_item_len(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1]
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (0.974ns logic, 3.902ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.453 - 0.497)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X43Y46.D2      net (fanout=10)       1.967   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X43Y46.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa_0_a2
    SLICE_X37Y37.CE      net (fanout=7)        1.935   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
    SLICE_X37Y37.CLK     Tceck                 0.316   gnum_interface_block.next_item_len(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.966ns logic, 3.902ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X37Y38.CE      net (fanout=8)        1.441   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X37Y38.CLK     Tceck                 0.363   gnum_interface_block.cmp_dma_controller.dma_len_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (1.069ns logic, 3.791ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[4] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X37Y38.CE      net (fanout=8)        1.441   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X37Y38.CLK     Tceck                 0.361   gnum_interface_block.cmp_dma_controller.dma_len_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.067ns logic, 3.791ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.AMUX    Tshcko                0.461   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(28)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]
    SLICE_X55Y26.A2      net (fanout=2)        1.222   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(11)
    SLICE_X55Y26.A       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]
    SLICE_X55Y26.B3      net (fanout=1)        0.682   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]/O
    SLICE_X55Y26.B       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI2FT52[16]
    SLICE_X53Y28.B5      net (fanout=6)        0.580   N_5998
    SLICE_X53Y28.B       Tilo                  0.259   gnum_interface_block.ldm_arb_req
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI2OJN4_o6[5]
    SLICE_X53Y25.B5      net (fanout=3)        0.839   N_5999
    SLICE_X53Y25.CLK     Tas                   0.322   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state(7)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_RNO[5]
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.560ns logic, 3.323ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.AMUX    Tshcko                0.461   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(28)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]
    SLICE_X55Y26.A2      net (fanout=2)        1.222   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(11)
    SLICE_X55Y26.A       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]
    SLICE_X55Y26.B3      net (fanout=1)        0.682   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]/O
    SLICE_X55Y26.B       Tilo                  0.259   N_5998
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI2FT52[16]
    SLICE_X57Y24.B5      net (fanout=6)        0.794   N_5998
    SLICE_X57Y24.B       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.l2p_len_header(0)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNIT6SM2_o6[0]
    SLICE_X55Y24.A6      net (fanout=1)        0.623   gnum_interface_block.cmp_l2p_dma_master.l2p_len_header_4(0)
    SLICE_X55Y24.CLK     Tas                   0.322   gnum_interface_block.cmp_l2p_dma_master.op_le.un8lto1
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[0]
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.560ns logic, 3.321ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.453 - 0.497)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X43Y46.D2      net (fanout=10)       1.967   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X43Y46.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa_0_a2
    SLICE_X37Y37.CE      net (fanout=7)        1.935   gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa
    SLICE_X37Y37.CLK     Tceck                 0.295   gnum_interface_block.next_item_len(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.945ns logic, 3.902ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X37Y38.CE      net (fanout=8)        1.441   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X37Y38.CLK     Tceck                 0.340   gnum_interface_block.cmp_dma_controller.dma_len_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.046ns logic, 3.791ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_decode32.p2l_d[12] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.541 - 0.604)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_decode32.p2l_d[12] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.391   gnum_interface_block.p2l_d(15)
                                                       gnum_interface_block.cmp_p2l_decode32.p2l_d[12]
    SLICE_X38Y39.AX      net (fanout=9)        4.344   gnum_interface_block.p2l_d(12)
    SLICE_X38Y39.CLK     Tdick                 0.086   gnum_interface_block.next_item_host_addr_l(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12]
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.477ns logic, 4.344ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[14] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X41Y37.CE      net (fanout=8)        1.413   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X41Y37.CLK     Tceck                 0.363   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[14]
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.069ns logic, 3.763ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[10] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X41Y37.CE      net (fanout=8)        1.413   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X41Y37.CLK     Tceck                 0.362   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.068ns logic, 3.763ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.488 - 0.511)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y5.SR      net (fanout=807)      3.694   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y5.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (0.864ns logic, 3.993ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[12] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X41Y37.CE      net (fanout=8)        1.413   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X41Y37.CLK     Tceck                 0.361   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.067ns logic, 3.763ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.488 - 0.511)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y4.SR      net (fanout=807)      3.693   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y4.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (0.864ns logic, 3.992ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X41Y37.CE      net (fanout=8)        1.413   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X41Y37.CLK     Tceck                 0.360   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.066ns logic, 3.763ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.458 - 0.474)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.DQ      Tcko                  0.447   gnum_interface_block.dma_ctrl_len(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]
    SLICE_X54Y23.A6      net (fanout=3)        2.499   gnum_interface_block.dma_ctrl_len(11)
    SLICE_X54Y23.COUT    Topcya                0.395   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNIKH9T[9]
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
    SLICE_X54Y24.CMUX    Tcinc                 0.272   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11
    SLICE_X53Y27.A5      net (fanout=1)        0.933   N_470
    SLICE_X53Y27.CLK     Tas                   0.227   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(23)
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_s_10_RNIFI141_o5
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15]
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.341ns logic, 3.514ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.514 - 0.476)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd to gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.DQ      Tcko                  0.447   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd
                                                       gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd
    SLICE_X29Y15.B6      net (fanout=4)        2.745   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd
    SLICE_X29Y15.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count(3)
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_fb_i_RNIJBSQ
    SLICE_X29Y15.C6      net (fanout=10)       1.134   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_rd_en
    SLICE_X29Y15.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count(3)
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2_RNO
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.028ns logic, 3.879ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[7] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X37Y38.CE      net (fanout=8)        1.441   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X37Y38.CLK     Tceck                 0.316   gnum_interface_block.cmp_dma_controller.dma_len_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.022ns logic, 3.791ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_decode32.p2l_d[8] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.545 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_decode32.p2l_d[8] to gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.408   gnum_interface_block.p2l_d(11)
                                                       gnum_interface_block.cmp_p2l_decode32.p2l_d[8]
    SLICE_X40Y37.A3      net (fanout=9)        4.187   gnum_interface_block.p2l_d(8)
    SLICE_X40Y37.CLK     Tas                   0.213   gnum_interface_block.next_item_len(15)
                                                       gnum_interface_block.p2l_d(8)_rt
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.621ns logic, 4.187ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.458 - 0.474)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11] to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.DQ      Tcko                  0.447   gnum_interface_block.dma_ctrl_len(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]
    SLICE_X54Y23.A6      net (fanout=3)        2.499   gnum_interface_block.dma_ctrl_len(11)
    SLICE_X54Y23.COUT    Topcya                0.395   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNIKH9T[9]
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/O
    SLICE_X54Y24.COUT    Tbyp                  0.076   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11
    SLICE_X54Y25.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/O
    SLICE_X54Y25.COUT    Tbyp                  0.076   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15/O
    SLICE_X54Y26.CMUX    Tcinc                 0.272   gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19/O
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19
    SLICE_X53Y27.D4      net (fanout=1)        0.671   N_477
    SLICE_X53Y27.CLK     Tas                   0.322   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(23)
                                                       gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_s_18_RNIHI141_o6
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23]
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.588ns logic, 3.258ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_len_reg[12] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_len_reg[12] to gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CMUX    Tshcko                0.461   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    SLICE_X43Y37.A4      net (fanout=2)        0.790   gnum_interface_block.cmp_dma_controller.dma_len_reg(12)
    SLICE_X43Y37.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2_lut6_2_o6
    SLICE_X43Y38.A6      net (fanout=1)        0.279   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
    SLICE_X43Y38.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4
    SLICE_X43Y38.B5      net (fanout=1)        0.358   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4/O
    SLICE_X43Y38.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C4      net (fanout=8)        0.776   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.N_2015_i
                                                       gnum_interface_block.cmp_dma_controller.dma_nexth_reg_RNIM5LF1_o6[7]
    SLICE_X47Y41.CE      net (fanout=5)        0.831   gnum_interface_block.cmp_dma_controller.N_2015_i
    SLICE_X47Y41.CLK     Tceck                 0.363   gnum_interface_block.dma_ctrl_carrier_addr(21)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.806ns logic, 3.034ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_len_reg[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_len_reg[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X33Y51.B4      net (fanout=120)      2.350   gnum_interface_block.next_item_valid
    SLICE_X33Y51.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i_lut6_2_o6
    SLICE_X41Y37.CE      net (fanout=8)        1.413   gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i
    SLICE_X41Y37.CLK     Tceck                 0.340   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (1.046ns logic, 3.763ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_len_reg[12] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_len_reg[12] to gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CMUX    Tshcko                0.461   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    SLICE_X43Y37.A4      net (fanout=2)        0.790   gnum_interface_block.cmp_dma_controller.dma_len_reg(12)
    SLICE_X43Y37.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2_lut6_2_o6
    SLICE_X43Y38.A6      net (fanout=1)        0.279   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
    SLICE_X43Y38.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4
    SLICE_X43Y38.B5      net (fanout=1)        0.358   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4/O
    SLICE_X43Y38.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C4      net (fanout=8)        0.776   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.N_2015_i
                                                       gnum_interface_block.cmp_dma_controller.dma_nexth_reg_RNIM5LF1_o6[7]
    SLICE_X47Y41.CE      net (fanout=5)        0.831   gnum_interface_block.cmp_dma_controller.N_2015_i
    SLICE_X47Y41.CLK     Tceck                 0.362   gnum_interface_block.dma_ctrl_carrier_addr(21)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.805ns logic, 3.034ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_len_reg[12] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_len_reg[12] to gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CMUX    Tshcko                0.461   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    SLICE_X43Y37.A4      net (fanout=2)        0.790   gnum_interface_block.cmp_dma_controller.dma_len_reg(12)
    SLICE_X43Y37.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2_lut6_2_o6
    SLICE_X43Y38.A6      net (fanout=1)        0.279   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
    SLICE_X43Y38.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4
    SLICE_X43Y38.B5      net (fanout=1)        0.358   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4/O
    SLICE_X43Y38.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C4      net (fanout=8)        0.776   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.N_2015_i
                                                       gnum_interface_block.cmp_dma_controller.dma_nexth_reg_RNIM5LF1_o6[7]
    SLICE_X47Y41.CE      net (fanout=5)        0.831   gnum_interface_block.cmp_dma_controller.N_2015_i
    SLICE_X47Y41.CLK     Tceck                 0.361   gnum_interface_block.dma_ctrl_carrier_addr(21)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (1.804ns logic, 3.034ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_len_reg[12] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_len_reg[12] to gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CMUX    Tshcko                0.461   gnum_interface_block.cmp_dma_controller.dma_len_reg(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[12]
    SLICE_X43Y37.A4      net (fanout=2)        0.790   gnum_interface_block.cmp_dma_controller.dma_len_reg(12)
    SLICE_X43Y37.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2_lut6_2_o6
    SLICE_X43Y38.A6      net (fanout=1)        0.279   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_2
    SLICE_X43Y38.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4
    SLICE_X43Y38.B5      net (fanout=1)        0.358   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_0_4/O
    SLICE_X43Y38.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C4      net (fanout=8)        0.776   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.N_2015_i
                                                       gnum_interface_block.cmp_dma_controller.dma_nexth_reg_RNIM5LF1_o6[7]
    SLICE_X47Y41.CE      net (fanout=5)        0.831   gnum_interface_block.cmp_dma_controller.N_2015_i
    SLICE_X47Y41.CLK     Tceck                 0.360   gnum_interface_block.dma_ctrl_carrier_addr(21)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.803ns logic, 3.034ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_len_reg[2] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_len_reg[2] to gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.CMUX    Tshcko                0.488   gnum_interface_block.cmp_dma_controller.dma_len_reg(3)
                                                       gnum_interface_block.cmp_dma_controller.dma_len_reg[2]
    SLICE_X39Y39.D2      net (fanout=3)        0.799   gnum_interface_block.cmp_dma_controller.dma_len_reg(2)
    SLICE_X39Y39.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_1_3
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_1_3_lut6_2_o6
    SLICE_X43Y38.B6      net (fanout=1)        0.857   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_1_3
    SLICE_X43Y38.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C4      net (fanout=8)        0.776   gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_3_4
    SLICE_X46Y41.C       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.N_2015_i
                                                       gnum_interface_block.cmp_dma_controller.dma_nexth_reg_RNIM5LF1_o6[7]
    SLICE_X47Y41.CE      net (fanout=5)        0.831   gnum_interface_block.cmp_dma_controller.N_2015_i
    SLICE_X47Y41.CLK     Tceck                 0.363   gnum_interface_block.dma_ctrl_carrier_addr(21)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.574ns logic, 3.263ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Logical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gnum_interface_block.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_1/CK
  Location pin: SLICE_X46Y15.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_1/SR
  Location pin: SLICE_X46Y15.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_2/CK
  Location pin: SLICE_X46Y15.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_2/SR
  Location pin: SLICE_X46Y15.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_3/CK
  Location pin: SLICE_X46Y15.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_3/SR
  Location pin: SLICE_X46Y15.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_4/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_4/SR
  Location pin: SLICE_X46Y16.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_5/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_5/SR
  Location pin: SLICE_X46Y16.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_6/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(7)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_6/SR
  Location pin: SLICE_X46Y16.SR
  Clock network: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2589 paths analyzed, 519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.109ns.
--------------------------------------------------------------------------------
Slack:                  37.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination:          clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.998 - 1.094)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_status_synch[0] to clks_rsts_mgment.pll_status_synch_oreg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y0.Q4      Tickq                 0.992   clks_rsts_mgment.pll_status_synch(0)
                                                       clks_rsts_mgment.pll_status_synch[0]
    OLOGIC_X2Y117.D1     net (fanout=2)       10.183   clks_rsts_mgment.pll_status_synch(0)
    OLOGIC_X2Y117.CLK0   Todck                 0.803   clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       clks_rsts_mgment.pll_status_synch_oreg[1]
    -------------------------------------------------  ---------------------------
    Total                                     11.978ns (1.795ns logic, 10.183ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  41.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_red_o_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.402ns (0.998 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_red_o_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X1Y116.SR     net (fanout=49)       8.096   gnum_rst
    OLOGIC_X1Y116.CLK0   Tosrck                0.695   leds_and_buttons.spec_led_red_o_oreg
                                                       leds_and_buttons.spec_led_red_o_oreg
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (1.086ns logic, 8.096ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  41.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.402ns (0.998 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.pll_status_synch_oreg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X2Y117.SR     net (fanout=49)       7.911   gnum_rst
    OLOGIC_X2Y117.CLK0   Tosrck                0.695   clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       clks_rsts_mgment.pll_status_synch_oreg[1]
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (1.086ns logic, 7.911ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  41.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.pll_status_synch[0] (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.410ns (0.909 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    ILOGIC_X24Y0.SR      net (fanout=49)       7.458   gnum_rst
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   clks_rsts_mgment.pll_status_synch(0)
                                                       clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.583ns (1.125ns logic, 7.458ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  41.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.562 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X6Y86.A1       net (fanout=49)       4.794   gnum_rst
    SLICE_X6Y86.A        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un7_counterdup
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.470   N_16396
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.683ns logic, 5.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  41.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.562 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X6Y86.A1       net (fanout=49)       4.794   gnum_rst
    SLICE_X6Y86.A        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un7_counterdup
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.470   N_16396
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.683ns logic, 5.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  42.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.562 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X5Y85.A4       net (fanout=49)       4.449   gnum_rst
    SLICE_X5Y85.A        Tilo                  0.259   m47_e_s_5_2
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_RNIKUDE2
    DSP48_X0Y21.OPMODE3  net (fanout=3)        0.561   N_16395
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (2.739ns logic, 5.010ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  42.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.562 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X5Y85.A4       net (fanout=49)       4.449   gnum_rst
    SLICE_X5Y85.A        Tilo                  0.259   m47_e_s_5_2
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_RNIKUDE2
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.561   N_16395
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (2.704ns logic, 5.010ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  42.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ          Tcko                  0.391   gnum_rst
                                                           clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X34Y5.A2           net (fanout=49)       5.500   gnum_rst
    SLICE_X34Y5.AMUX         Tilo                  0.261   pll_sclk_o_c
                                                           clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_6_RNI04KL_o5
    RAMB8_X2Y2.ADDRAWRADDR10 net (fanout=1)        1.005   N_6473
    RAMB8_X2Y2.CLKAWRCLK     Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          7.507ns (1.002ns logic, 6.505ns route)
                                                           (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  42.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.562 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X5Y85.A4       net (fanout=49)       4.449   gnum_rst
    SLICE_X5Y85.A        Tilo                  0.259   m47_e_s_5_2
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_RNIKUDE2
    DSP48_X0Y21.OPMODE7  net (fanout=3)        0.561   N_16395
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   1.748   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (2.398ns logic, 5.010ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  42.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.sclk_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.403ns (0.902 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X34Y5.A2       net (fanout=49)       5.500   gnum_rst
    SLICE_X34Y5.A        Tilo                  0.203   pll_sclk_o_c
                                                       clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_6_RNI04KL_o6
    OLOGIC_X17Y3.D1      net (fanout=1)        0.922   clks_rsts_mgment.pll_sdi_o_2_sqmuxa
    OLOGIC_X17Y3.CLK0    Todck                 0.803   clks_rsts_mgment.sclk_oreg
                                                       clks_rsts_mgment.sclk_oreg
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (1.397ns logic, 6.422ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  42.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.pll_cs_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.401ns (0.900 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.pll_cs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X19Y1.SR      net (fanout=49)       6.724   gnum_rst
    OLOGIC_X19Y1.CLK0    Tosrck                0.695   pll_cs_o_c
                                                       clks_rsts_mgment.pll_cs_o
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (1.086ns logic, 6.724ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  42.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ         Tcko                  0.391   gnum_rst
                                                          clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y7.B3          net (fanout=49)       5.491   gnum_rst
    SLICE_X38Y7.B           Tilo                  0.203   clks_rsts_mgment.pll_byte_index(5)
                                                          clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_3_RNI2UOI1
    RAMB8_X2Y2.ADDRAWRADDR7 net (fanout=1)        0.708   N_21_0
    RAMB8_X2Y2.CLKAWRCLK    Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         7.143ns (0.944ns logic, 6.199ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  42.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ         Tcko                  0.391   gnum_rst
                                                          clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y7.C4          net (fanout=49)       5.409   gnum_rst
    SLICE_X38Y7.C           Tilo                  0.204   clks_rsts_mgment.pll_byte_index(5)
                                                          clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_4_RNI3UOI1
    RAMB8_X2Y2.ADDRAWRADDR8 net (fanout=1)        0.708   N_6477
    RAMB8_X2Y2.CLKAWRCLK    Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         7.062ns (0.945ns logic, 6.117ns route)
                                                          (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  42.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ         Tcko                  0.391   gnum_rst
                                                          clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y7.A5          net (fanout=49)       5.364   gnum_rst
    SLICE_X38Y7.A           Tilo                  0.203   clks_rsts_mgment.pll_byte_index(5)
                                                          clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_2_RNI1UOI1
    RAMB8_X2Y2.ADDRAWRADDR6 net (fanout=1)        0.717   N_6478
    RAMB8_X2Y2.CLKAWRCLK    Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         7.025ns (0.944ns logic, 6.081ns route)
                                                          (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  42.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ         Tcko                  0.391   gnum_rst
                                                          clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y7.D5          net (fanout=49)       5.337   gnum_rst
    SLICE_X38Y7.D           Tilo                  0.203   clks_rsts_mgment.pll_byte_index(5)
                                                          clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_5_RNI4UOI1
    RAMB8_X2Y2.ADDRAWRADDR9 net (fanout=1)        0.717   N_6476
    RAMB8_X2Y2.CLKAWRCLK    Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         6.998ns (0.944ns logic, 6.054ns route)
                                                          (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  43.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.pll_dac_sync_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.403ns (0.902 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.pll_dac_sync_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X17Y2.SR      net (fanout=49)       6.157   gnum_rst
    OLOGIC_X17Y2.CLK0    Tosrck                0.695   pll_dac_sync_o_c
                                                       clks_rsts_mgment.pll_dac_sync_o
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (1.086ns logic, 6.157ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  43.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter[24] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.750ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y94.SR       net (fanout=49)       5.904   gnum_rst
    SLICE_X4Y94.CLK      Tsrck                 0.455   leds_and_buttons.spec_led_blink_counter_counter_o(26)
                                                       leds_and_buttons.spec_led_blink_counter.counter[24]
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (0.846ns logic, 5.904ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  43.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_red_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.571 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_red_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y93.SR       net (fanout=49)       5.927   gnum_rst
    SLICE_X4Y93.CLK      Tsrck                 0.421   spec_led_red_o_c
                                                       leds_and_buttons.spec_led_red_o
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (0.812ns logic, 5.927ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  43.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter[23] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y94.SR       net (fanout=49)       5.904   gnum_rst
    SLICE_X4Y94.CLK      Tsrck                 0.444   leds_and_buttons.spec_led_blink_counter_counter_o(26)
                                                       leds_and_buttons.spec_led_blink_counter.counter[23]
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (0.835ns logic, 5.904ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  43.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter[25] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y94.SR       net (fanout=49)       5.904   gnum_rst
    SLICE_X4Y94.CLK      Tsrck                 0.421   leds_and_buttons.spec_led_blink_counter_counter_o(26)
                                                       leds_and_buttons.spec_led_blink_counter.counter[25]
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (0.812ns logic, 5.904ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  43.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter_is_zero_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.571 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter_is_zero_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y93.SR       net (fanout=49)       5.927   gnum_rst
    SLICE_X4Y93.CLK      Tsrck                 0.390   spec_led_red_o_c
                                                       leds_and_buttons.spec_led_blink_counter.counter_is_zero_o
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (0.781ns logic, 5.927ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  43.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter[26] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.702ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X4Y94.SR       net (fanout=49)       5.904   gnum_rst
    SLICE_X4Y94.CLK      Tsrck                 0.407   leds_and_buttons.spec_led_blink_counter_counter_o(26)
                                                       leds_and_buttons.spec_led_blink_counter.counter[26]
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (0.798ns logic, 5.904ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  43.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          leds_and_buttons.spec_led_blink_counter.counter[31] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.573 - 0.596)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to leds_and_buttons.spec_led_blink_counter.counter[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X7Y95.SR       net (fanout=49)       5.831   gnum_rst
    SLICE_X7Y95.CLK      Tsrck                 0.400   leds_and_buttons.spec_led_blink_counter_counter_o(31)
                                                       leds_and_buttons.spec_led_blink_counter.counter[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (0.791ns logic, 5.831ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  43.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_led_period_counter.counter[31:0] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P16      Tdspcko_P_PREG        1.200   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y86.D3       net (fanout=1)        1.108   leds_and_buttons.spec_led_period_counter_counter_o(16)
    SLICE_X6Y86.D        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
    SLICE_X6Y86.B1       net (fanout=1)        0.465   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
    SLICE_X6Y86.B        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30
    SLICE_X5Y85.A5       net (fanout=3)        0.545   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30
    SLICE_X5Y85.A        Tilo                  0.259   m47_e_s_5_2
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_RNIKUDE2
    DSP48_X0Y21.OPMODE3  net (fanout=3)        0.561   N_16395
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (3.954ns logic, 2.679ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  43.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.483 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y42.AQ         Tcko                  0.391   gnum_rst
                                                          clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X35Y7.D1          net (fanout=49)       4.859   gnum_rst
    SLICE_X35Y7.D           Tilo                  0.259   N_8_0
                                                          clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_1_RNIU2M51_o6
    RAMB8_X2Y2.ADDRAWRADDR5 net (fanout=1)        0.757   N_8_0
    RAMB8_X2Y2.CLKAWRCLK    Trcck_ADDRA           0.350   clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         6.616ns (1.000ns logic, 5.616ns route)
                                                          (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  43.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.484 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y5.SR       net (fanout=49)       5.755   gnum_rst
    SLICE_X38Y5.CLK      Tsrck                 0.448   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (0.839ns logic, 5.755ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  43.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.484 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X39Y5.SR       net (fanout=49)       5.755   gnum_rst
    SLICE_X39Y5.CLK      Tsrck                 0.446   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11]
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (0.837ns logic, 5.755ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  43.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.484 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y5.SR       net (fanout=49)       5.755   gnum_rst
    SLICE_X38Y5.CLK      Tsrck                 0.442   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (0.833ns logic, 5.755ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  43.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.484 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y5.SR       net (fanout=49)       5.755   gnum_rst
    SLICE_X38Y5.CLK      Tsrck                 0.439   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (0.830ns logic, 5.755ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  43.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_led_period_counter.counter[31:0] to leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P16      Tdspcko_P_PREG        1.200   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y86.D3       net (fanout=1)        1.108   leds_and_buttons.spec_led_period_counter_counter_o(16)
    SLICE_X6Y86.D        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
    SLICE_X6Y86.B1       net (fanout=1)        0.465   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
    SLICE_X6Y86.B        Tilo                  0.203   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_1
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30
    SLICE_X5Y85.A5       net (fanout=3)        0.545   leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30
    SLICE_X5Y85.A        Tilo                  0.259   m47_e_s_5_2
                                                       leds_and_buttons.spec_led_period_counter.decr_counting.un6_counter_30_RNIKUDE2
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.561   N_16395
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (3.919ns logic, 2.679ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  43.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.484 - 0.499)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.gnum_rst_synch[1] to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   gnum_rst
                                                       clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X38Y5.SR       net (fanout=49)       5.755   gnum_rst
    SLICE_X38Y5.CLK      Tsrck                 0.431   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (0.822ns logic, 5.755ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Logical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X2Y2.CLKAWRCLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: leds_and_buttons.spec_led_period_counter.counter[31:0]/CLK
  Logical resource: leds_and_buttons.spec_led_period_counter.counter[31:0]/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Logical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clks_rsts_mgment.spec_clk_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clks_rsts_mgment.sclk_oreg/CLK0
  Logical resource: clks_rsts_mgment.sclk_oreg/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_cs_o_c/CLK0
  Logical resource: clks_rsts_mgment.pll_cs_o/CK0
  Location pin: OLOGIC_X19Y1.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_dac_sync_o_c/CLK0
  Logical resource: clks_rsts_mgment.pll_dac_sync_o/CK0
  Location pin: OLOGIC_X17Y2.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clks_rsts_mgment.pll_status_synch_oreg(1)/CLK0
  Logical resource: clks_rsts_mgment.pll_status_synch_oreg[1]/CK0
  Location pin: OLOGIC_X2Y117.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: leds_and_buttons.spec_led_red_o_oreg/CLK0
  Logical resource: leds_and_buttons.spec_led_red_o_oreg/CK0
  Location pin: OLOGIC_X1Y116.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: clks_rsts_mgment.pll_status_synch(0)/SR
  Logical resource: clks_rsts_mgment.pll_status_synch[0]/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: gnum_rst
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: spec_aux2_o_c/CLK0
  Logical resource: leds_and_buttons.spec_aux_led_1_o_1/CLK0
  Location pin: ILOGIC_X27Y90.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: clks_rsts_mgment.pll_status_synch(0)/CLK0
  Logical resource: clks_rsts_mgment.pll_status_synch[0]/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red_o_c/CLK
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter_is_zero_o/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spec_led_red_o_c/SR
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter_is_zero_o/SR
  Location pin: SLICE_X4Y93.SR
  Clock network: gnum_rst
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red_o_c/CLK
  Logical resource: leds_and_buttons.spec_led_red_o/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds_and_buttons.spec_led_blink_counter_counter_o(26)/CLK
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter[23]/CK
  Location pin: SLICE_X4Y94.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds_and_buttons.spec_led_blink_counter_counter_o(26)/CLK
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter[24]/CK
  Location pin: SLICE_X4Y94.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds_and_buttons.spec_led_blink_counter_counter_o(26)/CLK
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter[25]/CK
  Location pin: SLICE_X4Y94.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds_and_buttons.spec_led_blink_counter_counter_o(26)/CLK
  Logical resource: leds_and_buttons.spec_led_blink_counter.counter[26]/CK
  Location pin: SLICE_X4Y94.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.rst/CLK
  Logical resource: clks_rsts_mgment.rst/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.dac_word(11)/CLK
  Logical resource: clks_rsts_mgment.dac_word[8]/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.dac_word(11)/CLK
  Logical resource: clks_rsts_mgment.dac_word[9]/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.dac_word(11)/CLK
  Logical resource: clks_rsts_mgment.dac_word[10]/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.dac_word(11)/CLK
  Logical resource: clks_rsts_mgment.dac_word[11]/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.pll_bit_index[0]/CK
  Location pin: SLICE_X32Y17.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clks_rsts_mgment.pll_bit_index(3)/SR
  Logical resource: clks_rsts_mgment.pll_bit_index[0]/SR
  Location pin: SLICE_X32Y17.SR
  Clock network: gnum_rst
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.pll_bit_index[1]/CK
  Location pin: SLICE_X32Y17.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.pll_bit_index[2]/CK
  Location pin: SLICE_X32Y17.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.pll_bit_index[3]/CK
  Location pin: SLICE_X32Y17.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_cs_n/CLK
  Logical resource: clks_rsts_mgment.config_st[2]/CK
  Location pin: SLICE_X32Y22.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_green_o_c/CLK
  Logical resource: clks_rsts_mgment.pll_status_synch[1]/CK
  Location pin: SLICE_X32Y39.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)/SR
  Logical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12]/SR
  Location pin: SLICE_X38Y5.SR
  Clock network: gnum_rst
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)/SR
  Logical resource: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13]/SR
  Location pin: SLICE_X38Y5.SR
  Clock network: gnum_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247488 paths analyzed, 13889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.964ns.
--------------------------------------------------------------------------------
Slack:                  0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_inputs_en[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.499 - 0.478)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_inputs_en[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X32Y73.B2      net (fanout=18)       1.636   N_126_0
    SLICE_X32Y73.B       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_10[5]
    SLICE_X17Y69.CE      net (fanout=13)       1.721   N_48_0
    SLICE_X17Y69.CLK     Tceck                 0.340   acam_inputs_en(27)
                                                       reg_control_block.acam_inputs_en[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (1.454ns logic, 6.496ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.460 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.AMUX    Tshcko                0.461   dma_we
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t
    SLICE_X56Y8.A5       net (fanout=42)       3.302   gnum_interface_block.l2p_dma_cyc
    SLICE_X56Y8.A        Tilo                  0.203   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i_RNID8UO
    RAMB16_X2Y16.WEA3    net (fanout=8)        3.606   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1
    RAMB16_X2Y16.CLKA    Trcck_WEA             0.300   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (0.964ns logic, 6.908ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.865ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.AQ      Tcko                  0.391   wbm_csr_adr(1)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X27Y86.B3      net (fanout=350)      4.295   wbm_csr_adr(1)
    SLICE_X27Y86.B       Tilo                  0.259   wbm_csr_cyc
                                                       cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress_RNI3SI93_0
    SLICE_X30Y58.CE      net (fanout=5)        2.589   N_6167
    SLICE_X30Y58.CLK     Tceck                 0.331   wb_all_csr_dat_rd(163)
                                                       cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.865ns (0.981ns logic, 6.884ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_inputs_en[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.499 - 0.478)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_inputs_en[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X32Y73.B2      net (fanout=18)       1.636   N_126_0
    SLICE_X32Y73.B       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_10[5]
    SLICE_X17Y69.CE      net (fanout=13)       1.721   N_48_0
    SLICE_X17Y69.CLK     Tceck                 0.324   acam_inputs_en(27)
                                                       reg_control_block.acam_inputs_en[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (1.438ns logic, 6.496ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_inputs_en[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.926ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.499 - 0.478)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_inputs_en[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X32Y73.B2      net (fanout=18)       1.636   N_126_0
    SLICE_X32Y73.B       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_10[5]
    SLICE_X17Y69.CE      net (fanout=13)       1.721   N_48_0
    SLICE_X17Y69.CLK     Tceck                 0.316   acam_inputs_en(27)
                                                       reg_control_block.acam_inputs_en[27]
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (1.430ns logic, 6.496ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          address_decoder.wbm_dat_o[15] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.597 - 0.623)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to address_decoder.wbm_dat_o[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y75.AQ      Tcko                  0.447   wbm_csr_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X23Y57.A4      net (fanout=358)      2.706   wbm_csr_adr(0)
    SLICE_X23Y57.A       Tilo                  0.259   irq_time_threshold(19)
                                                       address_decoder.wbm_dat_o_RNO_11[15]
    SLICE_X19Y62.B3      net (fanout=1)        0.970   address_decoder.wbm_dat_o_RNO_11[15]/O
    SLICE_X19Y62.B       Tilo                  0.259   address_decoder.wbm_dat_o_RNO_0[15]/O
                                                       address_decoder.wbm_dat_o_RNO_10[15]
    SLICE_X19Y62.C4      net (fanout=1)        0.295   address_decoder.wbm_dat_o_RNO_10[15]/O
    SLICE_X19Y62.C       Tilo                  0.259   address_decoder.wbm_dat_o_RNO_0[15]/O
                                                       address_decoder.wbm_dat_o_RNO_6[15]
    SLICE_X19Y62.A1      net (fanout=1)        0.602   address_decoder.wbm_dat_o_RNO_6[15]/O
    SLICE_X19Y62.A       Tilo                  0.259   address_decoder.wbm_dat_o_RNO_0[15]/O
                                                       address_decoder.wbm_dat_o_RNO_2[15]
    SLICE_X19Y62.D3      net (fanout=1)        0.316   address_decoder.wbm_dat_o_RNO_2[15]/O
    SLICE_X19Y62.D       Tilo                  0.259   address_decoder.wbm_dat_o_RNO_0[15]/O
                                                       address_decoder.wbm_dat_o_RNO_0[15]
    SLICE_X18Y60.A6      net (fanout=1)        0.948   address_decoder.wbm_dat_o_RNO_0[15]/O
    SLICE_X18Y60.CLK     Tas                   0.289   wbm_csr_dat_rd(18)
                                                       address_decoder.wbm_dat_o_RNO[15]
                                                       address_decoder.wbm_dat_o[15]
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (2.031ns logic, 5.837ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_inputs_en[24] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.499 - 0.478)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_inputs_en[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X32Y73.B2      net (fanout=18)       1.636   N_126_0
    SLICE_X32Y73.B       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_10[5]
    SLICE_X17Y69.CE      net (fanout=13)       1.721   N_48_0
    SLICE_X17Y69.CLK     Tceck                 0.295   acam_inputs_en(27)
                                                       reg_control_block.acam_inputs_en[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (1.409ns logic, 6.496ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.AQ      Tcko                  0.391   wbm_csr_adr(1)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X27Y86.B3      net (fanout=350)      4.295   wbm_csr_adr(1)
    SLICE_X27Y86.B       Tilo                  0.259   wbm_csr_cyc
                                                       cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress_RNI3SI93_0
    SLICE_X30Y58.CE      net (fanout=5)        2.589   N_6167
    SLICE_X30Y58.CLK     Tceck                 0.295   wb_all_csr_dat_rd(163)
                                                       cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.945ns logic, 6.884ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] (FF)
  Destination:          reg_control_block.ctrl_reg[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.569 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] to reg_control_block.ctrl_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.BQ      Tcko                  0.447   wbm_csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]
    SLICE_X21Y67.D3      net (fanout=7)        2.104   wbm_csr_adr(6)
    SLICE_X21Y67.D       Tilo                  0.259   m92_e_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIM6E91_o6[6]
    SLICE_X21Y72.B5      net (fanout=2)        0.617   m92_e_0
    SLICE_X21Y72.B       Tilo                  0.259   activate_acq_p
                                                       reg_control_block.clear_ctrl_reg_RNIFM5D7
    SLICE_X15Y35.B1      net (fanout=11)       3.903   reg_control_block.un1_ctrl_reg6_i
    SLICE_X15Y35.CLK     Tas                   0.227   N_7562
                                                       data_engine_block.engine_st_ns_0_i_a2_1_lut6_2_o5[2]
                                                       reg_control_block.ctrl_reg[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.192ns logic, 6.624ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[3] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.AQ      Tcko                  0.391   wbm_csr_adr(1)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X27Y86.B3      net (fanout=350)      4.295   wbm_csr_adr(1)
    SLICE_X27Y86.B       Tilo                  0.259   wbm_csr_cyc
                                                       cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress_RNI3SI93_0
    SLICE_X30Y58.CE      net (fanout=5)        2.589   N_6167
    SLICE_X30Y58.CLK     Tceck                 0.291   wb_all_csr_dat_rd(163)
                                                       cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (0.941ns logic, 6.884ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_config_9[6] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.599 - 0.575)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_config_9[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X3Y68.A6       net (fanout=18)       1.896   N_126_0
    SLICE_X3Y68.A        Tilo                  0.259   N_10_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_12[5]
    SLICE_X7Y62.CE       net (fanout=7)        1.353   N_10_0
    SLICE_X7Y62.CLK      Tceck                 0.340   acam_config_9(7)
                                                       reg_control_block.acam_config_9[6]
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (1.508ns logic, 6.388ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_decoder.wb_periph_addr[0] (FF)
  Destination:          address_decoder.wbm_dat_o[9] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: address_decoder.wb_periph_addr[0] to address_decoder.wbm_dat_o[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.AQ      Tcko                  0.391   address_decoder.wb_periph_addr(2)
                                                       address_decoder.wb_periph_addr[0]
    SLICE_X14Y91.D6      net (fanout=72)       3.794   address_decoder.wb_periph_addr(0)
    SLICE_X14Y91.D       Tilo                  0.203   wb_all_csr_dat_rd(67)
                                                       address_decoder.wbm_dat_o_RNO_0[9]
    SLICE_X8Y55.C1       net (fanout=1)        3.114   N_3_9
    SLICE_X8Y55.CLK      Tas                   0.341   wbm_csr_dat_rd(9)
                                                       address_decoder.wbm_dat_o_RNO[9]
                                                       address_decoder.wbm_dat_o[9]
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (0.935ns logic, 6.908ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.460 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.AMUX    Tshcko                0.461   dma_we
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t
    SLICE_X56Y8.A5       net (fanout=42)       3.302   gnum_interface_block.l2p_dma_cyc
    SLICE_X56Y8.A        Tilo                  0.203   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i_RNID8UO
    RAMB16_X2Y16.WEA1    net (fanout=8)        3.606   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1
    RAMB16_X2Y16.CLKA    Trcck_WEA             0.250   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (0.914ns logic, 6.908ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_engine_block.acam_config_rdbk_6cst[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.494 - 0.505)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_engine_block.acam_config_rdbk_6cst[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X9Y38.A2       net (fanout=65)       0.877   address_o_c(3)
    SLICE_X9Y38.A        Tilo                  0.259   m49_s_3_2_0
                                                       data_engine_block.engine_st_RNISPJJ1[2]
    SLICE_X12Y39.B1      net (fanout=68)       0.872   N_3848
    SLICE_X12Y39.B       Tilo                  0.205   data_engine_block.un1_acam_config_rdbk_04_5_i
                                                       data_engine_block.acam_we_o_i_a2_0_a2_lut6_2_RNIDO2O2
    SLICE_X5Y55.CE       net (fanout=8)        2.662   data_engine_block.un1_acam_config_rdbk_04_5_i
    SLICE_X5Y55.CLK      Tceck                 0.324   acam_config_rdbk_6(31)
                                                       data_engine_block.acam_config_rdbk_6cst[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (1.659ns logic, 6.195ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.460 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.AMUX    Tshcko                0.461   dma_we
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t
    SLICE_X56Y8.A5       net (fanout=42)       3.302   gnum_interface_block.l2p_dma_cyc
    SLICE_X56Y8.A        Tilo                  0.203   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i_RNID8UO
    RAMB16_X2Y16.WEA0    net (fanout=8)        3.600   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1
    RAMB16_X2Y16.CLKA    Trcck_WEA             0.250   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (0.914ns logic, 6.902ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.AQ      Tcko                  0.391   wbm_csr_adr(1)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X27Y86.B3      net (fanout=350)      4.295   wbm_csr_adr(1)
    SLICE_X27Y86.B       Tilo                  0.259   wbm_csr_cyc
                                                       cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress_RNI3SI93_0
    SLICE_X30Y58.CE      net (fanout=5)        2.589   N_6167
    SLICE_X30Y58.CLK     Tceck                 0.276   wb_all_csr_dat_rd(163)
                                                       cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (0.926ns logic, 6.884ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_config_9[5] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.880ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.599 - 0.575)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_config_9[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X3Y68.A6       net (fanout=18)       1.896   N_126_0
    SLICE_X3Y68.A        Tilo                  0.259   N_10_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_12[5]
    SLICE_X7Y62.CE       net (fanout=7)        1.353   N_10_0
    SLICE_X7Y62.CLK      Tceck                 0.324   acam_config_9(7)
                                                       reg_control_block.acam_config_9[5]
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (1.492ns logic, 6.388ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_config_9[7] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.599 - 0.575)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_config_9[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X3Y68.A6       net (fanout=18)       1.896   N_126_0
    SLICE_X3Y68.A        Tilo                  0.259   N_10_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_12[5]
    SLICE_X7Y62.CE       net (fanout=7)        1.353   N_10_0
    SLICE_X7Y62.CLK      Tceck                 0.316   acam_config_9(7)
                                                       reg_control_block.acam_config_9[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.484ns logic, 6.388ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y106.CE     net (fanout=4)        1.829   N_115_i
    SLICE_X44Y106.CLK    Tceck                 0.331   cmp_fmc_onewire.Wrapped_1wire.div(15)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (1.778ns logic, 6.050ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          address_decoder.wbm_dat_o[18] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.597 - 0.623)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to address_decoder.wbm_dat_o[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y75.AQ      Tcko                  0.447   wbm_csr_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X16Y46.C3      net (fanout=358)      3.956   wbm_csr_adr(0)
    SLICE_X16Y46.CMUX    Tilo                  0.343   N_446_0
                                                       reg_control_block.gnum_csr_dat_o_28_i_m2cf1[18]
                                                       reg_control_block.gnum_csr_dat_o_28_i_m2f7mux[18]
    SLICE_X17Y57.A6      net (fanout=1)        0.977   N_8282
    SLICE_X17Y57.A       Tilo                  0.259   acam_config_0(19)
                                                       address_decoder.wbm_dat_o_RNO_1[18]
    SLICE_X17Y57.D3      net (fanout=1)        0.316   address_decoder.wbm_dat_o_RNO_1[18]/O
    SLICE_X17Y57.D       Tilo                  0.259   acam_config_0(19)
                                                       address_decoder.wbm_dat_o_RNO_0[18]
    SLICE_X18Y60.D1      net (fanout=1)        0.966   address_decoder.wbm_dat_o_RNO_0[18]/O
    SLICE_X18Y60.CLK     Tas                   0.289   wbm_csr_dat_rd(18)
                                                       address_decoder.wbm_dat_o_RNO[18]
                                                       address_decoder.wbm_dat_o[18]
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (1.597ns logic, 6.215ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_engine_block.acam_config_rdbk_6cst[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.494 - 0.505)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_engine_block.acam_config_rdbk_6cst[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X9Y38.A2       net (fanout=65)       0.877   address_o_c(3)
    SLICE_X9Y38.A        Tilo                  0.259   m49_s_3_2_0
                                                       data_engine_block.engine_st_RNISPJJ1[2]
    SLICE_X12Y39.B1      net (fanout=68)       0.872   N_3848
    SLICE_X12Y39.B       Tilo                  0.205   data_engine_block.un1_acam_config_rdbk_04_5_i
                                                       data_engine_block.acam_we_o_i_a2_0_a2_lut6_2_RNIDO2O2
    SLICE_X5Y55.CE       net (fanout=8)        2.662   data_engine_block.un1_acam_config_rdbk_04_5_i
    SLICE_X5Y55.CLK      Tceck                 0.295   acam_config_rdbk_6(31)
                                                       data_engine_block.acam_config_rdbk_6cst[30]
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (1.630ns logic, 6.195ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] (FF)
  Destination:          reg_control_block.acam_config_9[4] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.599 - 0.575)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[15] to reg_control_block.acam_config_9[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.447   wbm_csr_adr(15)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]
    SLICE_X27Y73.D1      net (fanout=37)       2.023   wbm_csr_adr(15)
    SLICE_X27Y73.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress
                                                       gnum_interface_block.cmp_wbmaster32.wb_stb_t_RNIEVHQ2_o6
    SLICE_X18Y69.B6      net (fanout=2)        1.116   m83_e_0
    SLICE_X18Y69.B       Tilo                  0.203   N_375
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIUUCB5[6]
    SLICE_X3Y68.A6       net (fanout=18)       1.896   N_126_0
    SLICE_X3Y68.A        Tilo                  0.259   N_10_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIPM6V6_12[5]
    SLICE_X7Y62.CE       net (fanout=7)        1.353   N_10_0
    SLICE_X7Y62.CLK      Tceck                 0.295   acam_config_9(7)
                                                       reg_control_block.acam_config_9[4]
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (1.463ns logic, 6.388ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] (FF)
  Destination:          reg_control_block.ctrl_reg[8] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.562 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] to reg_control_block.ctrl_reg[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.BQ      Tcko                  0.447   wbm_csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]
    SLICE_X21Y67.D3      net (fanout=7)        2.104   wbm_csr_adr(6)
    SLICE_X21Y67.D       Tilo                  0.259   m92_e_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIM6E91_o6[6]
    SLICE_X21Y72.B5      net (fanout=2)        0.617   m92_e_0
    SLICE_X21Y72.B       Tilo                  0.259   activate_acq_p
                                                       reg_control_block.clear_ctrl_reg_RNIFM5D7
    SLICE_X7Y38.C5       net (fanout=11)       3.744   reg_control_block.un1_ctrl_reg6_i
    SLICE_X7Y38.CLK      Tas                   0.322   reset_acam
                                                       reg_control_block.ctrl_reg_RNO[8]
                                                       reg_control_block.ctrl_reg[8]
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.287ns logic, 6.465ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[8] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y105.CE     net (fanout=4)        1.803   N_115_i
    SLICE_X44Y105.CLK    Tceck                 0.331   cmp_fmc_onewire.Wrapped_1wire.div(11)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[8]
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (1.778ns logic, 6.024ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_control_block.acam_inputs_en[0] (FF)
  Destination:          address_decoder.wbm_dat_o[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.593 - 0.597)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_control_block.acam_inputs_en[0] to address_decoder.wbm_dat_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   acam_inputs_en(0)
                                                       reg_control_block.acam_inputs_en[0]
    SLICE_X24Y66.B5      net (fanout=3)        2.510   acam_inputs_en(0)
    SLICE_X24Y66.BMUX    Tilo                  0.251   N_1181
                                                       reg_control_block.gnum_csr_dat_o_7_lut6_2_o5[6]
    SLICE_X16Y66.C1      net (fanout=1)        0.984   N_1175
    SLICE_X16Y66.CMUX    Tilo                  0.343   N_1303
                                                       reg_control_block.gnum_csr_dat_o_32_RNO_2[0]
                                                       reg_control_block.gnum_csr_dat_o_32_RNO_0[0]
    SLICE_X21Y60.A1      net (fanout=1)        1.425   N_1861
    SLICE_X21Y60.A       Tilo                  0.259   N_2025
                                                       reg_control_block.gnum_csr_dat_o_32[0]
    SLICE_X21Y60.B6      net (fanout=1)        0.118   reg_control_block.gnum_csr_dat_o_32[0]/O
    SLICE_X21Y60.B       Tilo                  0.259   N_2025
                                                       reg_control_block.gnum_csr_dat_o_34[0]
    SLICE_X24Y58.C4      net (fanout=1)        0.793   N_2025
    SLICE_X24Y58.CLK     Tas                   0.412   wbm_csr_dat_rd(0)
                                                       address_decoder.wbm_dat_o_RNO_1[0]
                                                       address_decoder.wbm_dat_o_RNO[0]
                                                       address_decoder.wbm_dat_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (1.971ns logic, 5.830ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y106.CE     net (fanout=4)        1.829   N_115_i
    SLICE_X44Y106.CLK    Tceck                 0.295   cmp_fmc_onewire.Wrapped_1wire.div(15)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (1.742ns logic, 6.050ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[15] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y106.CE     net (fanout=4)        1.829   N_115_i
    SLICE_X44Y106.CLK    Tceck                 0.291   cmp_fmc_onewire.Wrapped_1wire.div(15)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[15]
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (1.738ns logic, 6.050ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.460 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.AMUX    Tshcko                0.461   dma_we
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t
    SLICE_X56Y8.A5       net (fanout=42)       3.302   gnum_interface_block.l2p_dma_cyc
    SLICE_X56Y8.A        Tilo                  0.203   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad(3)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i_RNID8UO
    RAMB16_X2Y16.ENA     net (fanout=8)        3.558   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1
    RAMB16_X2Y16.CLKA    Trcck_ENA             0.220   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (0.884ns logic, 6.860ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[13] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y106.CE     net (fanout=4)        1.829   N_115_i
    SLICE_X44Y106.CLK    Tceck                 0.276   cmp_fmc_onewire.Wrapped_1wire.div(15)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[13]
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (1.723ns logic, 6.050ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[10] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y105.CE     net (fanout=4)        1.803   N_115_i
    SLICE_X44Y105.CLK    Tceck                 0.295   cmp_fmc_onewire.Wrapped_1wire.div(11)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[10]
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (1.742ns logic, 6.024ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_ovd (FF)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.div[11] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_ovd to cmp_fmc_onewire.Wrapped_1wire.div[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.AQ     Tcko                  0.447   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A3     net (fanout=16)       1.217   cmp_fmc_onewire.Wrapped_1wire.owr_ovd
    SLICE_X43Y103.A      Tilo                  0.259   cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n(3)
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_34_i_m4_1_lut6_2_o6
    SLICE_X42Y103.D1     net (fanout=1)        1.066   N_5067
    SLICE_X42Y103.COUT   Topcyd                0.260   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27_RNO
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27
    SLICE_X42Y104.CIN    net (fanout=1)        0.082   cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/O
    SLICE_X42Y104.BMUX   Tcinb                 0.222   cmp_fmc_onewire.Wrapped_1wire.pls
                                                       cmp_fmc_onewire.Wrapped_1wire.pls_0_I_43
    SLICE_X27Y97.D6      net (fanout=22)       1.856   cmp_fmc_onewire.Wrapped_1wire.pls
    SLICE_X27Y97.D       Tilo                  0.259   wb_all_csr_ack(4)
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNI8B7K3
    SLICE_X44Y105.CE     net (fanout=4)        1.803   N_115_i
    SLICE_X44Y105.CLK    Tceck                 0.291   cmp_fmc_onewire.Wrapped_1wire.div(11)
                                                       cmp_fmc_onewire.Wrapped_1wire.div[11]
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (1.738ns logic, 6.024ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] (FF)
  Destination:          reg_control_block.ctrl_reg[4] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.560 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[6] to reg_control_block.ctrl_reg[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.BQ      Tcko                  0.447   wbm_csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]
    SLICE_X21Y67.D3      net (fanout=7)        2.104   wbm_csr_adr(6)
    SLICE_X21Y67.D       Tilo                  0.259   m92_e_0
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIM6E91_o6[6]
    SLICE_X21Y72.B5      net (fanout=2)        0.617   m92_e_0
    SLICE_X21Y72.B       Tilo                  0.259   activate_acq_p
                                                       reg_control_block.clear_ctrl_reg_RNIFM5D7
    SLICE_X6Y39.D3       net (fanout=11)       3.715   reg_control_block.un1_ctrl_reg6_i
    SLICE_X6Y39.CLK      Tas                   0.289   read_acam_status
                                                       reg_control_block.ctrl_reg_RNO[4]
                                                       reg_control_block.ctrl_reg[4]
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (1.254ns logic, 6.436ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[3].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[3].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[3].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[3].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y42.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: leds_and_buttons.tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: leds_and_buttons.tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: leds_and_buttons.tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig4_o_c/CLK0
  Logical resource: leds_and_buttons.tdc_led_trig4_o/CK0
  Location pin: OLOGIC_X26Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: leds_and_buttons.tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: leds_and_buttons.tdc_led_status_o_oreg/CLK0
  Logical resource: leds_and_buttons.tdc_led_status_o_oreg/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: irq_p_o_c/CLK0
  Logical resource: cmp_irq_controller.irq_p_o/CK0
  Location pin: OLOGIC_X25Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: term_en_1_o/CK0
  Location pin: OLOGIC_X13Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: term_en_2_o/CK0
  Location pin: OLOGIC_X13Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: term_en_3_o/CK0
  Location pin: OLOGIC_X15Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: enable_inputs_o_c/CLK0
  Logical resource: enable_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: term_en_4_o/CK0
  Location pin: OLOGIC_X15Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: term_en_5_o/CK0
  Location pin: OLOGIC_X21Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cs_n_o_c/CLK0
  Logical resource: acam_data_block.cs_n_o/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rd_n_o_c/CLK0
  Logical resource: acam_data_block.rd_n_o/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: wr_n_o_c/CLK0
  Logical resource: acam_data_block.wr_n_o/CK0
  Location pin: OLOGIC_X14Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1014_0 = MAXDELAY FROM TIMEGRP         
"gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" TO TIMEGRP         
"iodelay_1014_0" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.696ns.
--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.cmp_p2l_dma_master.rx_error_o (FF)
  Destination:          rx_error_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.rx_error_o to rx_error_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y92.OQ     Tockq                 0.842   rx_error_o_c
                                                       gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    J17.O                net (fanout=1)        0.233   rx_error_o_c
    J17.PAD              Tioop                 1.621   rx_error_o
                                                       rx_error_o_obuf
                                                       rx_error_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1020_0 = MAXDELAY FROM TIMEGRP         
"gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" TO TIMEGRP         
"iodelay_1020_0" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.696ns.
--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.l2p_edb_o (FF)
  Destination:          l2p_edb_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.l2p_edb_o to l2p_edb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y45.OQ     Tockq                 0.842   l2p_edb_o_c
                                                       gnum_interface_block.l2p_edb_o
    U20.O                net (fanout=1)        0.233   l2p_edb_o_c
    U20.PAD              Tioop                 1.621   l2p_edb_o
                                                       l2p_edb_o_obuf
                                                       l2p_edb_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1022_0 = MAXDELAY FROM TIMEGRP "iodelay_1022_0" TO 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               l2p_rdy_i (PAD)
  Destination:          gnum_interface_block.l2p_rdy_t (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: l2p_rdy_i to gnum_interface_block.l2p_rdy_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.I                Tiopi                 0.890   l2p_rdy_i
                                                       l2p_rdy_i
                                                       l2p_rdy_i_ibuf
                                                       ProtoComp235.IMUX.25
    ILOGIC_X27Y33.D      net (fanout=1)        0.184   l2p_rdy_i_c
    ILOGIC_X27Y33.CLK0   Tidock                1.186   gnum_interface_block.l2p_rdy_t
                                                       ProtoComp258.D2OFFBYP_SRC.2
                                                       gnum_interface_block.l2p_rdy_t
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1023_0 = MAXDELAY FROM TIMEGRP "iodelay_1023_0" TO 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               l_wr_rdy_i(0) (PAD)
  Destination:          gnum_interface_block.l_wr_rdy_t[0] (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: l_wr_rdy_i(0) to gnum_interface_block.l_wr_rdy_t[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R20.I                Tiopi                 0.890   l_wr_rdy_i(0)
                                                       l_wr_rdy_i(0)
                                                       l_wr_rdy_i_ibuf[0]
                                                       ProtoComp235.IMUX.27
    ILOGIC_X27Y49.D      net (fanout=1)        0.184   l_wr_rdy_i_c(0)
    ILOGIC_X27Y49.CLK0   Tidock                1.186   gnum_interface_block.l_wr_rdy_t(0)
                                                       ProtoComp258.D2OFFBYP_SRC.3
                                                       gnum_interface_block.l_wr_rdy_t[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1024_0 = MAXDELAY FROM TIMEGRP "iodelay_1024_0" TO 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.193ns.
--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - data path)
  Source:               l_wr_rdy_i(1) (PAD)
  Destination:          gnum_interface_block.l_wr_rdy_t[1] (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: l_wr_rdy_i(1) to gnum_interface_block.l_wr_rdy_t[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T22.I                Tiopi                 0.890   l_wr_rdy_i(1)
                                                       l_wr_rdy_i(1)
                                                       l_wr_rdy_i_ibuf[1]
                                                       ProtoComp235.IMUX.28
    ILOGIC_X27Y46.D      net (fanout=1)        0.117   l_wr_rdy_i_c(1)
    ILOGIC_X27Y46.CLK0   Tidock                1.186   gnum_interface_block.l_wr_rdy_t(1)
                                                       ProtoComp258.D2OFFBYP_SRC.4
                                                       gnum_interface_block.l_wr_rdy_t[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (2.076ns logic, 0.117ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1025_0 = MAXDELAY FROM TIMEGRP "iodelay_1025_0" TO 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               p_rd_d_rdy_i(0) (PAD)
  Destination:          gnum_interface_block.p_rd_d_rdy_t[0] (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: p_rd_d_rdy_i(0) to gnum_interface_block.p_rd_d_rdy_t[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N16.I                Tiopi                 0.890   p_rd_d_rdy_i(0)
                                                       p_rd_d_rdy_i(0)
                                                       p_rd_d_rdy_i_ibuf[0]
                                                       ProtoComp235.IMUX.16
    ILOGIC_X27Y31.D      net (fanout=1)        0.184   p_rd_d_rdy_i_c(0)
    ILOGIC_X27Y31.CLK0   Tidock                1.186   gnum_interface_block.p_rd_d_rdy_t(0)
                                                       ProtoComp258.D2OFFBYP_SRC
                                                       gnum_interface_block.p_rd_d_rdy_t[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1026_0 = MAXDELAY FROM TIMEGRP "iodelay_1026_0" TO 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" 3 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               p_rd_d_rdy_i(1) (PAD)
  Destination:          gnum_interface_block.p_rd_d_rdy_t[1] (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: p_rd_d_rdy_i(1) to gnum_interface_block.p_rd_d_rdy_t[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P19.I                Tiopi                 0.890   p_rd_d_rdy_i(1)
                                                       p_rd_d_rdy_i(1)
                                                       p_rd_d_rdy_i_ibuf[1]
                                                       ProtoComp235.IMUX.17
    ILOGIC_X27Y37.D      net (fanout=1)        0.184   p_rd_d_rdy_i_c(1)
    ILOGIC_X27Y37.CLK0   Tidock                1.186   gnum_interface_block.p_rd_d_rdy_t(1)
                                                       ProtoComp258.D2OFFBYP_SRC.1
                                                       gnum_interface_block.p_rd_d_rdy_t[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1043_0 = MAXDELAY FROM TIMEGRP         
"gnum_interface_block_cmp_clk_in_rx_pllout_x1_rise" TO TIMEGRP         
"iodelay_1043_0" 4.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.442ns.
--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - data path)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Requirement:          4.500ns
  Data Path Delay:      4.442ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.AQ     Tcko                  0.447   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    SLICE_X57Y102.C6     net (fanout=3)        0.294   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X57Y102.C      Tilo                  0.259   p2l_rdy_o_c
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        1.821   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (2.327ns logic, 2.115ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - data path)
  Source:               gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Requirement:          4.500ns
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y101.CQ     Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    SLICE_X57Y102.C5     net (fanout=2)        0.331   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full
    SLICE_X57Y102.C      Tilo                  0.259   p2l_rdy_o_c
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        1.821   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (2.271ns logic, 2.152ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1046_0 = MAXDELAY FROM TIMEGRP "to_1047_0" TO TIMEGRP 
"tdc_clk_p_i_rise" 22         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 420 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.168ns.
--------------------------------------------------------------------------------
Slack:                  12.832ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_config_rdbk_8[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_config_rdbk_8[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X16Y62.DX      net (fanout=15)       8.242   data_bus_io_in(7)
    SLICE_X16Y62.CLK     Tdick                 0.136   acam_config_rdbk_8(7)
                                                       acam_config_rdbk_8[7]
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (0.926ns logic, 8.242ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  13.011ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_config_rdbk_5[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_config_rdbk_5[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X15Y55.DX      net (fanout=15)       8.136   data_bus_io_in(7)
    SLICE_X15Y55.CLK     Tdick                 0.063   acam_config_rdbk_5(7)
                                                       acam_config_rdbk_5[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (0.853ns logic, 8.136ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  13.101ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_6[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.899ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_6[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X7Y52.CX       net (fanout=15)       8.046   data_bus_io_in(26)
    SLICE_X7Y52.CLK      Tdick                 0.063   acam_config_rdbk_6(27)
                                                       acam_config_rdbk_6[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (0.853ns logic, 8.046ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  13.121ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_config_rdbk_10[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.879ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_config_rdbk_10[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X17Y58.DX      net (fanout=15)       8.026   data_bus_io_in(7)
    SLICE_X17Y58.CLK     Tdick                 0.063   acam_config_rdbk_10(7)
                                                       acam_config_rdbk_10[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.879ns (0.853ns logic, 8.026ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  13.256ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_4[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.744ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_4[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X6Y51.CX       net (fanout=15)       7.868   data_bus_io_in(26)
    SLICE_X6Y51.CLK      Tdick                 0.086   acam_config_rdbk_4(27)
                                                       acam_config_rdbk_4[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.744ns (0.876ns logic, 7.868ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  13.280ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_2[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_2[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X4Y51.CX       net (fanout=15)       7.794   data_bus_io_in(26)
    SLICE_X4Y51.CLK      Tdick                 0.136   acam_config_rdbk_2(27)
                                                       acam_config_rdbk_2[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (0.926ns logic, 7.794ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  13.306ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_7[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.694ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_7[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X7Y51.CX       net (fanout=15)       7.841   data_bus_io_in(26)
    SLICE_X7Y51.CLK      Tdick                 0.063   acam_config_rdbk_7(27)
                                                       acam_config_rdbk_7[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.694ns (0.853ns logic, 7.841ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  13.369ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_4[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.631ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_4[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X6Y51.DX       net (fanout=15)       7.755   data_bus_io_in(27)
    SLICE_X6Y51.CLK      Tdick                 0.086   acam_config_rdbk_4(27)
                                                       acam_config_rdbk_4[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (0.876ns logic, 7.755ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  13.383ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_start01_o[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.617ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_start01_o[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X2Y55.CX       net (fanout=15)       7.741   data_bus_io_in(26)
    SLICE_X2Y55.CLK      Tdick                 0.086   acam_start01(27)
                                                       acam_start01_o[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.617ns (0.876ns logic, 7.741ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  13.396ns (requirement - data path)
  Source:               data_bus_io(8) (PAD)
  Destination:          acam_config_rdbk_10[8] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.604ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(8) to acam_config_rdbk_10[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.790   data_bus_io(8)
                                                       data_bus_io(8)
                                                       data_bus_io_iobuf[8]/IBUF
                                                       ProtoComp236.IMUX.9
    SLICE_X10Y54.AX      net (fanout=15)       7.728   data_bus_io_in(8)
    SLICE_X10Y54.CLK     Tdick                 0.086   acam_config_rdbk_10(11)
                                                       acam_config_rdbk_10[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (0.876ns logic, 7.728ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  13.402ns (requirement - data path)
  Source:               data_bus_io(10) (PAD)
  Destination:          acam_config_rdbk_8[10] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(10) to acam_config_rdbk_8[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.790   data_bus_io(10)
                                                       data_bus_io(10)
                                                       data_bus_io_iobuf[10]/IBUF
                                                       ProtoComp236.IMUX.11
    SLICE_X11Y53.C2      net (fanout=15)       7.581   data_bus_io_in(10)
    SLICE_X11Y53.CLK     Tas                   0.227   acam_config_rdbk_8(3)
                                                       data_bus_io_in(10)_rt
                                                       acam_config_rdbk_8[10]
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (1.017ns logic, 7.581ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  13.412ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_7[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.588ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_7[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X7Y51.DX       net (fanout=15)       7.735   data_bus_io_in(27)
    SLICE_X7Y51.CLK      Tdick                 0.063   acam_config_rdbk_7(27)
                                                       acam_config_rdbk_7[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (0.853ns logic, 7.735ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  13.439ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_ififo1_o[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.561ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_ififo1_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X3Y54.DX       net (fanout=15)       7.708   data_bus_io_in(27)
    SLICE_X3Y54.CLK      Tdick                 0.063   acam_ififo1(27)
                                                       acam_ififo1_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.561ns (0.853ns logic, 7.708ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  13.463ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_6[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_6[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X7Y52.DX       net (fanout=15)       7.684   data_bus_io_in(27)
    SLICE_X7Y52.CLK      Tdick                 0.063   acam_config_rdbk_6(27)
                                                       acam_config_rdbk_6[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (0.853ns logic, 7.684ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  13.473ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_2[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_2[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X4Y51.DX       net (fanout=15)       7.601   data_bus_io_in(27)
    SLICE_X4Y51.CLK      Tdick                 0.136   acam_config_rdbk_2(27)
                                                       acam_config_rdbk_2[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (0.926ns logic, 7.601ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  13.485ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_5[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_5[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X4Y52.CX       net (fanout=15)       7.589   data_bus_io_in(26)
    SLICE_X4Y52.CLK      Tdick                 0.136   acam_config_rdbk_5(27)
                                                       acam_config_rdbk_5[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (0.926ns logic, 7.589ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  13.485ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_10[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_10[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X3Y52.DX       net (fanout=15)       7.662   data_bus_io_in(27)
    SLICE_X3Y52.CLK      Tdick                 0.063   acam_config_rdbk_10(27)
                                                       acam_config_rdbk_10[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (0.853ns logic, 7.662ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  13.497ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_config_rdbk_7[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.503ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_config_rdbk_7[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X17Y55.DX      net (fanout=15)       7.650   data_bus_io_in(7)
    SLICE_X17Y55.CLK     Tdick                 0.063   acam_config_rdbk_7(7)
                                                       acam_config_rdbk_7[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (0.853ns logic, 7.650ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  13.532ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_1[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.468ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_1[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X5Y51.DX       net (fanout=15)       7.615   data_bus_io_in(27)
    SLICE_X5Y51.CLK      Tdick                 0.063   acam_config_rdbk_1(27)
                                                       acam_config_rdbk_1[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (0.853ns logic, 7.615ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  13.544ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_9[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.456ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_9[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X2Y54.CX       net (fanout=15)       7.580   data_bus_io_in(26)
    SLICE_X2Y54.CLK      Tdick                 0.086   acam_status(27)
                                                       acam_config_rdbk_9[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.456ns (0.876ns logic, 7.580ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  13.594ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_ififo1_o[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_ififo1_o[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X3Y54.CX       net (fanout=15)       7.553   data_bus_io_in(26)
    SLICE_X3Y54.CLK      Tdick                 0.063   acam_ififo1(27)
                                                       acam_ififo1_o[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (0.853ns logic, 7.553ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  13.597ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_5[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.403ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_5[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X4Y52.DX       net (fanout=15)       7.477   data_bus_io_in(27)
    SLICE_X4Y52.CLK      Tdick                 0.136   acam_config_rdbk_5(27)
                                                       acam_config_rdbk_5[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.403ns (0.926ns logic, 7.477ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  13.628ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_start01_o[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_start01_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X2Y55.DX       net (fanout=15)       7.496   data_bus_io_in(27)
    SLICE_X2Y55.CLK      Tdick                 0.086   acam_start01(27)
                                                       acam_start01_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (0.876ns logic, 7.496ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  13.675ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_config_rdbk_3[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_config_rdbk_3[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X17Y54.DX      net (fanout=15)       7.472   data_bus_io_in(7)
    SLICE_X17Y54.CLK     Tdick                 0.063   acam_config_rdbk_3(7)
                                                       acam_config_rdbk_3[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (0.853ns logic, 7.472ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  13.692ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          acam_ififo2_o[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to acam_ififo2_o[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp236.IMUX.8
    SLICE_X17Y63.DX      net (fanout=15)       7.455   data_bus_io_in(7)
    SLICE_X17Y63.CLK     Tdick                 0.063   acam_ififo2(7)
                                                       acam_ififo2_o[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (0.853ns logic, 7.455ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  13.692ns (requirement - data path)
  Source:               data_bus_io(8) (PAD)
  Destination:          acam_start01_o[8] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(8) to acam_start01_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.790   data_bus_io(8)
                                                       data_bus_io(8)
                                                       data_bus_io_iobuf[8]/IBUF
                                                       ProtoComp236.IMUX.9
    SLICE_X11Y54.AX      net (fanout=15)       7.455   data_bus_io_in(8)
    SLICE_X11Y54.CLK     Tdick                 0.063   acam_start01(11)
                                                       acam_start01_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (0.853ns logic, 7.455ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  13.716ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_8[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.284ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_8[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X2Y53.CX       net (fanout=15)       7.408   data_bus_io_in(26)
    SLICE_X2Y53.CLK      Tdick                 0.086   acam_config_rdbk_8(27)
                                                       acam_config_rdbk_8[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.284ns (0.876ns logic, 7.408ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  13.736ns (requirement - data path)
  Source:               data_bus_io(8) (PAD)
  Destination:          acam_config_rdbk_8[8] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(8) to acam_config_rdbk_8[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.790   data_bus_io(8)
                                                       data_bus_io(8)
                                                       data_bus_io_iobuf[8]/IBUF
                                                       ProtoComp236.IMUX.9
    SLICE_X11Y53.A5      net (fanout=15)       7.247   data_bus_io_in(8)
    SLICE_X11Y53.CLK     Tas                   0.227   acam_config_rdbk_8(3)
                                                       data_bus_io_in(8)_rt
                                                       acam_config_rdbk_8[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (1.017ns logic, 7.247ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  13.766ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          acam_config_rdbk_3[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.234ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to acam_config_rdbk_3[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp236.IMUX.25
    SLICE_X3Y53.CX       net (fanout=15)       7.381   data_bus_io_in(26)
    SLICE_X3Y53.CLK      Tdick                 0.063   acam_config_rdbk_3(27)
                                                       acam_config_rdbk_3[26]
    -------------------------------------------------  ---------------------------
    Total                                      8.234ns (0.853ns logic, 7.381ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  13.789ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_9[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.211ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_9[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X2Y54.DX       net (fanout=15)       7.335   data_bus_io_in(27)
    SLICE_X2Y54.CLK      Tdick                 0.086   acam_status(27)
                                                       acam_config_rdbk_9[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.211ns (0.876ns logic, 7.335ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  13.812ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          acam_config_rdbk_8[27] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.188ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to acam_config_rdbk_8[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp236.IMUX.27
    SLICE_X2Y53.DX       net (fanout=15)       7.312   data_bus_io_in(27)
    SLICE_X2Y53.CLK      Tdick                 0.086   acam_config_rdbk_8(27)
                                                       acam_config_rdbk_8[27]
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (0.876ns logic, 7.312ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  13.822ns (requirement - data path)
  Source:               data_bus_io(23) (PAD)
  Destination:          acam_config_rdbk_8[23] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(23) to acam_config_rdbk_8[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y10.I                Tiopi                 0.790   data_bus_io(23)
                                                       data_bus_io(23)
                                                       data_bus_io_iobuf[23]/IBUF
                                                       ProtoComp236.IMUX.19
    SLICE_X18Y57.DX      net (fanout=15)       7.302   data_bus_io_in(23)
    SLICE_X18Y57.CLK     Tdick                 0.086   acam_config_rdbk_8(23)
                                                       acam_config_rdbk_8[23]
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (0.876ns logic, 7.302ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1047_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1047_0" 22         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7467 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  17.768ns.
--------------------------------------------------------------------------------
Slack:                  4.232ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.768ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     17.768ns (3.595ns logic, 14.173ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  4.280ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(22) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.720ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(22)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X9Y60.A1       net (fanout=25)       1.935   N_3847
    SLICE_X9Y60.A        Tilo                  0.259   acam_config_0(27)
                                                       data_engine_block.acam_dat_o_iv_2_0[22]
    SLICE_X11Y54.D6      net (fanout=1)        1.070   data_engine_block.acam_dat_o_iv_2_0(22)
    SLICE_X11Y54.D       Tilo                  0.259   acam_start01(11)
                                                       data_engine_block.acam_dat_o_iv[22]
    W10.O                net (fanout=1)        5.757   acm_dat_w(22)
    W10.PAD              Tioop                 2.001   data_bus_io(22)
                                                       data_bus_io_iobuf[22]/OBUFT
                                                       data_bus_io(22)
    -------------------------------------------------  ---------------------------
    Total                                     17.720ns (3.649ns logic, 14.071ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  4.334ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(24) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.666ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X3Y63.B5       net (fanout=25)       1.273   N_3847
    SLICE_X3Y63.B        Tilo                  0.259   acam_config_5(27)
                                                       data_bus_io_iobuf_RNO_1[24]
    SLICE_X5Y56.D1       net (fanout=1)        1.662   m57_s_1_2_0
    SLICE_X5Y56.D        Tilo                  0.259   acam_config_rdbk_5(31)
                                                       data_bus_io_iobuf_RNO[24]
    Y9.O                 net (fanout=1)        5.773   N_3212_i
    Y9.PAD               Tioop                 2.001   data_bus_io(24)
                                                       data_bus_io_iobuf[24]/OBUFT
                                                       data_bus_io(24)
    -------------------------------------------------  ---------------------------
    Total                                     17.666ns (3.649ns logic, 14.017ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  4.345ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.655ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y61.A1      net (fanout=25)       2.365   N_3847
    SLICE_X14Y61.A       Tilo                  0.203   reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/O
                                                       data_bus_io_iobuf_RNO_2[18]
    SLICE_X15Y57.D3      net (fanout=1)        0.957   m58_s_1_0_1
    SLICE_X15Y57.D       Tilo                  0.259   N_3929_i
                                                       data_bus_io_iobuf_RNO[18]
    AA8.O                net (fanout=1)        5.431   N_3929_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     17.655ns (3.593ns logic, 14.062ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  4.445ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.555ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     17.555ns (3.650ns logic, 13.905ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  4.493ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(22) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.507ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(22)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X9Y60.A1       net (fanout=25)       1.935   N_3847
    SLICE_X9Y60.A        Tilo                  0.259   acam_config_0(27)
                                                       data_engine_block.acam_dat_o_iv_2_0[22]
    SLICE_X11Y54.D6      net (fanout=1)        1.070   data_engine_block.acam_dat_o_iv_2_0(22)
    SLICE_X11Y54.D       Tilo                  0.259   acam_start01(11)
                                                       data_engine_block.acam_dat_o_iv[22]
    W10.O                net (fanout=1)        5.757   acm_dat_w(22)
    W10.PAD              Tioop                 2.001   data_bus_io(22)
                                                       data_bus_io_iobuf[22]/OBUFT
                                                       data_bus_io(22)
    -------------------------------------------------  ---------------------------
    Total                                     17.507ns (3.704ns logic, 13.803ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(24) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.453ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X3Y63.B5       net (fanout=25)       1.273   N_3847
    SLICE_X3Y63.B        Tilo                  0.259   acam_config_5(27)
                                                       data_bus_io_iobuf_RNO_1[24]
    SLICE_X5Y56.D1       net (fanout=1)        1.662   m57_s_1_2_0
    SLICE_X5Y56.D        Tilo                  0.259   acam_config_rdbk_5(31)
                                                       data_bus_io_iobuf_RNO[24]
    Y9.O                 net (fanout=1)        5.773   N_3212_i
    Y9.PAD               Tioop                 2.001   data_bus_io(24)
                                                       data_bus_io_iobuf[24]/OBUFT
                                                       data_bus_io(24)
    -------------------------------------------------  ---------------------------
    Total                                     17.453ns (3.704ns logic, 13.749ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.558ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.442ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y61.A1      net (fanout=25)       2.365   N_3847
    SLICE_X14Y61.A       Tilo                  0.203   reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/O
                                                       data_bus_io_iobuf_RNO_2[18]
    SLICE_X15Y57.D3      net (fanout=1)        0.957   m58_s_1_0_1
    SLICE_X15Y57.D       Tilo                  0.259   N_3929_i
                                                       data_bus_io_iobuf_RNO[18]
    AA8.O                net (fanout=1)        5.431   N_3929_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     17.442ns (3.648ns logic, 13.794ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  4.662ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.338ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     17.338ns (3.675ns logic, 13.663ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.700ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(19) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.300ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y63.A3      net (fanout=25)       2.024   N_3847
    SLICE_X14Y63.A       Tilo                  0.203   N_1318
                                                       data_engine_block.acam_dat_o_0_iv_2_0[19]
    SLICE_X14Y58.D2      net (fanout=1)        0.964   data_engine_block.acam_dat_o_0_iv_2_0(19)
    SLICE_X14Y58.D       Tilo                  0.203   acam_config_rdbk_10(19)
                                                       data_engine_block.acam_dat_o_0_iv[19]
    AB8.O                net (fanout=1)        5.466   acm_dat_w(19)
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     17.300ns (3.537ns logic, 13.763ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  4.710ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(22) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.290ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(22)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X9Y60.A1       net (fanout=25)       1.935   N_3847
    SLICE_X9Y60.A        Tilo                  0.259   acam_config_0(27)
                                                       data_engine_block.acam_dat_o_iv_2_0[22]
    SLICE_X11Y54.D6      net (fanout=1)        1.070   data_engine_block.acam_dat_o_iv_2_0(22)
    SLICE_X11Y54.D       Tilo                  0.259   acam_start01(11)
                                                       data_engine_block.acam_dat_o_iv[22]
    W10.O                net (fanout=1)        5.757   acm_dat_w(22)
    W10.PAD              Tioop                 2.001   data_bus_io(22)
                                                       data_bus_io_iobuf[22]/OBUFT
                                                       data_bus_io(22)
    -------------------------------------------------  ---------------------------
    Total                                     17.290ns (3.729ns logic, 13.561ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  4.764ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(24) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.236ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X3Y63.B5       net (fanout=25)       1.273   N_3847
    SLICE_X3Y63.B        Tilo                  0.259   acam_config_5(27)
                                                       data_bus_io_iobuf_RNO_1[24]
    SLICE_X5Y56.D1       net (fanout=1)        1.662   m57_s_1_2_0
    SLICE_X5Y56.D        Tilo                  0.259   acam_config_rdbk_5(31)
                                                       data_bus_io_iobuf_RNO[24]
    Y9.O                 net (fanout=1)        5.773   N_3212_i
    Y9.PAD               Tioop                 2.001   data_bus_io(24)
                                                       data_bus_io_iobuf[24]/OBUFT
                                                       data_bus_io(24)
    -------------------------------------------------  ---------------------------
    Total                                     17.236ns (3.729ns logic, 13.507ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  4.767ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(14) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.233ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X10Y65.A5      net (fanout=25)       2.102   N_3847
    SLICE_X10Y65.A       Tilo                  0.203   data_engine_block.acam_dat_o_0_iv_2_0(14)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[14]
    SLICE_X11Y58.D6      net (fanout=1)        0.975   data_engine_block.acam_dat_o_0_iv_2_0(14)
    SLICE_X11Y58.D       Tilo                  0.259   acam_config_6(15)
                                                       data_engine_block.acam_dat_o_0_iv[14]
    U9.O                 net (fanout=1)        5.254   acm_dat_w(14)
    U9.PAD               Tioop                 2.001   data_bus_io(14)
                                                       data_bus_io_iobuf[14]/OBUFT
                                                       data_bus_io(14)
    -------------------------------------------------  ---------------------------
    Total                                     17.233ns (3.593ns logic, 13.640ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  4.775ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.225ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y61.A1      net (fanout=25)       2.365   N_3847
    SLICE_X14Y61.A       Tilo                  0.203   reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/O
                                                       data_bus_io_iobuf_RNO_2[18]
    SLICE_X15Y57.D3      net (fanout=1)        0.957   m58_s_1_0_1
    SLICE_X15Y57.D       Tilo                  0.259   N_3929_i
                                                       data_bus_io_iobuf_RNO[18]
    AA8.O                net (fanout=1)        5.431   N_3929_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     17.225ns (3.673ns logic, 13.552ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  4.784ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(7) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.216ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X5Y57.D3       net (fanout=65)       3.200   address_o_c(3)
    SLICE_X5Y57.D        Tilo                  0.259   acam_config_rdbk_1(31)
                                                       data_engine_block.acam_dat_o[0]
    SLICE_X15Y63.A2      net (fanout=25)       1.970   N_954
    SLICE_X15Y63.A       Tilo                  0.259   m385_0
                                                       data_bus_io_iobuf_RNO_5[7]
    SLICE_X15Y63.B5      net (fanout=1)        0.358   data_bus_io_iobuf_RNO_5[7]/O
    SLICE_X15Y63.B       Tilo                  0.259   m385_0
                                                       data_bus_io_iobuf_RNO[7]
    AB12.O               net (fanout=1)        6.255   N_6808_i
    AB12.PAD             Tioop                 2.001   data_bus_io(7)
                                                       data_bus_io_iobuf[7]/OBUFT
                                                       data_bus_io(7)
    -------------------------------------------------  ---------------------------
    Total                                     17.216ns (3.649ns logic, 13.567ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.908ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.092ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y38.B3       net (fanout=12)       0.816   data_engine_block.engine_st(6)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     17.092ns (3.577ns logic, 13.515ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  4.913ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(19) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.087ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y63.A3      net (fanout=25)       2.024   N_3847
    SLICE_X14Y63.A       Tilo                  0.203   N_1318
                                                       data_engine_block.acam_dat_o_0_iv_2_0[19]
    SLICE_X14Y58.D2      net (fanout=1)        0.964   data_engine_block.acam_dat_o_0_iv_2_0(19)
    SLICE_X14Y58.D       Tilo                  0.203   acam_config_rdbk_10(19)
                                                       data_engine_block.acam_dat_o_0_iv[19]
    AB8.O                net (fanout=1)        5.466   acm_dat_w(19)
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     17.087ns (3.592ns logic, 13.495ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  4.914ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(15) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.086ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X10Y64.B5      net (fanout=25)       1.905   N_3847
    SLICE_X10Y64.B       Tilo                  0.203   acam_config_5(19)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[15]
    SLICE_X10Y58.D1      net (fanout=1)        1.174   data_engine_block.acam_dat_o_0_iv_2_0(15)
    SLICE_X10Y58.D       Tilo                  0.203   acam_config_2(15)
                                                       data_engine_block.acam_dat_o_0_iv[15]
    V9.O                 net (fanout=1)        5.161   acm_dat_w(15)
    V9.PAD               Tioop                 2.001   data_bus_io(15)
                                                       data_bus_io_iobuf[15]/OBUFT
                                                       data_bus_io(15)
    -------------------------------------------------  ---------------------------
    Total                                     17.086ns (3.537ns logic, 13.549ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  4.936ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          data_bus_io(5) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.064ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to data_bus_io(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X20Y55.C1      net (fanout=25)       2.091   N_3847
    SLICE_X20Y55.C       Tilo                  0.205   m55_s_5_0_1
                                                       data_bus_io_iobuf_RNO_2[5]
    SLICE_X17Y55.B5      net (fanout=1)        0.777   m55_s_5_0_1
    SLICE_X17Y55.B       Tilo                  0.259   acam_config_rdbk_7(7)
                                                       data_bus_io_iobuf_RNO[5]
    AA12.O               net (fanout=1)        5.292   N_4296_i
    AA12.PAD             Tioop                 2.001   data_bus_io(5)
                                                       data_bus_io_iobuf[5]/OBUFT
                                                       data_bus_io(5)
    -------------------------------------------------  ---------------------------
    Total                                     17.064ns (3.595ns logic, 13.469ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.956ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(22) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.044ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(22)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y38.B3       net (fanout=12)       0.816   data_engine_block.engine_st(6)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X9Y60.A1       net (fanout=25)       1.935   N_3847
    SLICE_X9Y60.A        Tilo                  0.259   acam_config_0(27)
                                                       data_engine_block.acam_dat_o_iv_2_0[22]
    SLICE_X11Y54.D6      net (fanout=1)        1.070   data_engine_block.acam_dat_o_iv_2_0(22)
    SLICE_X11Y54.D       Tilo                  0.259   acam_start01(11)
                                                       data_engine_block.acam_dat_o_iv[22]
    W10.O                net (fanout=1)        5.757   acm_dat_w(22)
    W10.PAD              Tioop                 2.001   data_bus_io(22)
                                                       data_bus_io_iobuf[22]/OBUFT
                                                       data_bus_io(22)
    -------------------------------------------------  ---------------------------
    Total                                     17.044ns (3.631ns logic, 13.413ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  4.980ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(14) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.020ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X10Y65.A5      net (fanout=25)       2.102   N_3847
    SLICE_X10Y65.A       Tilo                  0.203   data_engine_block.acam_dat_o_0_iv_2_0(14)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[14]
    SLICE_X11Y58.D6      net (fanout=1)        0.975   data_engine_block.acam_dat_o_0_iv_2_0(14)
    SLICE_X11Y58.D       Tilo                  0.259   acam_config_6(15)
                                                       data_engine_block.acam_dat_o_0_iv[14]
    U9.O                 net (fanout=1)        5.254   acm_dat_w(14)
    U9.PAD               Tioop                 2.001   data_bus_io(14)
                                                       data_bus_io_iobuf[14]/OBUFT
                                                       data_bus_io(14)
    -------------------------------------------------  ---------------------------
    Total                                     17.020ns (3.648ns logic, 13.372ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  4.997ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(7) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      17.003ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X5Y57.D3       net (fanout=65)       3.200   address_o_c(3)
    SLICE_X5Y57.D        Tilo                  0.259   acam_config_rdbk_1(31)
                                                       data_engine_block.acam_dat_o[0]
    SLICE_X15Y63.A2      net (fanout=25)       1.970   N_954
    SLICE_X15Y63.A       Tilo                  0.259   m385_0
                                                       data_bus_io_iobuf_RNO_5[7]
    SLICE_X15Y63.B5      net (fanout=1)        0.358   data_bus_io_iobuf_RNO_5[7]/O
    SLICE_X15Y63.B       Tilo                  0.259   m385_0
                                                       data_bus_io_iobuf_RNO[7]
    AB12.O               net (fanout=1)        6.255   N_6808_i
    AB12.PAD             Tioop                 2.001   data_bus_io(7)
                                                       data_bus_io_iobuf[7]/OBUFT
                                                       data_bus_io(7)
    -------------------------------------------------  ---------------------------
    Total                                     17.003ns (3.704ns logic, 13.299ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  5.010ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(24) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.990ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y38.B3       net (fanout=12)       0.816   data_engine_block.engine_st(6)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X3Y63.B5       net (fanout=25)       1.273   N_3847
    SLICE_X3Y63.B        Tilo                  0.259   acam_config_5(27)
                                                       data_bus_io_iobuf_RNO_1[24]
    SLICE_X5Y56.D1       net (fanout=1)        1.662   m57_s_1_2_0
    SLICE_X5Y56.D        Tilo                  0.259   acam_config_rdbk_5(31)
                                                       data_bus_io_iobuf_RNO[24]
    Y9.O                 net (fanout=1)        5.773   N_3212_i
    Y9.PAD               Tioop                 2.001   data_bus_io(24)
                                                       data_bus_io_iobuf[24]/OBUFT
                                                       data_bus_io(24)
    -------------------------------------------------  ---------------------------
    Total                                     16.990ns (3.631ns logic, 13.359ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.021ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.979ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y38.B3       net (fanout=12)       0.816   data_engine_block.engine_st(6)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y61.A1      net (fanout=25)       2.365   N_3847
    SLICE_X14Y61.A       Tilo                  0.203   reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/O
                                                       data_bus_io_iobuf_RNO_2[18]
    SLICE_X15Y57.D3      net (fanout=1)        0.957   m58_s_1_0_1
    SLICE_X15Y57.D       Tilo                  0.259   N_3929_i
                                                       data_bus_io_iobuf_RNO[18]
    AA8.O                net (fanout=1)        5.431   N_3929_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     16.979ns (3.575ns logic, 13.404ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.022ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.978ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y38.B4       net (fanout=9)        0.702   data_engine_block.engine_st(5)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     16.978ns (3.577ns logic, 13.401ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.070ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(22) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.930ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(22)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y38.B4       net (fanout=9)        0.702   data_engine_block.engine_st(5)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X9Y60.A1       net (fanout=25)       1.935   N_3847
    SLICE_X9Y60.A        Tilo                  0.259   acam_config_0(27)
                                                       data_engine_block.acam_dat_o_iv_2_0[22]
    SLICE_X11Y54.D6      net (fanout=1)        1.070   data_engine_block.acam_dat_o_iv_2_0(22)
    SLICE_X11Y54.D       Tilo                  0.259   acam_start01(11)
                                                       data_engine_block.acam_dat_o_iv[22]
    W10.O                net (fanout=1)        5.757   acm_dat_w(22)
    W10.PAD              Tioop                 2.001   data_bus_io(22)
                                                       data_bus_io_iobuf[22]/OBUFT
                                                       data_bus_io(22)
    -------------------------------------------------  ---------------------------
    Total                                     16.930ns (3.631ns logic, 13.299ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.118ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          data_bus_io(25) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.882ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to data_bus_io(25)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.DMUX     Tshcko                0.461   reset_acam
                                                       data_engine_block.engine_st[2]
    SLICE_X7Y38.A4       net (fanout=4)        0.465   data_engine_block.engine_st(2)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X0Y63.D2       net (fanout=25)       1.713   N_3847
    SLICE_X0Y63.D        Tilo                  0.205   data_engine_block.acam_dat_o_0_iv_2_0(25)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[25]
    SLICE_X5Y58.D4       net (fanout=1)        1.111   data_engine_block.acam_dat_o_0_iv_2_0(25)
    SLICE_X5Y58.D        Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.acam_dat_o_0_iv[25]
    AB9.O                net (fanout=1)        6.040   acm_dat_w(25)
    AB9.PAD              Tioop                 2.001   data_bus_io(25)
                                                       data_bus_io_iobuf[25]/OBUFT
                                                       data_bus_io(25)
    -------------------------------------------------  ---------------------------
    Total                                     16.882ns (3.703ns logic, 13.179ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  5.124ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(24) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.876ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y38.B4       net (fanout=9)        0.702   data_engine_block.engine_st(5)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X3Y63.B5       net (fanout=25)       1.273   N_3847
    SLICE_X3Y63.B        Tilo                  0.259   acam_config_5(27)
                                                       data_bus_io_iobuf_RNO_1[24]
    SLICE_X5Y56.D1       net (fanout=1)        1.662   m57_s_1_2_0
    SLICE_X5Y56.D        Tilo                  0.259   acam_config_rdbk_5(31)
                                                       data_bus_io_iobuf_RNO[24]
    Y9.O                 net (fanout=1)        5.773   N_3212_i
    Y9.PAD               Tioop                 2.001   data_bus_io(24)
                                                       data_bus_io_iobuf[24]/OBUFT
                                                       data_bus_io(24)
    -------------------------------------------------  ---------------------------
    Total                                     16.876ns (3.631ns logic, 13.245ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.127ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(15) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.873ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X10Y64.B5      net (fanout=25)       1.905   N_3847
    SLICE_X10Y64.B       Tilo                  0.203   acam_config_5(19)
                                                       data_engine_block.acam_dat_o_0_iv_2_0[15]
    SLICE_X10Y58.D1      net (fanout=1)        1.174   data_engine_block.acam_dat_o_0_iv_2_0(15)
    SLICE_X10Y58.D       Tilo                  0.203   acam_config_2(15)
                                                       data_engine_block.acam_dat_o_0_iv[15]
    V9.O                 net (fanout=1)        5.161   acm_dat_w(15)
    V9.PAD               Tioop                 2.001   data_bus_io(15)
                                                       data_bus_io_iobuf[15]/OBUFT
                                                       data_bus_io(15)
    -------------------------------------------------  ---------------------------
    Total                                     16.873ns (3.592ns logic, 13.281ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.130ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(19) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.870ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y63.A3      net (fanout=25)       2.024   N_3847
    SLICE_X14Y63.A       Tilo                  0.203   N_1318
                                                       data_engine_block.acam_dat_o_0_iv_2_0[19]
    SLICE_X14Y58.D2      net (fanout=1)        0.964   data_engine_block.acam_dat_o_0_iv_2_0(19)
    SLICE_X14Y58.D       Tilo                  0.203   acam_config_rdbk_10(19)
                                                       data_engine_block.acam_dat_o_0_iv[19]
    AB8.O                net (fanout=1)        5.466   acm_dat_w(19)
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     16.870ns (3.617ns logic, 13.253ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.135ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.865ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y38.B4       net (fanout=9)        0.702   data_engine_block.engine_st(5)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X14Y61.A1      net (fanout=25)       2.365   N_3847
    SLICE_X14Y61.A       Tilo                  0.203   reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/O
                                                       data_bus_io_iobuf_RNO_2[18]
    SLICE_X15Y57.D3      net (fanout=1)        0.957   m58_s_1_0_1
    SLICE_X15Y57.D       Tilo                  0.259   N_3929_i
                                                       data_bus_io_iobuf_RNO[18]
    AA8.O                net (fanout=1)        5.431   N_3929_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     16.865ns (3.575ns logic, 13.290ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.149ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(5) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      16.851ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    SLICE_X3Y59.A5       net (fanout=65)       3.525   address_o_c(3)
    SLICE_X3Y59.A        Tilo                  0.259   acam_config_10(27)
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_RNIP2BN1[1]
    SLICE_X20Y55.C1      net (fanout=25)       2.091   N_3847
    SLICE_X20Y55.C       Tilo                  0.205   m55_s_5_0_1
                                                       data_bus_io_iobuf_RNO_2[5]
    SLICE_X17Y55.B5      net (fanout=1)        0.777   m55_s_5_0_1
    SLICE_X17Y55.B       Tilo                  0.259   acam_config_rdbk_7(7)
                                                       data_bus_io_iobuf_RNO[5]
    AA12.O               net (fanout=1)        5.292   N_4296_i
    AA12.PAD             Tioop                 2.001   data_bus_io(5)
                                                       data_bus_io_iobuf[5]/OBUFT
                                                       data_bus_io(5)
    -------------------------------------------------  ---------------------------
    Total                                     16.851ns (3.650ns logic, 13.201ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1047_1 = MAXDELAY FROM TIMEGRP "from_1047_1" TO TIMEGRP 
"to_1047_0" 20 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1048_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1048_0" 22         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.783ns.
--------------------------------------------------------------------------------
Slack:                  12.217ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X6Y35.C3       net (fanout=7)        1.008   data_engine_block.engine_st(8)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.872ns logic, 6.911ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.430ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (2.927ns logic, 6.643ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.647ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X6Y35.C1       net (fanout=4)        0.498   data_engine_block.engine_st(1)
    SLICE_X6Y35.C        Tilo                  0.204   acm_ack
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X7Y37.C1       net (fanout=1)        0.776   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (2.952ns logic, 6.401ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  12.893ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      9.107ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y38.B3       net (fanout=12)       0.816   data_engine_block.engine_st(6)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      9.107ns (2.854ns logic, 6.253ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.007ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.993ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y38.B4       net (fanout=9)        0.702   data_engine_block.engine_st(5)
    SLICE_X6Y38.B        Tilo                  0.203   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X7Y37.C6       net (fanout=10)       0.310   N_881
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (2.854ns logic, 6.139ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  13.103ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.DMUX     Tshcko                0.461   reset_acam
                                                       data_engine_block.engine_st[2]
    SLICE_X7Y38.A4       net (fanout=4)        0.465   data_engine_block.engine_st(2)
    SLICE_X7Y38.A        Tilo                  0.259   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o6
    SLICE_X7Y37.C5       net (fanout=1)        0.325   N_739
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (2.980ns logic, 5.917ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  13.112ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.888ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.CMUX     Tshcko                0.488   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st[4]
    SLICE_X6Y37.D2       net (fanout=3)        0.829   data_engine_block.engine_st(4)
    SLICE_X6Y37.D        Tilo                  0.203   address_o_c(2)
                                                       data_engine_block.acam_adr_o[2]
    Y15.O                net (fanout=146)      5.367   address_o_c(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (2.692ns logic, 6.196ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.194ns (requirement - data path)
  Source:               data_engine_block.config_adr_c[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.806ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_c[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.AMUX     Tshcko                0.461   data_engine_block.config_adr_c_2_sqmuxa_i_o2_0_1
                                                       data_engine_block.config_adr_c[3]
    SLICE_X7Y37.C2       net (fanout=6)        0.958   data_engine_block.config_adr_c(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (2.721ns logic, 6.085ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.259ns (requirement - data path)
  Source:               data_engine_block.config_adr_c[0] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.741ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_c[0] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.447   data_engine_block.config_adr_c(0)
                                                       data_engine_block.config_adr_c[0]
    SLICE_X7Y38.A1       net (fanout=8)        1.297   data_engine_block.config_adr_c(0)
    SLICE_X7Y38.AMUX     Tilo                  0.313   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o5
    T12.O                net (fanout=78)       4.683   address_o_c(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (2.761ns logic, 5.980ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  13.340ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.660ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[0]
    SLICE_X6Y37.D3       net (fanout=11)       0.698   data_engine_block.engine_st(0)
    SLICE_X6Y37.D        Tilo                  0.203   address_o_c(2)
                                                       data_engine_block.acam_adr_o[2]
    Y15.O                net (fanout=146)      5.367   address_o_c(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.660ns (2.595ns logic, 6.065ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  13.363ns (requirement - data path)
  Source:               data_engine_block.config_adr_c[2] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.637ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_c[2] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.CQ       Tcko                  0.408   data_engine_block.config_adr_c(2)
                                                       data_engine_block.config_adr_c[2]
    SLICE_X6Y37.D4       net (fanout=5)        0.658   data_engine_block.config_adr_c(2)
    SLICE_X6Y37.D        Tilo                  0.203   address_o_c(2)
                                                       data_engine_block.acam_adr_o[2]
    Y15.O                net (fanout=146)      5.367   address_o_c(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (2.612ns logic, 6.025ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  13.404ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.596ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.408   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X7Y38.A5       net (fanout=9)        1.191   data_engine_block.engine_st(7)
    SLICE_X7Y38.AMUX     Tilo                  0.313   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o5
    T12.O                net (fanout=78)       4.683   address_o_c(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (2.722ns logic, 5.874ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  13.424ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.576ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CMUX     Tshcko                0.488   acm_ack
                                                       data_engine_block.engine_st[1]
    SLICE_X4Y38.A2       net (fanout=4)        0.980   data_engine_block.engine_st(1)
    SLICE_X4Y38.A        Tilo                  0.205   address_o_c(1)
                                                       data_engine_block.acam_adr_o[1]
    U12.O                net (fanout=176)      4.902   address_o_c(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.576ns (2.694ns logic, 5.882ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  13.442ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.558ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X6Y37.D5       net (fanout=9)        0.596   data_engine_block.engine_st(5)
    SLICE_X6Y37.D        Tilo                  0.203   address_o_c(2)
                                                       data_engine_block.acam_adr_o[2]
    Y15.O                net (fanout=146)      5.367   address_o_c(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.558ns (2.595ns logic, 5.963ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.482ns (requirement - data path)
  Source:               data_engine_block.engine_st[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.518ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.DMUX     Tshcko                0.461   read_ififo2
                                                       data_engine_block.engine_st[3]
    SLICE_X7Y37.C4       net (fanout=3)        0.670   data_engine_block.engine_st(3)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.518ns (2.721ns logic, 5.797ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.501ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.499ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X6Y37.D6       net (fanout=12)       0.537   data_engine_block.engine_st(6)
    SLICE_X6Y37.D        Tilo                  0.203   address_o_c(2)
                                                       data_engine_block.acam_adr_o[2]
    Y15.O                net (fanout=146)      5.367   address_o_c(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.499ns (2.595ns logic, 5.904ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.635ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.365ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.CMUX     Tshcko                0.488   data_engine_block.data_config_decoder.acam_dat_o27
                                                       data_engine_block.engine_st[4]
    SLICE_X7Y37.C3       net (fanout=3)        0.490   data_engine_block.engine_st(4)
    SLICE_X7Y37.C        Tilo                  0.259   data_engine_block.data_config_decoder.acam_dat_o26
                                                       data_engine_block.acam_adr_o[3]
    AB15.O               net (fanout=65)       5.127   address_o_c(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.365ns (2.748ns logic, 5.617ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  13.675ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X4Y38.A1       net (fanout=9)        0.826   data_engine_block.engine_st(5)
    SLICE_X4Y38.A        Tilo                  0.205   address_o_c(1)
                                                       data_engine_block.acam_adr_o[1]
    U12.O                net (fanout=176)      4.902   address_o_c(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (2.597ns logic, 5.728ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  13.742ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.258ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[5]
    SLICE_X7Y38.A2       net (fanout=9)        0.870   data_engine_block.engine_st(5)
    SLICE_X7Y38.AMUX     Tilo                  0.313   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o5
    T12.O                net (fanout=78)       4.683   address_o_c(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (2.705ns logic, 5.553ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.763ns (requirement - data path)
  Source:               data_engine_block.config_adr_c[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_c[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.AQ       Tcko                  0.408   data_engine_block.config_adr_c(2)
                                                       data_engine_block.config_adr_c[1]
    SLICE_X4Y38.A3       net (fanout=10)       0.721   data_engine_block.config_adr_c(1)
    SLICE_X4Y38.A        Tilo                  0.205   address_o_c(1)
                                                       data_engine_block.acam_adr_o[1]
    U12.O                net (fanout=176)      4.902   address_o_c(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.614ns logic, 5.623ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  13.866ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.134ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X4Y38.A4       net (fanout=12)       0.635   data_engine_block.engine_st(6)
    SLICE_X4Y38.A        Tilo                  0.205   address_o_c(1)
                                                       data_engine_block.acam_adr_o[1]
    U12.O                net (fanout=176)      4.902   address_o_c(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.134ns (2.597ns logic, 5.537ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.870ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.391   data_engine_block.engine_st(6)
                                                       data_engine_block.engine_st[6]
    SLICE_X7Y38.A3       net (fanout=12)       0.742   data_engine_block.engine_st(6)
    SLICE_X7Y38.AMUX     Tilo                  0.313   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o5
    T12.O                net (fanout=78)       4.683   address_o_c(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (2.705ns logic, 5.425ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.DMUX     Tshcko                0.461   reset_acam
                                                       data_engine_block.engine_st[2]
    SLICE_X7Y38.A4       net (fanout=4)        0.465   data_engine_block.engine_st(2)
    SLICE_X7Y38.AMUX     Tilo                  0.313   reset_acam
                                                       data_engine_block.un1_engine_st_3_i_a2_lut6_2_o5
    T12.O                net (fanout=78)       4.683   address_o_c(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (2.775ns logic, 5.148ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1050_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1050_0" 15         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.154ns.
--------------------------------------------------------------------------------
Slack:                  11.846ns (requirement - data path)
  Source:               acam_timing_block.start_from_fpga_o (FF)
  Destination:          start_from_fpga_o (PAD)
  Requirement:          15.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: acam_timing_block.start_from_fpga_o to start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X24Y1.OQ      Tockq                 0.842   start_from_fpga_o_c
                                                       acam_timing_block.start_from_fpga_o
    W17.O                net (fanout=1)        0.311   start_from_fpga_o_c
    W17.PAD              Tioop                 2.001   start_from_fpga_o
                                                       start_from_fpga_o_obuf
                                                       start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1051_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.453ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Destination Clock:    spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to leds_and_buttons.spec_aux_led_1_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 1.150   spec_aux0_i
                                                       spec_aux0_i
                                                       spec_aux0_i_ibuf
                                                       ProtoComp235.IMUX.22
    ILOGIC_X27Y90.D      net (fanout=1)        0.117   spec_aux0_i_c
    ILOGIC_X27Y90.CLK0   Tidock                1.186   spec_aux2_o_c
                                                       ProtoComp269.D2OFFBYP_SRC
                                                       leds_and_buttons.spec_aux_led_1_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (2.336ns logic, 0.117ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1052_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.520ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to leds_and_buttons.spec_aux_led_3_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.I                Tiopi                 1.150   spec_aux1_i
                                                       spec_aux1_i
                                                       spec_aux1_i_ibuf
                                                       ProtoComp235.IMUX.23
    ILOGIC_X27Y87.D      net (fanout=1)        0.184   spec_aux1_i_c
    ILOGIC_X27Y87.CLK0   Tidock                1.186   spec_aux4_o_c
                                                       ProtoComp269.D2OFFBYP_SRC.1
                                                       leds_and_buttons.spec_aux_led_3_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (2.336ns logic, 0.184ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1053_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.785ns (data path)
  Source:               leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Destination:          spec_aux2_o (PAD)
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_aux_led_1_o_1 to spec_aux2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux2_o_c
                                                       leds_and_buttons.spec_aux_led_1_o_1
    G19.O                net (fanout=2)        1.812   spec_aux2_o_c
    G19.PAD              Tioop                 1.981   spec_aux2_o
                                                       spec_aux2_o_obuf
                                                       spec_aux2_o
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (2.973ns logic, 1.812ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1054_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.919ns (data path)
  Source:               leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Destination:          spec_aux3_o (PAD)
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_aux_led_1_o_1 to spec_aux3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux2_o_c
                                                       leds_and_buttons.spec_aux_led_1_o_1
    F20.O                net (fanout=2)        1.946   spec_aux2_o_c
    F20.PAD              Tioop                 1.981   spec_aux3_o
                                                       spec_aux3_o_obuf
                                                       spec_aux3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (2.973ns logic, 1.946ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1055_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.220ns (data path)
  Source:               leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Destination:          spec_aux4_o (PAD)
  Data Path Delay:      6.220ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_aux_led_3_o_1 to spec_aux4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux4_o_c
                                                       leds_and_buttons.spec_aux_led_3_o_1
    F18.O                net (fanout=2)        3.247   spec_aux4_o_c
    F18.PAD              Tioop                 1.981   spec_aux4_o
                                                       spec_aux4_o_obuf
                                                       spec_aux4_o
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.973ns logic, 3.247ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1056_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.582ns (data path)
  Source:               leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Destination:          spec_aux5_o (PAD)
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_aux_led_3_o_1 to spec_aux5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux4_o_c
                                                       leds_and_buttons.spec_aux_led_3_o_1
    C20.O                net (fanout=2)        1.609   spec_aux4_o_c
    C20.PAD              Tioop                 1.981   spec_aux5_o
                                                       spec_aux5_o_obuf
                                                       spec_aux5_o
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (2.973ns logic, 1.609ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1057_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Destination:          spec_led_green_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_status_synch_oreg[1] to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y117.OQ     Tockq                 0.842   clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       clks_rsts_mgment.pll_status_synch_oreg[1]
    E5.O                 net (fanout=1)        0.362   clks_rsts_mgment.pll_status_synch_oreg(1)
    E5.PAD               Tioop                 2.001   spec_led_green_o
                                                       spec_led_green_o_obuf
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1058_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               leds_and_buttons.spec_led_red_o_oreg (FF)
  Destination:          spec_led_red_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.spec_led_red_o_oreg to spec_led_red_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y116.OQ     Tockq                 0.842   leds_and_buttons.spec_led_red_o_oreg
                                                       leds_and_buttons.spec_led_red_o_oreg
    D5.O                 net (fanout=1)        0.362   leds_and_buttons.spec_led_red_o_oreg
    D5.PAD               Tioop                 2.001   spec_led_red_o
                                                       spec_led_red_o_obuf
                                                       spec_led_red_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1059_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               leds_and_buttons.tdc_led_status_o_oreg (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_status_o_oreg to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   leds_and_buttons.tdc_led_status_o_oreg
                                                       leds_and_buttons.tdc_led_status_o_oreg
    T14.O                net (fanout=1)        0.362   leds_and_buttons.tdc_led_status_o_oreg
    T14.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1060_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               leds_and_buttons.tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       leds_and_buttons.tdc_led_trig1_o
    W18.O                net (fanout=1)        0.362   tdc_led_trig1_o_c
    W18.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1061_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               leds_and_buttons.tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   tdc_led_trig2_o_c
                                                       leds_and_buttons.tdc_led_trig2_o
    B20.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    B20.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1062_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               leds_and_buttons.tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   tdc_led_trig3_o_c
                                                       leds_and_buttons.tdc_led_trig3_o
    A20.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    A20.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1063_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               leds_and_buttons.tdc_led_trig4_o (FF)
  Destination:          tdc_led_trig4_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_trig4_o to tdc_led_trig4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y117.OQ    Tockq                 0.842   tdc_led_trig4_o_c
                                                       leds_and_buttons.tdc_led_trig4_o
    D17.O                net (fanout=1)        0.362   tdc_led_trig4_o_c
    D17.PAD              Tioop                 2.001   tdc_led_trig4_o
                                                       tdc_led_trig4_o_obuf
                                                       tdc_led_trig4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1064_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               leds_and_buttons.tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: leds_and_buttons.tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y116.OQ    Tockq                 0.842   tdc_led_trig5_o_c
                                                       leds_and_buttons.tdc_led_trig5_o
    C18.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    C18.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1065_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_irq_controller.irq_p_o (FF)
  Destination:          irq_p_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_irq_controller.irq_p_o to irq_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y3.OQ      Tockq                 0.842   irq_p_o_c
                                                       cmp_irq_controller.irq_p_o
    U16.O                net (fanout=1)        0.362   irq_p_o_c
    U16.PAD              Tioop                 2.001   irq_p_o
                                                       irq_p_o_obuf
                                                       irq_p_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1005_0" OFFSET = IN 6 ns BEFORE COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.836ns.
--------------------------------------------------------------------------------
Slack:                  3.164ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sys_sda_b (PAD)
  Destination:          mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[0] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 2)
  Clock Path Delay:     2.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_sda_b to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F8.I                 Tiopi                 0.790   sys_sda_b
                                                       sys_sda_b
                                                       sys_sda_b_iobuf/IBUF
                                                       ProtoComp236.IMUX.29
    SLICE_X19Y90.A1      net (fanout=1)        4.562   sys_sda_b_in
    SLICE_X19Y90.CLK     Tas                   0.322   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA(1)
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.sSCL_RNII9801_o6
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (1.112ns logic, 4.562ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X19Y90.CLK     net (fanout=1006)     1.184   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.017ns logic, 1.846ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  3.228ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sys_scl_b (PAD)
  Destination:          mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[0] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 2)
  Clock Path Delay:     2.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_scl_b to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.I                 Tiopi                 0.790   sys_scl_b
                                                       sys_scl_b
                                                       sys_scl_b_iobuf/IBUF
                                                       ProtoComp236.IMUX.30
    SLICE_X19Y90.B3      net (fanout=1)        4.593   sys_scl_b_in
    SLICE_X19Y90.CLK     Tas                   0.227   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA(1)
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA_RNI2F4K_o5[0]
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.017ns logic, 4.593ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X19Y90.CLK     net (fanout=1006)     1.184   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.017ns logic, 1.846ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.714ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               acam_refclk_n_i (PAD)
  Destination:          clks_rsts_mgment.acam_refclk_synch[0] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 4)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: acam_refclk_n_i to clks_rsts_mgment.acam_refclk_synch[0]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F16.PADOUT              Tiopp                 0.000   acam_refclk_n_i
                                                          acam_refclk_n_i
                                                          clks_rsts_mgment.acam_refclk31M25_ibuf/SLAVEBUF.DIFFIN
    E16.DIFFI_IN            net (fanout=1)        0.001   clks_rsts_mgment.acam_refclk31M25_ibuf/SLAVEBUF.DIFFIN
    E16.I                   Tiodi                 0.950   acam_refclk_p_i
                                                          clks_rsts_mgment.acam_refclk31M25_ibuf/IBUFDS
                                                          ProtoComp234.IMUX.2
    IODELAY_X14Y117.IDATAIN net (fanout=1)        0.095   clks_rsts_mgment.acam_refclk
    IODELAY_X14Y117.DATAOUT Tioddo_IDATAIN        2.187   clks_rsts_mgment.acam_refclk_synch[0]_ML_IODELAY2
                                                          clks_rsts_mgment.acam_refclk_synch[0]_ML_IODELAY2
    ILOGIC_X14Y117.DDLY     net (fanout=1)        0.007   clks_rsts_mgment.acam_refclk_synch[0]_ML_IODELAY2_SIG_ML
    ILOGIC_X14Y117.CLK0     Tidockd               0.302   clks_rsts_mgment.acam_refclk_synch(0)
                                                          ProtoComp270.D2OFFBYP_SRC
                                                          clks_rsts_mgment.acam_refclk_synch[0]
    ----------------------------------------------------  ---------------------------
    Total                                         3.542ns (3.439ns logic, 0.103ns route)
                                                          (97.1% logic, 2.9% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to clks_rsts_mgment.acam_refclk_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X14Y117.CLK0  net (fanout=1006)     1.602   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.017ns logic, 2.264ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.856ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               int_flag_i (PAD)
  Destination:          acam_timing_block.int_flag_synch[2] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.320ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_flag_i to acam_timing_block.int_flag_synch[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W11.I                Tiopi                 0.790   int_flag_i
                                                       int_flag_i
                                                       int_flag_i_ibuf
                                                       ProtoComp235.IMUX.29
    IODELAY_X11Y0.IDATAINnet (fanout=1)        0.153   int_flag_i_c
    IODELAY_X11Y0.DATAOUTTioddo_IDATAIN        2.187   acam_timing_block.int_flag_synch[2]_ML_IODELAY2
                                                       acam_timing_block.int_flag_synch[2]_ML_IODELAY2
    ILOGIC_X11Y0.DDLY    net (fanout=1)        0.007   acam_timing_block.int_flag_synch[2]_ML_IODELAY2_SIG_ML
    ILOGIC_X11Y0.CLK0    Tidockd               0.302   acam_timing_block.int_flag_synch(2)
                                                       ProtoComp270.D2OFFBYP_SRC.2
                                                       acam_timing_block.int_flag_synch[2]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_timing_block.int_flag_synch[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X11Y0.CLK0    net (fanout=1006)     1.641   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.017ns logic, 2.303ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef2_i (PAD)
  Destination:          acam_data_block.ef2_synch[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef2_i to acam_data_block.ef2_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.790   ef2_i
                                                       ef2_i
                                                       ef2_i_ibuf
                                                       ProtoComp235.IMUX.19
    IODELAY_X12Y0.IDATAINnet (fanout=1)        0.153   ef2_i_c
    IODELAY_X12Y0.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef2_synch[1]_ML_IODELAY2
                                                       acam_data_block.ef2_synch[1]_ML_IODELAY2
    ILOGIC_X12Y0.DDLY    net (fanout=1)        0.007   acam_data_block.ef2_synch[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y0.CLK0    Tidockd               0.302   acam_ef2_meta
                                                       ProtoComp259.D2OFFBYP_SRC.1
                                                       acam_data_block.ef2_synch[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef2_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y0.CLK0    net (fanout=1006)     1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef1_i (PAD)
  Destination:          acam_data_block.ef1_synch[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef1_i to acam_data_block.ef1_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W12.I                Tiopi                 0.790   ef1_i
                                                       ef1_i
                                                       ef1_i_ibuf
                                                       ProtoComp235.IMUX.18
    IODELAY_X12Y1.IDATAINnet (fanout=1)        0.153   ef1_i_c
    IODELAY_X12Y1.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef1_synch[1]_ML_IODELAY2
                                                       acam_data_block.ef1_synch[1]_ML_IODELAY2
    ILOGIC_X12Y1.DDLY    net (fanout=1)        0.007   acam_data_block.ef1_synch[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y1.CLK0    Tidockd               0.302   acam_ef1_meta
                                                       ProtoComp259.D2OFFBYP_SRC
                                                       acam_data_block.ef1_synch[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef1_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y1.CLK0    net (fanout=1006)     1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.878ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               mezz_one_wire_b (PAD)
  Destination:          cmp_fmc_onewire.Wrapped_1wire.owr_smp (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 3)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mezz_one_wire_b to cmp_fmc_onewire.Wrapped_1wire.owr_smp
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    A19.I                   Tiopi                 0.790   mezz_one_wire_b
                                                          mezz_one_wire_b
                                                          mezz_one_wire_b_iobuf/IBUF
                                                          ProtoComp236.IMUX.31
    IODELAY_X25Y116.IDATAIN net (fanout=1)        0.093   mezz_one_wire_b_in
    IODELAY_X25Y116.DATAOUT Tioddo_IDATAIN        2.187   cmp_fmc_onewire.Wrapped_1wire.owr_smp_ML_IODELAY2
                                                          cmp_fmc_onewire.Wrapped_1wire.owr_smp_ML_IODELAY2
    ILOGIC_X25Y116.DDLY     net (fanout=1)        0.007   cmp_fmc_onewire.Wrapped_1wire.owr_smp_ML_IODELAY2_SIG_ML
    ILOGIC_X25Y116.CLK0     Tidockd               0.302   cmp_fmc_onewire.Wrapped_1wire.owr_smp
                                                          ProtoComp260.D2OFFBYP_SRC.1
                                                          cmp_fmc_onewire.Wrapped_1wire.owr_smp
    ----------------------------------------------------  ---------------------------
    Total                                         3.379ns (3.279ns logic, 0.100ns route)
                                                          (97.0% logic, 3.0% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_fmc_onewire.Wrapped_1wire.owr_smp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X25Y116.CLK0  net (fanout=1006)     1.603   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.017ns logic, 2.265ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               carrier_one_wire_b (PAD)
  Destination:          carrier_OneWire.Wrapped_1wire.owr_smp (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 3)
  Clock Path Delay:     3.303ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: carrier_one_wire_b to carrier_OneWire.Wrapped_1wire.owr_smp
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D4.I                   Tiopi                 0.790   carrier_one_wire_b
                                                         carrier_one_wire_b
                                                         carrier_one_wire_b_iobuf/IBUF
                                                         ProtoComp236.IMUX
    IODELAY_X1Y117.IDATAIN net (fanout=1)        0.095   carrier_one_wire_b_in
    IODELAY_X1Y117.DATAOUT Tioddo_IDATAIN        2.187   carrier_OneWire.Wrapped_1wire.owr_smp_ML_IODELAY2
                                                         carrier_OneWire.Wrapped_1wire.owr_smp_ML_IODELAY2
    ILOGIC_X1Y117.DDLY     net (fanout=1)        0.007   carrier_OneWire.Wrapped_1wire.owr_smp_ML_IODELAY2_SIG_ML
    ILOGIC_X1Y117.CLK0     Tidockd               0.302   carrier_OneWire.Wrapped_1wire.owr_smp
                                                         ProtoComp260.D2OFFBYP_SRC
                                                         carrier_OneWire.Wrapped_1wire.owr_smp
    ---------------------------------------------------  ---------------------------
    Total                                        3.381ns (3.279ns logic, 0.102ns route)
                                                         (97.0% logic, 3.0% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to carrier_OneWire.Wrapped_1wire.owr_smp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X1Y117.CLK0   net (fanout=1006)     1.624   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.017ns logic, 2.286ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1005_1" OFFSET = IN 22 ns BEFORE COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1006_0" OFFSET = OUT 6 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 4 failing endpoints
 4 timing errors detected.
 Minimum allowable offset is   6.440ns.
--------------------------------------------------------------------------------
Slack:                  -0.440ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               carrier_OneWire.Wrapped_1wire.owr_oen_i (FF)
  Destination:          carrier_one_wire_b (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Delay:     3.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to carrier_OneWire.Wrapped_1wire.owr_oen_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X1Y117.CLK0   net (fanout=1006)     1.734   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.159ns logic, 2.445ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: carrier_OneWire.Wrapped_1wire.owr_oen_i to carrier_one_wire_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y117.TQ     Tockq                 0.448   carrier_OneWire.Wrapped_1wire.owr_oen_i
                                                       carrier_OneWire.Wrapped_1wire.owr_oen_i
    D4.T                 net (fanout=1)        0.362   carrier_OneWire.Wrapped_1wire.owr_oen_i
    D4.PAD               Tiotp                 2.001   carrier_one_wire_b
                                                       carrier_one_wire_b_iobuf/OBUFT
                                                       carrier_one_wire_b
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (2.449ns logic, 0.362ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.419ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_fmc_onewire.Wrapped_1wire.owr_oen_i (FF)
  Destination:          mezz_one_wire_b (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Delay:     3.583ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_fmc_onewire.Wrapped_1wire.owr_oen_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X25Y116.CLK0  net (fanout=1006)     1.713   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.159ns logic, 2.424ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: cmp_fmc_onewire.Wrapped_1wire.owr_oen_i to mezz_one_wire_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y116.TQ    Tockq                 0.448   cmp_fmc_onewire.Wrapped_1wire.owr_oen_i
                                                       cmp_fmc_onewire.Wrapped_1wire.owr_oen_i
    A19.T                net (fanout=1)        0.362   cmp_fmc_onewire.Wrapped_1wire.owr_oen_i
    A19.PAD              Tiotp                 2.001   mezz_one_wire_b
                                                       mezz_one_wire_b_iobuf/OBUFT
                                                       mezz_one_wire_b
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (2.449ns logic, 0.362ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.389ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0 (FF)
  Destination:          sys_sda_b (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Delay:     3.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X4Y118.CLK0   net (fanout=1006)     1.734   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.159ns logic, 2.445ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0 to sys_sda_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X4Y118.TQ     Tockq                 0.448   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0
    F8.T                 net (fanout=1)        0.311   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0
    F8.PAD               Tiotp                 2.001   sys_sda_b
                                                       sys_sda_b_iobuf/OBUFT
                                                       sys_sda_b
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (2.449ns logic, 0.311ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.389ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0 (FF)
  Destination:          sys_scl_b (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Delay:     3.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X4Y119.CLK0   net (fanout=1006)     1.734   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.159ns logic, 2.445ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0 to sys_scl_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X4Y119.TQ     Tockq                 0.448   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0
                                                       mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0
    F7.T                 net (fanout=1)        0.311   mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0
    F7.PAD               Tiotp                 2.001   sys_scl_b
                                                       sys_scl_b_iobuf/OBUFT
                                                       sys_scl_b
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (2.449ns logic, 0.311ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1006_1" OFFSET = OUT 22 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1028_0" OFFSET = OUT 48 ns AFTER COMP 
"spec_clk_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.084ns.
--------------------------------------------------------------------------------
Slack:                  36.916ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_6 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.120ns (Levels of Logic = 2)
  Clock Path Delay:     2.939ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X22Y41.CLK     net (fanout=51)       1.237   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.999ns logic, 1.940ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_6 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.CQ      Tcko                  0.447   clks_rsts_mgment.pll_sdi_o_ret_6
                                                       clks_rsts_mgment.pll_sdi_o_ret_6
    SLICE_X35Y12.B5      net (fanout=1)        2.735   clks_rsts_mgment.pll_sdi_o_ret_6
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.120ns (2.707ns logic, 5.413ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  37.225ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_4 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.794ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_4 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_4
    SLICE_X38Y6.A1       net (fanout=5)        1.126   clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.794ns (3.021ns logic, 4.773ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  37.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 3)
  Clock Path Delay:     2.954ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y4.CLK      net (fanout=51)       1.252   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.999ns logic, 1.955ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.AQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[0]
    SLICE_X38Y6.D1       net (fanout=1)        1.091   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(0)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (3.044ns logic, 4.738ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  37.262ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_9 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_9 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.CQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_9
    SLICE_X38Y6.CX       net (fanout=2)        1.270   clks_rsts_mgment.pll_bit_index_reto(2)
    SLICE_X38Y6.BMUX     Tcxb                  0.189   N_79_0
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (2.840ns logic, 4.917ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  37.355ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_4 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_4 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_4
    SLICE_X38Y6.B5       net (fanout=5)        1.005   clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (3.012ns logic, 4.652ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  37.379ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.AMUX     Tshcko                0.488   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12]
    SLICE_X38Y6.B1       net (fanout=1)        0.889   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(12)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (3.109ns logic, 4.536ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  37.392ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.BMUX     Tshcko                0.488   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13]
    SLICE_X38Y6.B2       net (fanout=1)        0.876   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(13)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (3.109ns logic, 4.523ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  37.416ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.DQ       Tcko                  0.447   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]
    SLICE_X38Y6.A4       net (fanout=1)        0.884   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (3.077ns logic, 4.531ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  37.416ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_4 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.603ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_4 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_4
    SLICE_X38Y6.C4       net (fanout=5)        0.919   clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (3.037ns logic, 4.566ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  37.433ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_9 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_9 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.CQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_9
    SLICE_X38Y6.AX       net (fanout=2)        1.113   clks_rsts_mgment.pll_bit_index_reto(2)
    SLICE_X38Y6.BMUX     Taxb                  0.175   N_79_0
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (2.826ns logic, 4.760ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  37.481ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_4 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_4 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_4
    SLICE_X38Y6.D5       net (fanout=5)        0.847   clks_rsts_mgment.pll_bit_index_reto(0)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (3.044ns logic, 4.494ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  37.522ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.AQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(17)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16]
    SLICE_X38Y6.A3       net (fanout=1)        0.837   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(16)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (3.021ns logic, 4.484ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  37.598ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.DMUX     Tshcko                0.488   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15]
    SLICE_X38Y6.C1       net (fanout=1)        0.645   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(15)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (3.134ns logic, 4.292ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  37.598ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.BQ       Tcko                  0.447   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]
    SLICE_X38Y6.C2       net (fanout=1)        0.686   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(5)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (3.093ns logic, 4.333ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  37.687ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_5 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X35Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_5 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.BQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret_5
    SLICE_X38Y6.BX       net (fanout=1)        0.877   clks_rsts_mgment.pll_bit_index_reto(1)
    SLICE_X38Y6.BMUX     Tbxb                  0.157   N_79_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (2.808ns logic, 4.524ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  37.710ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.CQ       Tcko                  0.447   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]
    SLICE_X38Y6.A2       net (fanout=1)        0.590   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(6)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (3.077ns logic, 4.237ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  37.710ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[10] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[10] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.CQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[10]
    SLICE_X38Y6.D2       net (fanout=1)        0.623   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(10)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (3.044ns logic, 4.270ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  37.736ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X34Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.AQ       Tcko                  0.447   clks_rsts_mgment.config_st_i_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X38Y6.C3       net (fanout=4)        0.551   clks_rsts_mgment.config_st_i_reto(3)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (3.093ns logic, 4.198ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  37.739ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X34Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.AQ       Tcko                  0.447   clks_rsts_mgment.config_st_i_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X38Y6.D3       net (fanout=4)        0.541   clks_rsts_mgment.config_st_i_reto(3)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (3.100ns logic, 4.188ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  37.745ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.AQ       Tcko                  0.447   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4]
    SLICE_X38Y6.C6       net (fanout=1)        0.539   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(4)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.093ns logic, 4.186ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  37.807ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Delay:     2.954ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y4.CLK      net (fanout=51)       1.252   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.999ns logic, 1.955ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.DQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3]
    SLICE_X38Y6.B3       net (fanout=1)        0.555   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (3.012ns logic, 4.202ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  37.869ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X38Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.CMUX     Tshcko                0.488   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(7)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]
    SLICE_X38Y6.C5       net (fanout=1)        0.374   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(14)
    SLICE_X38Y6.BMUX     Topcb                 0.386   N_79_0
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.134ns logic, 4.021ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  37.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[1] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 3)
  Clock Path Delay:     2.954ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y4.CLK      net (fanout=51)       1.252   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.999ns logic, 1.955ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[1] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.BQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[1]
    SLICE_X38Y6.D4       net (fanout=1)        0.457   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(1)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (3.044ns logic, 4.104ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  37.903ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[2] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.118ns (Levels of Logic = 3)
  Clock Path Delay:     2.954ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y4.CLK      net (fanout=51)       1.252   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.999ns logic, 1.955ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[2] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.CQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[2]
    SLICE_X38Y6.B4       net (fanout=1)        0.459   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(2)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.118ns (3.012ns logic, 4.106ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  37.940ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X34Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.AQ       Tcko                  0.447   clks_rsts_mgment.config_st_i_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X38Y6.A6       net (fanout=4)        0.363   clks_rsts_mgment.config_st_i_reto(3)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (3.077ns logic, 4.010ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  37.949ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X34Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.AQ       Tcko                  0.447   clks_rsts_mgment.config_st_i_reto(3)
                                                       clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X38Y6.B6       net (fanout=4)        0.363   clks_rsts_mgment.config_st_i_reto(3)
    SLICE_X38Y6.BMUX     Topbb                 0.361   N_79_0
                                                       pll_sdi_o_obuf_RNO_7
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (3.068ns logic, 4.010ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  38.049ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_3 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X33Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_3 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.BQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       clks_rsts_mgment.pll_sdi_o_ret_3
    SLICE_X33Y13.C1      net (fanout=1)        0.587   clks_rsts_mgment.pll_bit_index_i_reto(2)
    SLICE_X33Y13.C       Tilo                  0.259   clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X35Y12.B1      net (fanout=1)        0.795   m83_s_5_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.910ns logic, 4.060ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  38.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.DQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11]
    SLICE_X38Y6.D6       net (fanout=1)        0.279   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
    SLICE_X38Y6.BMUX     Topdb                 0.393   N_79_0
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (3.044ns logic, 3.926ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  38.136ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.891ns (Levels of Logic = 3)
  Clock Path Delay:     2.948ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y6.CLK      net (fanout=51)       1.246   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.999ns logic, 1.949ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.BQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(17)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]
    SLICE_X38Y6.A5       net (fanout=1)        0.223   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(17)
    SLICE_X38Y6.BMUX     Topab                 0.370   N_79_0
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X35Y12.B4      net (fanout=1)        0.969   N_79_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.891ns (3.021ns logic, 3.870ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  38.345ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_sdi_o_ret_2 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 3)
  Clock Path Delay:     2.956ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_sdi_o_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X33Y13.CLK     net (fanout=51)       1.254   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.999ns logic, 1.957ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sdi_o_ret_2 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.AQ      Tcko                  0.391   clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       clks_rsts_mgment.pll_sdi_o_ret_2
    SLICE_X33Y13.C3      net (fanout=1)        0.291   clks_rsts_mgment.pll_bit_index_i_reto(1)
    SLICE_X33Y13.C       Tilo                  0.259   clks_rsts_mgment.pll_bit_index_i_reto(2)
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X35Y12.B1      net (fanout=1)        0.795   m83_s_5_0
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (2.910ns logic, 3.764ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  38.502ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[9] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[9] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.BQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[9]
    SLICE_X35Y12.A5      net (fanout=1)        0.816   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(9)
    SLICE_X35Y12.A       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X35Y12.B6      net (fanout=1)        0.118   N_6514
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (2.910ns logic, 3.612ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  38.571ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[8] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      6.453ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X39Y5.CLK      net (fanout=51)       1.249   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[8] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.AQ       Tcko                  0.391   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(11)
                                                       clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[8]
    SLICE_X35Y12.A6      net (fanout=1)        0.747   clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(8)
    SLICE_X35Y12.A       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X35Y12.B6      net (fanout=1)        0.118   N_6514
    SLICE_X35Y12.B       Tilo                  0.259   gnum_interface_block.l2p_dma_stb
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.678   N_87_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (2.910ns logic, 3.543ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1029_0" OFFSET = OUT 48 ns AFTER COMP 
"spec_clk_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.609ns.
--------------------------------------------------------------------------------
Slack:                  41.391ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_cs_o (FF)
  Destination:          pll_cs_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_cs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    OLOGIC_X19Y1.CLK0    net (fanout=51)       1.728   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.999ns logic, 2.431ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_cs_o to pll_cs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y1.OQ      Tockq                 0.842   pll_cs_o_c
                                                       clks_rsts_mgment.pll_cs_o
    Y17.O                net (fanout=1)        0.311   pll_cs_o_c
    Y17.PAD              Tioop                 2.001   pll_cs_o
                                                       pll_cs_o_obuf
                                                       pll_cs_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1030_0" OFFSET = OUT 48 ns AFTER COMP 
"spec_clk_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.662ns.
--------------------------------------------------------------------------------
Slack:                  41.338ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.sclk_oreg (FF)
  Destination:          pll_sclk_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    OLOGIC_X17Y3.CLK0    net (fanout=51)       1.730   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (0.999ns logic, 2.433ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.sclk_oreg to pll_sclk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y3.OQ      Tockq                 0.842   clks_rsts_mgment.sclk_oreg
                                                       clks_rsts_mgment.sclk_oreg
    AA16.O               net (fanout=1)        0.362   clks_rsts_mgment.sclk_oreg
    AA16.PAD             Tioop                 2.001   pll_sclk_o
                                                       pll_sclk_o_obuf
                                                       pll_sclk_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1031_0" OFFSET = IN 48 ns BEFORE COMP 
"spec_clk_i" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.328ns.
--------------------------------------------------------------------------------
Slack:                  47.672ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               pll_status_i (PAD)
  Destination:          clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination Clock:    spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll_status_i to clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y18.I                Tiopi                 0.790   pll_status_i
                                                       pll_status_i
                                                       pll_status_i_ibuf
                                                       ProtoComp235.IMUX.26
    IODELAY_X24Y0.IDATAINnet (fanout=1)        0.153   pll_status_i_c
    IODELAY_X24Y0.DATAOUTTioddo_IDATAIN        2.187   clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
                                                       clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
    ILOGIC_X24Y0.DDLY    net (fanout=1)        0.007   clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2_SIG_ML
    ILOGIC_X24Y0.CLK0    Tidockd               0.302   clks_rsts_mgment.pll_status_synch(0)
                                                       ProtoComp270.D2OFFBYP_SRC.1
                                                       clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    ILOGIC_X24Y0.CLK0    net (fanout=51)       1.618   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.881ns logic, 2.255ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1033_0" OFFSET = OUT 15 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1034_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.777ns.
--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.cs_n_o (FF)
  Destination:          cs_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X19Y0.CLK0    net (fanout=1006)     1.728   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (1.159ns logic, 2.439ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.cs_n_o to cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y0.OQ      Tockq                 0.842   cs_n_o_c
                                                       acam_data_block.cs_n_o
    AB17.O               net (fanout=1)        0.311   cs_n_o_c
    AB17.PAD             Tioop                 2.001   cs_n_o
                                                       cs_n_o_obuf
                                                       cs_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1035_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.829ns.
--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.rd_n_o (FF)
  Destination:          rd_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y2.CLK0    net (fanout=1006)     1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.rd_n_o to rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 0.842   rd_n_o_c
                                                       acam_data_block.rd_n_o
    AB13.O               net (fanout=1)        0.362   rd_n_o_c
    AB13.PAD             Tioop                 2.001   rd_n_o
                                                       rd_n_o_obuf
                                                       rd_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1036_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.829ns.
--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.wr_n_o (FF)
  Destination:          wr_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y3.CLK0    net (fanout=1006)     1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.wr_n_o to wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 0.842   wr_n_o_c
                                                       acam_data_block.wr_n_o
    Y13.O                net (fanout=1)        0.362   wr_n_o_c
    Y13.PAD              Tioop                 2.001   wr_n_o
                                                       wr_n_o_obuf
                                                       wr_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1037_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.851ns.
--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_1_o (FF)
  Destination:          term_en_1_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X13Y3.CLK0    net (fanout=1006)     1.751   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.159ns logic, 2.462ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Data Path at Slow Process Corner: term_en_1_o to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y3.OQ      Tockq                 0.842   term_en_1_o_c
                                                       term_en_1_o
    Y11.O                net (fanout=1)        0.362   term_en_1_o_c
    Y11.PAD              Tioop                 2.001   term_en_1_o
                                                       term_en_1_o_obuf
                                                       term_en_1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1038_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.851ns.
--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_2_o (FF)
  Destination:          term_en_2_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X13Y2.CLK0    net (fanout=1006)     1.751   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.159ns logic, 2.462ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Data Path at Slow Process Corner: term_en_2_o to term_en_2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y2.OQ      Tockq                 0.842   term_en_2_o_c
                                                       term_en_2_o
    AB11.O               net (fanout=1)        0.362   term_en_2_o_c
    AB11.PAD             Tioop                 2.001   term_en_2_o
                                                       term_en_2_o_obuf
                                                       term_en_2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1039_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.779ns.
--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_3_o (FF)
  Destination:          term_en_3_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.600ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X15Y1.CLK0    net (fanout=1006)     1.730   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.159ns logic, 2.441ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_3_o to term_en_3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y1.OQ      Tockq                 0.842   term_en_3_o_c
                                                       term_en_3_o
    R11.O                net (fanout=1)        0.311   term_en_3_o_c
    R11.PAD              Tioop                 2.001   term_en_3_o
                                                       term_en_3_o_obuf
                                                       term_en_3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1040_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.779ns.
--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_4_o (FF)
  Destination:          term_en_4_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.600ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X15Y0.CLK0    net (fanout=1006)     1.730   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.159ns logic, 2.441ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_4_o to term_en_4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y0.OQ      Tockq                 0.842   term_en_4_o_c
                                                       term_en_4_o
    T11.O                net (fanout=1)        0.311   term_en_4_o_c
    T11.PAD              Tioop                 2.001   term_en_4_o
                                                       term_en_4_o_obuf
                                                       term_en_4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1041_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.827ns.
--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_5_o (FF)
  Destination:          term_en_5_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.597ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X21Y3.CLK0    net (fanout=1006)     1.727   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.159ns logic, 2.438ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_5_o to term_en_5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y3.OQ      Tockq                 0.842   term_en_5_o_c
                                                       term_en_5_o
    R13.O                net (fanout=1)        0.362   term_en_5_o_c
    R13.PAD              Tioop                 2.001   term_en_5_o
                                                       term_en_5_o_obuf
                                                       term_en_5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "iodelay_1042_0" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.813ns.
--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               enable_inputs_o (FF)
  Destination:          enable_inputs_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.583ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to enable_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X25Y117.CLK0  net (fanout=1006)     1.713   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.159ns logic, 2.424ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: enable_inputs_o to enable_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y117.OQ    Tockq                 0.842   enable_inputs_o_c
                                                       enable_inputs_o
    C19.O                net (fanout=1)        0.362   enable_inputs_o_c
    C19.PAD              Tioop                 2.001   enable_inputs_o
                                                       enable_inputs_o_obuf
                                                       enable_inputs_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.sys_clk" 

 67 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.930ns.
--------------------------------------------------------------------------------
Offset:                 13.930ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.rst_clk (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      16.011ns (Levels of Logic = 3)
  Clock Path Delay:     2.385ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.rst_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=35)       7.088   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X47Y48.A4      net (fanout=2)        3.958   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X47Y48.A       Tilo                  0.259   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3MN_o6
    SLICE_X59Y62.SR      net (fanout=6)        2.085   gnum_interface_block_status_o_i(0)
    SLICE_X59Y62.CLK     Trck                  0.313   gnum_interface_block.cmp_clk_in.rst_clk
                                                       gnum_interface_block.cmp_clk_in.rst_clk
    -------------------------------------------------  ---------------------------
    Total                                     16.011ns (2.880ns logic, 13.131ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.rst_clk
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X59Y62.CLK       net (fanout=744)      1.195   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.385ns (-0.481ns logic, 2.866ns route)

--------------------------------------------------------------------------------
Offset:                 13.860ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[5] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      15.941ns (Levels of Logic = 3)
  Clock Path Delay:     2.385ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=35)       7.088   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X47Y48.A4      net (fanout=2)        3.958   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X47Y48.A       Tilo                  0.259   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3MN_o6
    SLICE_X58Y62.SR      net (fanout=6)        2.085   gnum_interface_block_status_o_i(0)
    SLICE_X58Y62.CLK     Trck                  0.243   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[5]
    -------------------------------------------------  ---------------------------
    Total                                     15.941ns (2.810ns logic, 13.131ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.state[5]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y62.CLK       net (fanout=744)      1.195   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.385ns (-0.481ns logic, 2.866ns route)

--------------------------------------------------------------------------------
Offset:                 13.849ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[4] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      15.930ns (Levels of Logic = 3)
  Clock Path Delay:     2.385ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=35)       7.088   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X47Y48.A4      net (fanout=2)        3.958   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X47Y48.A       Tilo                  0.259   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3MN_o6
    SLICE_X58Y62.SR      net (fanout=6)        2.085   gnum_interface_block_status_o_i(0)
    SLICE_X58Y62.CLK     Trck                  0.232   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[4]
    -------------------------------------------------  ---------------------------
    Total                                     15.930ns (2.799ns logic, 13.131ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.state[4]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y62.CLK       net (fanout=744)      1.195   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.385ns (-0.481ns logic, 2.866ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.sys_clk" 

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.900ns.
--------------------------------------------------------------------------------
Offset:                 7.900ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i (FF)
  Destination:          p_wr_rdy_o(0) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 2)
  Clock Path Delay:     2.783ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X56Y101.CLK      net (fanout=744)      1.220   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.783ns (-0.381ns logic, 3.164ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i to p_wr_rdy_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.AQ     Tcko                  0.447   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    SLICE_X56Y97.A2      net (fanout=3)        0.820   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X56Y97.A       Tilo                  0.203   p_wr_rdy_o_c(0)
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i_RNI3A5F
    L15.O                net (fanout=2)        1.722   p_wr_rdy_o_c(0)
    L15.PAD              Tioop                 1.621   p_wr_rdy_o(0)
                                                       p_wr_rdy_o_obuf[0]
                                                       p_wr_rdy_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (2.271ns logic, 2.542ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Offset:                 7.621ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 2)
  Clock Path Delay:     2.783ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X56Y101.CLK      net (fanout=744)      1.220   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.783ns (-0.381ns logic, 3.164ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.AQ     Tcko                  0.447   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i
    SLICE_X56Y97.A2      net (fanout=3)        0.820   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X56Y97.A       Tilo                  0.203   p_wr_rdy_o_c(0)
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i_RNI3A5F
    K16.O                net (fanout=2)        1.443   p_wr_rdy_o_c(0)
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (2.271ns logic, 2.263ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk" 

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.488ns.
--------------------------------------------------------------------------------
Offset:                 5.488ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          address_decoder.wb_ack_t (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      8.326ns (Levels of Logic = 1)
  Clock Path Delay:     2.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to address_decoder.wb_ack_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    SLICE_X26Y85.SR      net (fanout=35)       6.932   rst_n_a_i_c_i
    SLICE_X26Y85.CLK     Trck                  0.217   wbm_csr_ack_decoded
                                                       address_decoder.wb_ack_t
    -------------------------------------------------  ---------------------------
    Total                                      8.326ns (1.394ns logic, 6.932ns route)
                                                       (16.7% logic, 83.3% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to address_decoder.wb_ack_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X26Y85.CLK     net (fanout=1006)     1.184   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.017ns logic, 1.846ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Offset:                 4.950ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          address_decoder.wbm_dat_o[31] (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      7.815ns (Levels of Logic = 1)
  Clock Path Delay:     2.890ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to address_decoder.wbm_dat_o[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    SLICE_X6Y68.SR       net (fanout=35)       6.413   rst_n_a_i_c_i
    SLICE_X6Y68.CLK      Trck                  0.225   wbm_csr_dat_rd(31)
                                                       address_decoder.wbm_dat_o[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (1.402ns logic, 6.413ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to address_decoder.wbm_dat_o[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X6Y68.CLK      net (fanout=1006)     1.211   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.017ns logic, 1.873ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Offset:                 4.931ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          address_decoder.wbm_dat_o[30] (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 1)
  Clock Path Delay:     2.887ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to address_decoder.wbm_dat_o[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    SLICE_X6Y69.SR       net (fanout=35)       6.391   rst_n_a_i_c_i
    SLICE_X6Y69.CLK      Trck                  0.225   wbm_csr_dat_rd(30)
                                                       address_decoder.wbm_dat_o[30]
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (1.402ns logic, 6.391ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to address_decoder.wbm_dat_o[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp234.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X6Y69.CLK      net (fanout=1006)     1.208   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.017ns logic, 1.870ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "spec_clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.459ns.
--------------------------------------------------------------------------------
Offset:                 4.459ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          clks_rsts_mgment.gnum_rst_synch[0] (FF)
  Destination Clock:    spec_clk rising at 0.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 1)
  Clock Path Delay:     2.701ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to clks_rsts_mgment.gnum_rst_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp238.IINV
                                                       ProtoComp238.IMUX
    SLICE_X22Y42.AX      net (fanout=35)       5.872   rst_n_a_i_c_i
    SLICE_X22Y42.CLK     Tdick                 0.086   clks_rsts_mgment.gnum_rst_synch(0)
                                                       clks_rsts_mgment.gnum_rst_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (1.263ns logic, 5.872ns route)
                                                       (17.7% logic, 82.3% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.gnum_rst_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X22Y42.CLK     net (fanout=51)       1.183   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.881ns logic, 1.820ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "spec_clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.662ns.
--------------------------------------------------------------------------------
Offset:                 6.662ns (clock path + data path + uncertainty)
  Source:               clks_rsts_mgment.pll_dac_sync_o (FF)
  Destination:          pll_dac_sync_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_dac_sync_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp235.IMUX.20
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    OLOGIC_X17Y2.CLK0    net (fanout=51)       1.730   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (0.999ns logic, 2.433ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_dac_sync_o to pll_dac_sync_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.842   pll_dac_sync_o_c
                                                       clks_rsts_mgment.pll_dac_sync_o
    AB16.O               net (fanout=1)        0.362   pll_dac_sync_o_c
    AB16.PAD             Tioop                 2.001   pll_dac_sync_o
                                                       pll_dac_sync_o_obuf
                                                       pll_dac_sync_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp235.IMUX.10
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp235.IMUX.6
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp235.IMUX.12
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(6) (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp234.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y40.CLK0     net (fanout=41)       1.507   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m to l2p_data_o(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y40.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    W22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_data_out.tx_data_out(6)
    W22.PAD              Tioop                 1.621   l2p_data_o(6)
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.io_clk_out
                                                       l2p_data_o(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 12922 paths analyzed, 7248 endpoints analyzed, 190 failing endpoints
 190 timing errors detected. (0 setup errors, 190 hold errors)
 Minimum period is   8.703ns.
--------------------------------------------------------------------------------
Delay:                  8.703ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg (FF)
  Data Path Delay:      8.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.895 - 2.814)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X19Y4.SR       net (fanout=807)      7.109   gnum_interface_block.rst_reg_i
    SLICE_X19Y4.CLK      Trck                  0.348   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      8.476ns (1.068ns logic, 7.408ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay:                  8.497ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14] (FF)
  Data Path Delay:      8.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.895 - 2.814)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X4Y11.SR       net (fanout=807)      7.008   gnum_interface_block.rst_reg_i
    SLICE_X4Y11.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]
    -------------------------------------------------  ---------------------------
    Total                                      8.270ns (0.963ns logic, 7.307ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  8.486ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13] (FF)
  Data Path Delay:      8.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.895 - 2.814)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AMUX    Tshcko                0.461   gnum_interface_block_status_o_i(0)
                                                       gnum_interface_block.rst_reg
    SLICE_X47Y49.B6      net (fanout=3)        0.299   gnum_interface_block.rst_reg
    SLICE_X47Y49.B       Tilo                  0.259   gnum_interface_block.next_item_host_addr_h(7)
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X4Y11.SR       net (fanout=807)      7.008   gnum_interface_block.rst_reg_i
    SLICE_X4Y11.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (0.952ns logic, 7.307ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6 (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.308ns (1.528 - 0.220)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6 to gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.CQ      Tcko                  0.198   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6
    SLICE_X48Y82.CX      net (fanout=1)        0.160   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(6)
    SLICE_X48Y82.CLK     Tckdi       (-Th)    -0.041   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2 (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.307ns (1.529 - 0.222)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2 to gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.CQ      Tcko                  0.198   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2
    SLICE_X48Y81.CX      net (fanout=1)        0.160   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(2)
    SLICE_X48Y81.CLK     Tckdi       (-Th)    -0.041   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4 (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.308ns (1.528 - 0.220)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4 to gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.AQ      Tcko                  0.198   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4
    SLICE_X48Y82.AX      net (fanout=1)        0.162   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc(4)
    SLICE_X48Y82.CLK     Tckdi       (-Th)    -0.041   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)
--------------------------------------------------------------------------------


3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |    0.967(R)|      FAST  |    1.294(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(0)  |    0.945(R)|      FAST  |    1.316(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(1)  |    0.909(R)|      FAST  |    1.384(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.965(R)|      FAST  |    1.296(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p_rd_d_rdy_i(1)|    0.970(R)|      FAST  |    1.291(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
rst_n_a_i      |   13.929(R)|      SLOW  |   -0.565(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |    0.967(R)|      FAST  |    1.293(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(0)  |    0.945(R)|      FAST  |    1.315(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(1)  |    0.909(R)|      FAST  |    1.383(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.965(R)|      FAST  |    1.295(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p_rd_d_rdy_i(1)|    0.970(R)|      FAST  |    1.290(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
rst_n_a_i      |   13.930(R)|      SLOW  |   -0.566(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pll_status_i|    0.328(R)|      SLOW  |    0.875(R)|      FAST  |spec_clk          |   0.000|
rst_n_a_i   |    4.459(R)|      SLOW  |   -3.059(R)|      FAST  |spec_clk          |   0.000|
spec_aux0_i |    0.094(R)|      FAST  |    1.278(R)|      SLOW  |spec_clk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_p_i|    0.284(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
data_bus_io(0) |    3.737(R)|      SLOW  |   -1.724(R)|      FAST  |clk               |   0.000|
data_bus_io(1) |    3.767(R)|      SLOW  |   -1.642(R)|      FAST  |clk               |   0.000|
data_bus_io(2) |    3.714(R)|      SLOW  |   -1.627(R)|      FAST  |clk               |   0.000|
data_bus_io(3) |    3.587(R)|      SLOW  |   -1.543(R)|      FAST  |clk               |   0.000|
data_bus_io(4) |    4.355(R)|      SLOW  |   -1.786(R)|      FAST  |clk               |   0.000|
data_bus_io(5) |    4.864(R)|      SLOW  |   -1.985(R)|      FAST  |clk               |   0.000|
data_bus_io(6) |    4.181(R)|      SLOW  |   -1.830(R)|      FAST  |clk               |   0.000|
data_bus_io(7) |    6.272(R)|      SLOW  |   -1.502(R)|      FAST  |clk               |   0.000|
data_bus_io(8) |    5.719(R)|      SLOW  |   -1.522(R)|      FAST  |clk               |   0.000|
data_bus_io(9) |    3.992(R)|      SLOW  |   -1.417(R)|      FAST  |clk               |   0.000|
data_bus_io(10)|    5.710(R)|      SLOW  |   -1.549(R)|      FAST  |clk               |   0.000|
data_bus_io(11)|    5.170(R)|      SLOW  |   -1.446(R)|      FAST  |clk               |   0.000|
data_bus_io(12)|    3.213(R)|      SLOW  |   -1.180(R)|      FAST  |clk               |   0.000|
data_bus_io(13)|    3.652(R)|      SLOW  |   -1.150(R)|      FAST  |clk               |   0.000|
data_bus_io(14)|    2.981(R)|      SLOW  |   -1.189(R)|      FAST  |clk               |   0.000|
data_bus_io(15)|    2.967(R)|      SLOW  |   -0.940(R)|      FAST  |clk               |   0.000|
data_bus_io(16)|    3.855(R)|      SLOW  |   -1.403(R)|      FAST  |clk               |   0.000|
data_bus_io(17)|    4.786(R)|      SLOW  |   -1.282(R)|      FAST  |clk               |   0.000|
data_bus_io(18)|    3.574(R)|      SLOW  |   -1.584(R)|      FAST  |clk               |   0.000|
data_bus_io(19)|    3.669(R)|      SLOW  |   -0.989(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)|    4.912(R)|      SLOW  |   -1.274(R)|      FAST  |clk               |   0.000|
data_bus_io(21)|    3.893(R)|      SLOW  |   -1.181(R)|      FAST  |clk               |   0.000|
data_bus_io(22)|    5.161(R)|      SLOW  |   -1.723(R)|      FAST  |clk               |   0.000|
data_bus_io(23)|    5.291(R)|      SLOW  |   -1.297(R)|      FAST  |clk               |   0.000|
data_bus_io(24)|    3.884(R)|      SLOW  |   -1.755(R)|      FAST  |clk               |   0.000|
data_bus_io(25)|    4.676(R)|      SLOW  |   -1.044(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)|    6.009(R)|      SLOW  |   -1.686(R)|      FAST  |clk               |   0.000|
data_bus_io(27)|    5.739(R)|      SLOW  |   -1.791(R)|      FAST  |clk               |   0.000|
rst_n_a_i      |    5.487(R)|      SLOW  |   -1.208(R)|      SLOW  |clk               |   0.000|
spec_aux1_i    |   -0.048(R)|      FAST  |    1.386(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.286(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
acam_refclk_p_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|    0.103(R)|      SLOW  |    1.134(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |    3.738(R)|      SLOW  |   -1.724(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |    3.768(R)|      SLOW  |   -1.642(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |    3.715(R)|      SLOW  |   -1.627(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |    3.588(R)|      SLOW  |   -1.543(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |    4.356(R)|      SLOW  |   -1.786(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |    4.865(R)|      SLOW  |   -1.985(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |    4.182(R)|      SLOW  |   -1.830(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |    6.273(R)|      SLOW  |   -1.502(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |    5.720(R)|      SLOW  |   -1.522(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |    3.993(R)|      SLOW  |   -1.417(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |    5.711(R)|      SLOW  |   -1.549(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |    5.171(R)|      SLOW  |   -1.446(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |    3.214(R)|      SLOW  |   -1.180(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |    3.653(R)|      SLOW  |   -1.150(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |    2.982(R)|      SLOW  |   -1.189(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |    2.968(R)|      SLOW  |   -0.940(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |    3.856(R)|      SLOW  |   -1.403(R)|      FAST  |clk               |   0.000|
data_bus_io(17)   |    4.787(R)|      SLOW  |   -1.282(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |    3.575(R)|      SLOW  |   -1.584(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |    3.670(R)|      SLOW  |   -0.990(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)   |    4.913(R)|      SLOW  |   -1.274(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |    3.894(R)|      SLOW  |   -1.181(R)|      FAST  |clk               |   0.000|
data_bus_io(22)   |    5.162(R)|      SLOW  |   -1.723(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |    5.292(R)|      SLOW  |   -1.297(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |    3.885(R)|      SLOW  |   -1.755(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |    4.677(R)|      SLOW  |   -1.045(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)   |    6.010(R)|      SLOW  |   -1.686(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |    5.740(R)|      SLOW  |   -1.791(R)|      FAST  |clk               |   0.000|
ef1_i             |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
ef2_i             |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
int_flag_i        |    0.144(R)|      SLOW  |    1.093(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |    0.122(R)|      SLOW  |    1.115(R)|      FAST  |clk               |   0.000|
rst_n_a_i         |    5.488(R)|      SLOW  |   -1.209(R)|      SLOW  |clk               |   0.000|
spec_aux1_i       |   -0.048(R)|      FAST  |    1.385(R)|      SLOW  |clk               |   0.000|
sys_scl_b         |    2.772(R)|      SLOW  |   -1.796(R)|      FAST  |clk               |   0.000|
sys_sda_b         |    2.836(R)|      SLOW  |   -1.857(R)|      FAST  |clk               |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.952(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |         7.225(R)|      SLOW  |         2.583(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(0) |         7.900(R)|      SLOW  |         2.582(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(1) |         7.621(R)|      SLOW  |         2.397(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
rx_error_o    |         5.943(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.951(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |         7.224(R)|      SLOW  |         2.583(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(0) |         7.899(R)|      SLOW  |         2.582(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(1) |         7.620(R)|      SLOW  |         2.397(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
rx_error_o    |         5.942(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock spec_clk_i to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o        |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |spec_clk          |   0.000|
pll_dac_sync_o  |         6.662(R)|      SLOW  |         3.180(R)|      FAST  |spec_clk          |   0.000|
pll_sclk_o      |         6.662(R)|      SLOW  |         3.180(R)|      FAST  |spec_clk          |   0.000|
pll_sdi_o       |        11.084(R)|      SLOW  |         4.782(R)|      FAST  |spec_clk          |   0.000|
spec_aux2_o     |         8.192(R)|      SLOW  |         4.304(R)|      FAST  |spec_clk          |   0.000|
spec_aux3_o     |         8.326(R)|      SLOW  |         4.386(R)|      FAST  |spec_clk          |   0.000|
spec_led_green_o|         6.641(R)|      SLOW  |         3.209(R)|      FAST  |spec_clk          |   0.000|
spec_led_red_o  |         6.641(R)|      SLOW  |         3.209(R)|      FAST  |spec_clk          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)     |        11.857(R)|      SLOW  |         6.185(R)|      FAST  |clk               |   0.000|
address_o(1)     |        11.690(R)|      SLOW  |         6.287(R)|      FAST  |clk               |   0.000|
address_o(2)     |        12.001(R)|      SLOW  |         6.579(R)|      FAST  |clk               |   0.000|
address_o(3)     |        12.899(R)|      SLOW  |         6.478(R)|      FAST  |clk               |   0.000|
data_bus_io(0)   |        19.549(R)|      SLOW  |         6.159(R)|      FAST  |clk               |   0.000|
data_bus_io(1)   |        19.352(R)|      SLOW  |         6.152(R)|      FAST  |clk               |   0.000|
data_bus_io(2)   |        19.822(R)|      SLOW  |         6.043(R)|      FAST  |clk               |   0.000|
data_bus_io(3)   |        19.250(R)|      SLOW  |         6.043(R)|      FAST  |clk               |   0.000|
data_bus_io(4)   |        19.058(R)|      SLOW  |         5.977(R)|      FAST  |clk               |   0.000|
data_bus_io(5)   |        20.209(R)|      SLOW  |         6.272(R)|      FAST  |clk               |   0.000|
data_bus_io(6)   |        19.487(R)|      SLOW  |         5.977(R)|      FAST  |clk               |   0.000|
data_bus_io(7)   |        20.361(R)|      SLOW  |         6.272(R)|      FAST  |clk               |   0.000|
data_bus_io(8)   |        19.722(R)|      SLOW  |         6.381(R)|      FAST  |clk               |   0.000|
data_bus_io(9)   |        19.183(R)|      SLOW  |         6.381(R)|      FAST  |clk               |   0.000|
data_bus_io(10)  |        18.438(R)|      SLOW  |         6.080(R)|      FAST  |clk               |   0.000|
data_bus_io(11)  |        19.467(R)|      SLOW  |         6.080(R)|      FAST  |clk               |   0.000|
data_bus_io(12)  |        19.988(R)|      SLOW  |         5.553(R)|      FAST  |clk               |   0.000|
data_bus_io(13)  |        19.350(R)|      SLOW  |         5.553(R)|      FAST  |clk               |   0.000|
data_bus_io(14)  |        20.376(R)|      SLOW  |         5.706(R)|      FAST  |clk               |   0.000|
data_bus_io(15)  |        20.229(R)|      SLOW  |         5.706(R)|      FAST  |clk               |   0.000|
data_bus_io(16)  |        19.573(R)|      SLOW  |         5.569(R)|      FAST  |clk               |   0.000|
data_bus_io(17)  |        18.936(R)|      SLOW  |         5.569(R)|      FAST  |clk               |   0.000|
data_bus_io(18)  |        20.799(R)|      SLOW  |         6.071(R)|      FAST  |clk               |   0.000|
data_bus_io(19)  |        20.444(R)|      SLOW  |         6.071(R)|      FAST  |clk               |   0.000|
data_bus_io(20)  |        17.957(R)|      SLOW  |         6.037(R)|      FAST  |clk               |   0.000|
data_bus_io(21)  |        19.310(R)|      SLOW  |         6.037(R)|      FAST  |clk               |   0.000|
data_bus_io(22)  |        20.862(R)|      SLOW  |         6.095(R)|      FAST  |clk               |   0.000|
data_bus_io(23)  |        19.009(R)|      SLOW  |         6.095(R)|      FAST  |clk               |   0.000|
data_bus_io(24)  |        20.811(R)|      SLOW  |         6.186(R)|      FAST  |clk               |   0.000|
data_bus_io(25)  |        20.913(R)|      SLOW  |         6.186(R)|      FAST  |clk               |   0.000|
data_bus_io(26)  |        18.002(R)|      SLOW  |         6.399(R)|      FAST  |clk               |   0.000|
data_bus_io(27)  |        18.403(R)|      SLOW  |         6.289(R)|      FAST  |clk               |   0.000|
irq_p_o          |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
spec_aux4_o      |         9.798(R)|      SLOW  |         5.326(R)|      FAST  |clk               |   0.000|
spec_aux5_o      |         8.160(R)|      SLOW  |         4.355(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         6.753(R)|      SLOW  |         3.323(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         6.803(R)|      SLOW  |         3.373(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o  |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o  |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o  |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o  |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        11.856(R)|      SLOW  |         6.185(R)|      FAST  |clk               |   0.000|
address_o(1)      |        11.689(R)|      SLOW  |         6.287(R)|      FAST  |clk               |   0.000|
address_o(2)      |        12.000(R)|      SLOW  |         6.579(R)|      FAST  |clk               |   0.000|
address_o(3)      |        12.898(R)|      SLOW  |         6.478(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|         6.440(R)|      SLOW  |         3.247(R)|      FAST  |clk               |   0.000|
cs_n_o            |         6.777(R)|      SLOW  |         3.298(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |        19.548(R)|      SLOW  |         6.159(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |        19.351(R)|      SLOW  |         6.152(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |        19.821(R)|      SLOW  |         6.043(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |        19.249(R)|      SLOW  |         6.043(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |        19.057(R)|      SLOW  |         5.977(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |        20.208(R)|      SLOW  |         6.272(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |        19.486(R)|      SLOW  |         5.977(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |        20.360(R)|      SLOW  |         6.272(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |        19.721(R)|      SLOW  |         6.381(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |        19.182(R)|      SLOW  |         6.381(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |        18.437(R)|      SLOW  |         6.080(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |        19.466(R)|      SLOW  |         6.080(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |        19.987(R)|      SLOW  |         5.553(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |        19.349(R)|      SLOW  |         5.553(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |        20.375(R)|      SLOW  |         5.706(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |        20.228(R)|      SLOW  |         5.706(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |        19.572(R)|      SLOW  |         5.569(R)|      FAST  |clk               |   0.000|
data_bus_io(17)   |        18.935(R)|      SLOW  |         5.569(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |        20.798(R)|      SLOW  |         6.071(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |        20.443(R)|      SLOW  |         6.071(R)|      FAST  |clk               |   0.000|
data_bus_io(20)   |        17.956(R)|      SLOW  |         6.037(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |        19.309(R)|      SLOW  |         6.037(R)|      FAST  |clk               |   0.000|
data_bus_io(22)   |        20.861(R)|      SLOW  |         6.095(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |        19.008(R)|      SLOW  |         6.095(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |        20.810(R)|      SLOW  |         6.186(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |        20.912(R)|      SLOW  |         6.186(R)|      FAST  |clk               |   0.000|
data_bus_io(26)   |        18.001(R)|      SLOW  |         6.399(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |        18.402(R)|      SLOW  |         6.289(R)|      FAST  |clk               |   0.000|
enable_inputs_o   |         6.813(R)|      SLOW  |         3.334(R)|      FAST  |clk               |   0.000|
irq_p_o           |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |         6.419(R)|      SLOW  |         3.226(R)|      FAST  |clk               |   0.000|
rd_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
spec_aux4_o       |         9.797(R)|      SLOW  |         5.326(R)|      FAST  |clk               |   0.000|
spec_aux5_o       |         8.159(R)|      SLOW  |         4.355(R)|      FAST  |clk               |   0.000|
start_from_fpga_o |         6.752(R)|      SLOW  |         3.323(R)|      FAST  |clk               |   0.000|
sys_scl_b         |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
sys_sda_b         |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
tdc_led_status_o  |         6.802(R)|      SLOW  |         3.373(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o   |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk               |   0.000|
term_en_1_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_2_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_3_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_4_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_5_o       |         6.827(R)|      SLOW  |         3.348(R)|      FAST  |clk               |   0.000|
wr_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    6.082|    6.082|         |         |
p2l_clk_p_i    |    6.081|    6.081|         |         |
tdc_clk_n_i    |    5.865|         |         |         |
tdc_clk_p_i    |    5.865|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    6.083|    6.083|         |         |
p2l_clk_p_i    |    6.082|    6.082|         |         |
tdc_clk_n_i    |    5.865|         |         |         |
tdc_clk_p_i    |    5.865|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |   12.109|         |         |         |
tdc_clk_n_i    |    2.995|         |         |         |
tdc_clk_p_i    |    2.995|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    8.703|         |         |         |
p2l_clk_p_i    |    8.703|         |         |         |
spec_clk_i     |    2.753|         |         |         |
tdc_clk_n_i    |    7.964|         |         |         |
tdc_clk_p_i    |    7.964|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    8.703|         |         |         |
p2l_clk_p_i    |    8.703|         |         |         |
spec_clk_i     |    2.753|         |         |         |
tdc_clk_n_i    |    7.964|         |         |         |
tdc_clk_p_i    |    7.964|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "iodelay_1006_0" OFFSET = OUT 6 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.051 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
carrier_one_wire_b                             |        6.440|      SLOW  |        3.247|      FAST  |         0.051|
mezz_one_wire_b                                |        6.419|      SLOW  |        3.226|      FAST  |         0.030|
sys_scl_b                                      |        6.389|      SLOW  |        3.196|      FAST  |         0.000|
sys_sda_b                                      |        6.389|      SLOW  |        3.196|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1028_0" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_sdi_o                                      |       11.084|      SLOW  |        4.782|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1029_0" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_cs_o                                       |        6.609|      SLOW  |        3.127|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1030_0" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_sclk_o                                     |        6.662|      SLOW  |        3.180|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1034_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
cs_n_o                                         |        6.777|      SLOW  |        3.298|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1035_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
rd_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1036_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
wr_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1037_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
term_en_1_o                                    |        6.851|      SLOW  |        3.372|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1038_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
term_en_2_o                                    |        6.851|      SLOW  |        3.372|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1039_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
term_en_3_o                                    |        6.779|      SLOW  |        3.300|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1040_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
term_en_4_o                                    |        6.779|      SLOW  |        3.300|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1041_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
term_en_5_o                                    |        6.827|      SLOW  |        3.348|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "iodelay_1042_0" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
enable_inputs_o                                |        6.813|      SLOW  |        3.334|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 200  Score: 121549  (Setup/Max: 2148, Hold: 119401)

Constraints cover 302884 paths, 0 nets, and 26129 connections

Design statistics:
   Minimum period:  12.109ns{1}   (Maximum frequency:  82.583MHz)
   Maximum path delay from/to any node:  17.768ns
   Minimum input required time before clock:  13.930ns
   Maximum output delay after clock:   7.900ns
   Minimum output required time after clock:  11.084ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 19:11:53 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



