

================================================================
== Vitis HLS Report for 'ColorToGray'
================================================================
* Date:           Thu Aug 12 17:03:54 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        color_to_gray
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_65_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 9 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 10 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast = zext i32 %image_h_read"   --->   Operation 11 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %image_w_read"   --->   Operation 12 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_keep_V, i8 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i3 %stream_in_V_strb_V, i3 %stream_in_V_keep_V, i24 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 16 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [src/color_to_gray.cpp:64]   --->   Operation 17 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph181, i64 %add_ln64, void %._crit_edge.loopexit" [src/color_to_gray.cpp:64]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %indvar_flatten, i64 1" [src/color_to_gray.cpp:64]   --->   Operation 19 'add' 'add_ln64' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (2.77ns)   --->   "%icmp_ln64 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/color_to_gray.cpp:64]   --->   Operation 20 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge.loopexit, void %._crit_edge182.loopexit" [src/color_to_gray.cpp:64]   --->   Operation 21 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_V_data_V, i3 %stream_in_V_keep_V, i3 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 22 'read' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%color_element_int_data_V = extractvalue i32 %empty"   --->   Operation 23 'extractvalue' 'color_element_int_data_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i_i_user = extractvalue i32 %empty"   --->   Operation 24 'extractvalue' 'tmp_i_i_user' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_i_last = extractvalue i32 %empty"   --->   Operation 25 'extractvalue' 'tmp_i_i_last' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%pixel_data_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %color_element_int_data_V, i32 16, i32 23"   --->   Operation 26 'partselect' 'pixel_data_r_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pixel_data_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %color_element_int_data_V, i32 8, i32 15"   --->   Operation 27 'partselect' 'pixel_data_g_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%pixel_data_b_V = trunc i24 %color_element_int_data_V"   --->   Operation 28 'trunc' 'pixel_data_b_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %pixel_data_r_V"   --->   Operation 29 'zext' 'zext_ln215' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %pixel_data_g_V"   --->   Operation 30 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%ret_2 = add i9 %zext_ln215_1, i9 %zext_ln215"   --->   Operation 31 'add' 'ret_2' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i9 %ret_2"   --->   Operation 32 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %pixel_data_b_V"   --->   Operation 33 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret = add i10 %zext_ln215_2, i10 %zext_ln215_3"   --->   Operation 34 'add' 'ret' <Predicate = (!icmp_ln64)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i10 %ret"   --->   Operation 35 'zext' 'zext_ln1364' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 36 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 36 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 37 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 37 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 38 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 38 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_1_VITIS_LOOP_65_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/color_to_gray.cpp:65]   --->   Operation 40 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/color_to_gray.cpp:65]   --->   Operation 41 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 42 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 42 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%gray_element_int_data_V = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln1364, i32 12, i32 19"   --->   Operation 43 'partselect' 'gray_element_int_data_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i8 %gray_element_int_data_V, i1 0, i1 0, i1 %tmp_i_i_user, i1 %tmp_i_i_last"   --->   Operation 44 'write' 'write_ln304' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [src/color_to_gray.cpp:84]   --->   Operation 46 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read on port 'image_h' [15]  (0 ns)
	'mul' operation ('bound') [19]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [19]  (6.91 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/color_to_gray.cpp:64) with incoming values : ('add_ln64', src/color_to_gray.cpp:64) [22]  (0 ns)
	'add' operation ('add_ln64', src/color_to_gray.cpp:64) [23]  (3.52 ns)

 <State 4>: 3.3ns
The critical path consists of the following:
	'add' operation of DSP[44] ('ret') [42]  (2.25 ns)
	'mul' operation of DSP[44] ('mul_ln1364') [44]  (1.05 ns)

 <State 5>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln1364') [44]  (1.05 ns)

 <State 6>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln1364') [44]  (1.05 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
