{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596530624045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596530624045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 16:43:43 2020 " "Processing started: Tue Aug 04 16:43:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596530624045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596530624045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596530624045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596530624295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ECIDME_Pro.v(604) " "Verilog HDL information at ECIDME_Pro.v(604): always construct contains both blocking and non-blocking assignments" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 604 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1596530632346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ecidme_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ecidme_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECIDME_Pro " "Found entity 1: ECIDME_Pro" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596530632348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596530632348 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ECIDME_Pro ECIDME_Pro.v(144) " "Verilog HDL Parameter Declaration warning at ECIDME_Pro.v(144): Parameter Declaration in module \"ECIDME_Pro\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1596530632351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECIDME_Pro " "Elaborating entity \"ECIDME_Pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596530632381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Current_LEVEL_REF ECIDME_Pro.v(81) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(81): object \"Current_LEVEL_REF\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UP_MOS_THRESHOLD ECIDME_Pro.v(83) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(83): object \"UP_MOS_THRESHOLD\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOWN_MOS_THRESHOLD ECIDME_Pro.v(84) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(84): object \"DOWN_MOS_THRESHOLD\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Multiplier_Cal ECIDME_Pro.v(89) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(89): object \"Multiplier_Cal\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POWER_ENABLE ECIDME_Pro.v(92) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(92): object \"POWER_ENABLE\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET_ALL ECIDME_Pro.v(102) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(102): object \"RESET_ALL\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fre_Resonance_I ECIDME_Pro.v(114) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(114): object \"Fre_Resonance_I\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596530632391 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_YELLOW_BUF ECIDME_Pro.v(192) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(192): inferring latch(es) for variable \"PANEL_LED_YELLOW_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1596530632398 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_RED_BUF ECIDME_Pro.v(192) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(192): inferring latch(es) for variable \"PANEL_LED_RED_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1596530632398 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_GREEN_BUF ECIDME_Pro.v(192) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(192): inferring latch(es) for variable \"PANEL_LED_GREEN_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1596530632398 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ECIDME_Pro.v(576) " "Verilog HDL assignment warning at ECIDME_Pro.v(576): truncated value with size 32 to match size of target (24)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632403 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ECIDME_Pro.v(626) " "Verilog HDL assignment warning at ECIDME_Pro.v(626): truncated value with size 32 to match size of target (28)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632403 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(656) " "Verilog HDL assignment warning at ECIDME_Pro.v(656): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632406 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(685) " "Verilog HDL assignment warning at ECIDME_Pro.v(685): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632406 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(714) " "Verilog HDL assignment warning at ECIDME_Pro.v(714): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632406 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(743) " "Verilog HDL assignment warning at ECIDME_Pro.v(743): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632406 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ECIDME_Pro.v(772) " "Verilog HDL assignment warning at ECIDME_Pro.v(772): truncated value with size 32 to match size of target (14)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632408 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(798) " "Verilog HDL assignment warning at ECIDME_Pro.v(798): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632411 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(824) " "Verilog HDL assignment warning at ECIDME_Pro.v(824): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596530632411 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TP21 ECIDME_Pro.v(64) " "Output port \"TP21\" at ECIDME_Pro.v(64) has no driver" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1596530632418 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_GREEN_BUF ECIDME_Pro.v(192) " "Inferred latch for \"PANEL_LED_GREEN_BUF\" at ECIDME_Pro.v(192)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596530632426 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_RED_BUF ECIDME_Pro.v(192) " "Inferred latch for \"PANEL_LED_RED_BUF\" at ECIDME_Pro.v(192)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596530632426 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_YELLOW_BUF ECIDME_Pro.v(192) " "Inferred latch for \"PANEL_LED_YELLOW_BUF\" at ECIDME_Pro.v(192)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596530632426 "|ECIDME_Pro"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 103 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 104 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 105 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1596530633258 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1596530633258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_YELLOW VCC " "Pin \"Panel_LED_YELLOW\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596530633368 "|ECIDME_Pro|Panel_LED_YELLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_GREEN VCC " "Pin \"Panel_LED_GREEN\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596530633368 "|ECIDME_Pro|Panel_LED_GREEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_RED VCC " "Pin \"Panel_LED_RED\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596530633368 "|ECIDME_Pro|Panel_LED_RED"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP21 GND " "Pin \"TP21\" is stuck at GND" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596530633368 "|ECIDME_Pro|TP21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1596530633368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1596530633533 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1596530634243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.map.smsg " "Generated suppressed messages file F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1596530634281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596530634416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596530634416 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HP_SW_DETECT_LEVEL2 " "No output dependent on input pin \"HP_SW_DETECT_LEVEL2\"" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596530634533 "|ECIDME_Pro|HP_SW_DETECT_LEVEL2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HP_SW_DETECT_LEVEL3 " "No output dependent on input pin \"HP_SW_DETECT_LEVEL3\"" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596530634533 "|ECIDME_Pro|HP_SW_DETECT_LEVEL3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596530634533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "616 " "Implemented 616 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596530634536 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596530634536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1596530634536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1596530634536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596530634536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596530634546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 16:43:54 2020 " "Processing ended: Tue Aug 04 16:43:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596530634546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596530634546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596530634546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596530634546 ""}
