#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xe819e0 .scope module, "decoder_3_8_tb" "decoder_3_8_tb" 2 1;
 .timescale 0 0;
v0xe9b2d0_0 .var "E_tb", 0 0;
v0xe9b370_0 .var "In_tb", 2 0;
v0xe9b440_0 .net "Out_tb", 7 0, L_0xe9ba40;  1 drivers
v0xe9b540_0 .var "clka", 0 0;
v0xe9b610_0 .net "clka_out", 0 0, v0xe9a7a0_0;  1 drivers
v0xe9b700_0 .var "clkb", 0 0;
v0xe9b7d0_0 .net "clkb_out", 0 0, v0xe9a930_0;  1 drivers
S_0xe81b60 .scope module, "clkgen_1" "clkgen" 2 8, 3 9 0, S_0xe819e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "clkb"
    .port_info 2 /OUTPUT 1 "clka_out"
    .port_info 3 /OUTPUT 1 "clkb_out"
v0xe5fb20_0 .net "clka", 0 0, v0xe9b540_0;  1 drivers
v0xe9a7a0_0 .var "clka_out", 0 0;
v0xe9a860_0 .net "clkb", 0 0, v0xe9b700_0;  1 drivers
v0xe9a930_0 .var "clkb_out", 0 0;
E_0xe5fbe0 .event edge, v0xe9a860_0;
E_0xe83760 .event edge, v0xe5fb20_0;
S_0xe9aaa0 .scope module, "decoder_1" "decoder" 2 7, 3 1 0, S_0xe819e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 3 "In"
    .port_info 2 /OUTPUT 8 "Out"
v0xe9ace0_0 .net "E", 0 0, v0xe9b2d0_0;  1 drivers
v0xe9adc0_0 .net "In", 2 0, v0xe9b370_0;  1 drivers
v0xe9aea0_0 .net "Out", 7 0, L_0xe9ba40;  alias, 1 drivers
L_0x7f5b964b7018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xe9af60_0 .net/2u *"_s0", 7 0, L_0x7f5b964b7018;  1 drivers
v0xe9b040_0 .net *"_s2", 7 0, L_0xe9b8d0;  1 drivers
L_0x7f5b964b7060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xe9b170_0 .net/2u *"_s4", 7 0, L_0x7f5b964b7060;  1 drivers
L_0xe9b8d0 .shift/l 8, L_0x7f5b964b7018, v0xe9b370_0;
L_0xe9ba40 .functor MUXZ 8, L_0x7f5b964b7060, L_0xe9b8d0, v0xe9b2d0_0, C4<>;
    .scope S_0xe81b60;
T_0 ;
    %wait E_0xe83760;
    %load/v 8, v0xe5fb20_0, 1;
    %set/v v0xe9a7a0_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xe81b60;
T_1 ;
    %wait E_0xe5fbe0;
    %load/v 8, v0xe9a860_0, 1;
    %set/v v0xe9a930_0, 8, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe819e0;
T_2 ;
    %set/v v0xe9b540_0, 0, 1;
    %set/v v0xe9b700_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xe819e0;
T_3 ;
    %delay 10, 0;
    %load/v 8, v0xe9b540_0, 1;
    %inv 8, 1;
    %set/v v0xe9b540_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xe819e0;
T_4 ;
    %delay 20, 0;
    %load/v 8, v0xe9b700_0, 1;
    %inv 8, 1;
    %set/v v0xe9b700_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe819e0;
T_5 ;
    %delay 0, 0;
    %set/v v0xe9b2d0_0, 0, 1;
    %set/v v0xe9b370_0, 0, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %set/v v0xe9b370_0, 0, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0xe9b370_0, 8, 3;
    %delay 10, 0;
    %set/v v0xe9b2d0_0, 1, 1;
    %set/v v0xe9b370_0, 1, 3;
    %delay 10, 0;
    %vpi_call/w 2 29 "$finish" {0 0};
    %end;
    .thread T_5;
    .scope S_0xe819e0;
T_6 ;
    %vpi_call/w 2 32 "$dumpfile", "decoder.vcd" {0 0};
    %vpi_call/w 2 33 "$dumpvars", 1'sb0, S_0xe9aaa0 {0 0};
    %vpi_call/w 2 34 "$dumpvars", 1'sb0, S_0xe81b60 {0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
