

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_339_1_proc'
================================================================
* Date:           Wed Nov  4 16:14:49 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.556 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.110 us | 0.110 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_339_1_VITIS_LOOP_341_2  |        9|        9|         1|          1|          1|     9|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     57|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln339_1_fu_143_p2   |     +    |   0|  0|   9|           2|           1|
    |add_ln339_fu_123_p2     |     +    |   0|  0|  12|           4|           1|
    |add_ln341_fu_164_p2     |     +    |   0|  0|   9|           2|           1|
    |icmp_ln339_fu_117_p2    |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln341_fu_129_p2    |   icmp   |   0|  0|   8|           2|           2|
    |ap_block_state1         |    or    |   0|  0|   2|           1|           1|
    |select_ln338_fu_135_p3  |  select  |   0|  0|   2|           1|           1|
    |select_ln339_fu_149_p3  |  select  |   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  53|          17|          13|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |i_reg_95               |   9|          2|    2|          4|
    |indvar_flatten_reg_84  |   9|          2|    4|          8|
    |j_2_reg_106            |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  57|         12|   10|         22|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  3|   0|    3|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |i_reg_95               |  2|   0|    2|          0|
    |indvar_flatten_reg_84  |  4|   0|    4|          0|
    |j_2_reg_106            |  2|   0|    2|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 12|   0|   12|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_339_1_proc | return value |
|kernel_0_address0  | out |    2|  ap_memory |          kernel_0          |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_0_we0       | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_0_d0        | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_1_address0  | out |    2|  ap_memory |          kernel_1          |     array    |
|kernel_1_ce0       | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_1_we0       | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_1_d0        | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_2_address0  | out |    2|  ap_memory |          kernel_2          |     array    |
|kernel_2_ce0       | out |    1|  ap_memory |          kernel_2          |     array    |
|kernel_2_we0       | out |    1|  ap_memory |          kernel_2          |     array    |
|kernel_2_d0        | out |    1|  ap_memory |          kernel_2          |     array    |
+-------------------+-----+-----+------------+----------------------------+--------------+

