Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 17:20:19 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GenerationGenerator_timing_summary_routed.rpt -rpx GenerationGenerator_timing_summary_routed.rpx
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 178 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.107        0.000                      0                 1109        0.072        0.000                      0                 1109        9.500        0.000                       0                   623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.107        0.000                      0                 1109        0.072        0.000                      0                 1109        9.500        0.000                       0                   623  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.107ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 3.358ns (38.649%)  route 5.330ns (61.351%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.948    10.280    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.404 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[35]_i_1/O
                         net (fo=1, routed)           0.000    10.404    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[35]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[35]/C
                         clock pessimism              0.013    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X14Y44         FDRE (Setup_fdre_C_D)        0.029    21.511    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[35]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                 11.107    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 3.358ns (38.681%)  route 5.323ns (61.319%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.941    10.273    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.397 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[36]_i_1/O
                         net (fo=1, routed)           0.000    10.397    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[36]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]/C
                         clock pessimism              0.013    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X14Y44         FDRE (Setup_fdre_C_D)        0.031    21.513    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[36]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.182ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 3.358ns (38.985%)  route 5.256ns (61.015%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.873    10.205    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.329 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[59]_i_1/O
                         net (fo=1, routed)           0.000    10.329    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[59]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X14Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[59]/C
                         clock pessimism              0.013    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.029    21.511    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[59]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                 11.182    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 3.358ns (39.944%)  route 5.049ns (60.056%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.667     9.998    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.122 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[53]_i_1/O
                         net (fo=1, routed)           0.000    10.122    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[53]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.510    21.510    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/C
                         clock pessimism              0.013    21.523    
                         clock uncertainty           -0.035    21.488    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.079    21.567    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]
  -------------------------------------------------------------------
                         required time                         21.567    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.358ns (39.972%)  route 5.043ns (60.028%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.661     9.992    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.116 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[46]_i_1/O
                         net (fo=1, routed)           0.000    10.116    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[46]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.510    21.510    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/C
                         clock pessimism              0.013    21.523    
                         clock uncertainty           -0.035    21.488    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.077    21.565    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]
  -------------------------------------------------------------------
                         required time                         21.565    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.454ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 3.358ns (39.991%)  route 5.039ns (60.009%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.657     9.988    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.112 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[49]_i_1/O
                         net (fo=1, routed)           0.000    10.112    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[49]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.510    21.510    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/C
                         clock pessimism              0.013    21.523    
                         clock uncertainty           -0.035    21.488    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.079    21.567    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]
  -------------------------------------------------------------------
                         required time                         21.567    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                 11.454    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.358ns (39.986%)  route 5.040ns (60.014%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.658     9.989    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.113 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[47]_i_1/O
                         net (fo=1, routed)           0.000    10.113    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[47]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.510    21.510    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/C
                         clock pessimism              0.013    21.523    
                         clock uncertainty           -0.035    21.488    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.081    21.569    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]
  -------------------------------------------------------------------
                         required time                         21.569    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.503ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 3.358ns (40.488%)  route 4.936ns (59.512%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.554     9.885    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.009 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[43]_i_1/O
                         net (fo=1, routed)           0.000    10.009    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[43]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X14Y44         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[43]/C
                         clock pessimism              0.013    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X14Y44         FDRE (Setup_fdre_C_D)        0.031    21.513    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[43]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 11.503    

Slack (MET) :             11.520ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 3.358ns (40.579%)  route 4.917ns (59.421%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.535     9.867    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.991 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[34]_i_1/O
                         net (fo=1, routed)           0.000     9.991    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[34]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X15Y45         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[34]/C
                         clock pessimism              0.013    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.029    21.511    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[34]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 11.520    

Slack (MET) :             11.689ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 3.358ns (41.430%)  route 4.747ns (58.570%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          1.715     1.715    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y14         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.169 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, routed)           1.318     5.488    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[16]
    SLICE_X26Y38         LUT4 (Prop_lut4_I2_O)        0.124     5.612 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.612    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg_0[0]
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.144 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=18, routed)          2.064     8.208    grp_GenerationGenerator_generateGeneration_fu_114/p_0_in
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.332 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.365     9.697    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2_n_0
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[50]_i_1/O
                         net (fo=1, routed)           0.000     9.821    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[50]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=622, unset)          1.503    21.503    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X17Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[50]/C
                         clock pessimism              0.013    21.516    
                         clock uncertainty           -0.035    21.481    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.029    21.510    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[50]
  -------------------------------------------------------------------
                         required time                         21.510    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 11.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.022%)  route 0.200ns (46.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.565     0.565    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[37]/Q
                         net (fo=1, routed)           0.200     0.893    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[37]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.098     0.991 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[37]_i_1/O
                         net (fo=1, routed)           0.000     0.991    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[37]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.828     0.828    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]/C
                         clock pessimism              0.000     0.828    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     0.919    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.677%)  route 0.229ns (50.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.565     0.565    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[60]/Q
                         net (fo=1, routed)           0.229     0.922    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[60]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.098     1.020 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[60]_i_1/O
                         net (fo=1, routed)           0.000     1.020    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[60]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.828     0.828    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[60]/C
                         clock pessimism              0.000     0.828    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     0.920    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.565     0.565    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X17Y47         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[42]/Q
                         net (fo=1, routed)           0.054     0.760    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[42]
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.045     0.805 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[42]_i_1/O
                         net (fo=1, routed)           0.000     0.805    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[42]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.833     0.833    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X16Y47         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[42]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.121     0.701    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.565     0.565    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[22]/Q
                         net (fo=1, routed)           0.056     0.762    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[22]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.807 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[22]_i_1/O
                         net (fo=1, routed)           0.000     0.807    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[22]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.833     0.833    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X30Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     0.700    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.226ns (46.894%)  route 0.256ns (53.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.565     0.565    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y49         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[47]/Q
                         net (fo=1, routed)           0.256     0.949    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[47]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.098     1.047 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[47]_i_1/O
                         net (fo=1, routed)           0.000     1.047    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[47]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.828     0.828    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X29Y50         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[47]/C
                         clock pessimism              0.000     0.828    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     0.920    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.567     0.567    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X13Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[53]/Q
                         net (fo=1, routed)           0.080     0.788    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[53]
    SLICE_X12Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.833 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[53]_i_1/O
                         net (fo=1, routed)           0.000     0.833    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[53]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.835     0.835    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]/C
                         clock pessimism             -0.252     0.583    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121     0.704    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/p_tmp_2_reg_536_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.560     0.560    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X25Y40         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/p_tmp_2_reg_536_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  grp_GenerationGenerator_generateGeneration_fu_114/p_tmp_2_reg_536_reg[15]/Q
                         net (fo=1, routed)           0.087     0.788    grp_GenerationGenerator_generateGeneration_fu_114/p_tmp_2_reg_536[15]
    SLICE_X24Y40         LUT3 (Prop_lut3_I2_O)        0.048     0.836 r  grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251[15]_i_1/O
                         net (fo=1, routed)           0.000     0.836    grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251[15]_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.828     0.828    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X24Y40         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251_reg[15]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.131     0.707    grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_5_reg_251_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_2_reg_526_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_272_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.561     0.561    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X23Y45         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_2_reg_526_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  grp_GenerationGenerator_generateGeneration_fu_114/j_2_reg_526_reg[3]/Q
                         net (fo=1, routed)           0.059     0.761    grp_GenerationGenerator_generateGeneration_fu_114/j_2_reg_526[3]
    SLICE_X22Y45         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_272_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.830     0.830    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X22Y45         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_272_reg[3]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.047     0.625    grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_272_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.567     0.567    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X13Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[46]/Q
                         net (fo=1, routed)           0.087     0.795    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[46]
    SLICE_X12Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.840 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[46]_i_1/O
                         net (fo=1, routed)           0.000     0.840    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[46]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.835     0.835    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X12Y43         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]/C
                         clock pessimism             -0.252     0.583    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.120     0.703    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.562     0.562    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X21Y48         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[11]/Q
                         net (fo=1, routed)           0.087     0.790    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[11]
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.045     0.835 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[11]_i_1/O
                         net (fo=1, routed)           0.000     0.835    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[11]_i_1_n_0
    SLICE_X20Y48         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=622, unset)          0.833     0.833    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X20Y48         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[11]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.120     0.698    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y31  GenerationGenerator_randomNumberIndex_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y37  GenerationGenerator_trueRandomIndex_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y41  GenerationGenerator_trueRandomIndex_V_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y40  GenerationGenerator_trueRandomIndex_V_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y38  GenerationGenerator_trueRandomIndex_V_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y42  GenerationGenerator_trueRandomIndex_V_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31  GenerationGenerator_randomNumberIndex_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31  GenerationGenerator_randomNumberIndex_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y37  GenerationGenerator_trueRandomIndex_V_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37  GenerationGenerator_trueRandomIndex_V_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y47  generation_child2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y49  generation_child2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y47  generation_child2_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32  GenerationGenerator_randomNumberIndex_V_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32  GenerationGenerator_randomNumberIndex_V_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32  GenerationGenerator_randomNumberIndex_V_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32  GenerationGenerator_randomNumberIndex_V_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y33  GenerationGenerator_randomNumberIndex_V_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31  GenerationGenerator_randomNumberIndex_V_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31  GenerationGenerator_randomNumberIndex_V_reg[0]/C



