Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun  1 09:27:50 2023
| Host         : BELSPC0014 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.500        0.000                      0                  586        0.121        0.000                      0                  586        3.000        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.500        0.000                      0                  586        0.121        0.000                      0                  586       19.500        0.000                       0                   332  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.500ns  (required time - arrival time)
  Source:                 p1Coord/backCount/count2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count1/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 4.150ns (34.422%)  route 7.906ns (65.578%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.638    -0.874    p1Coord/backCount/count2/clk
    SLICE_X2Y6           FDRE                                         r  p1Coord/backCount/count2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  p1Coord/backCount/count2/FF0/Q
                         net (fo=12, routed)          1.151     0.796    p1Coord/backCount/count2/FF0_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.920 r  p1Coord/backCount/count2/FF0_i_64/O
                         net (fo=1, routed)           0.000     0.920    p1Coord/backCount/count2/FF0_i_64_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.470 r  p1Coord/backCount/count2/FF0_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.470    p1Coord/backCount/count2/FF0_i_29_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.804 f  p1Coord/backCount/count2/decFF_i_20/O[1]
                         net (fo=7, routed)           1.046     2.850    p2Coord/FC_1[9]
    SLICE_X3Y8           LUT4 (Prop_lut4_I2_O)        0.331     3.181 f  p2Coord/FF0_i_97/O
                         net (fo=1, routed)           0.436     3.617    p2Coord/FF0_i_97_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     3.943 r  p2Coord/FF0_i_60/O
                         net (fo=3, routed)           0.317     4.261    p2Coord/FF3_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.385 f  p2Coord/FF0_i_33/O
                         net (fo=2, routed)           0.826     5.211    p1Coord/backCount/count2/FF0_i_73_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.335 f  p1Coord/backCount/count2/decFF_i_13/O
                         net (fo=2, routed)           1.230     6.565    p1Coord/backCount/count2/FF1_1
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  p1Coord/backCount/count2/decFF_i_6/O
                         net (fo=3, routed)           0.454     7.142    slug/bruh/count1/platCrit0
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.266 r  slug/bruh/count1/FF0_i_114/O
                         net (fo=1, routed)           0.000     7.266    slug/bruh/count1/FF0_i_114_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  slug/bruh/count1/FF0_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.816    slug/bruh/count1/FF0_i_71_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.087 r  slug/bruh/count1/FF0_i_34/CO[0]
                         net (fo=1, routed)           0.414     8.501    p1Coord/FF0_i_4__4_2[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.373     8.874 f  p1Coord/FF0_i_12/O
                         net (fo=1, routed)           0.296     9.170    p1Coord/backCount/count2/FF0_5
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.294 r  p1Coord/backCount/count2/FF0_i_4__4/O
                         net (fo=9, routed)           1.212    10.506    slug/bruh/count2/FF0_5
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.153    10.659 r  slug/bruh/count2/FF0_i_2__41/O
                         net (fo=1, routed)           0.524    11.183    slug/bruh/count1/FF0_5
    SLICE_X12Y12         FDRE                                         r  slug/bruh/count1/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.446    38.451    slug/bruh/count1/clk
    SLICE_X12Y12         FDRE                                         r  slug/bruh/count1/FF0/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.237    38.683    slug/bruh/count1/FF0
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 27.500    

Slack (MET) :             27.587ns  (required time - arrival time)
  Source:                 p1Coord/backCount/count2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count1/FF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.004ns  (logic 4.121ns (34.331%)  route 7.883ns (65.669%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.638    -0.874    p1Coord/backCount/count2/clk
    SLICE_X2Y6           FDRE                                         r  p1Coord/backCount/count2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  p1Coord/backCount/count2/FF0/Q
                         net (fo=12, routed)          1.151     0.796    p1Coord/backCount/count2/FF0_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.920 r  p1Coord/backCount/count2/FF0_i_64/O
                         net (fo=1, routed)           0.000     0.920    p1Coord/backCount/count2/FF0_i_64_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.470 r  p1Coord/backCount/count2/FF0_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.470    p1Coord/backCount/count2/FF0_i_29_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.804 f  p1Coord/backCount/count2/decFF_i_20/O[1]
                         net (fo=7, routed)           1.046     2.850    p2Coord/FC_1[9]
    SLICE_X3Y8           LUT4 (Prop_lut4_I2_O)        0.331     3.181 f  p2Coord/FF0_i_97/O
                         net (fo=1, routed)           0.436     3.617    p2Coord/FF0_i_97_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     3.943 r  p2Coord/FF0_i_60/O
                         net (fo=3, routed)           0.317     4.261    p2Coord/FF3_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     4.385 f  p2Coord/FF0_i_33/O
                         net (fo=2, routed)           0.826     5.211    p1Coord/backCount/count2/FF0_i_73_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.335 f  p1Coord/backCount/count2/decFF_i_13/O
                         net (fo=2, routed)           1.230     6.565    p1Coord/backCount/count2/FF1_1
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  p1Coord/backCount/count2/decFF_i_6/O
                         net (fo=3, routed)           0.454     7.142    slug/bruh/count1/platCrit0
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.124     7.266 r  slug/bruh/count1/FF0_i_114/O
                         net (fo=1, routed)           0.000     7.266    slug/bruh/count1/FF0_i_114_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  slug/bruh/count1/FF0_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.816    slug/bruh/count1/FF0_i_71_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.087 r  slug/bruh/count1/FF0_i_34/CO[0]
                         net (fo=1, routed)           0.414     8.501    p1Coord/FF0_i_4__4_2[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.373     8.874 f  p1Coord/FF0_i_12/O
                         net (fo=1, routed)           0.296     9.170    p1Coord/backCount/count2/FF0_5
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.294 r  p1Coord/backCount/count2/FF0_i_4__4/O
                         net (fo=9, routed)           1.212    10.506    slug/bruh/count2/FF0_5
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.630 r  slug/bruh/count2/FF0_i_1__43/O
                         net (fo=5, routed)           0.500    11.130    slug/bruh/count1/CE_0
    SLICE_X11Y11         FDRE                                         r  slug/bruh/count1/FF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.448    38.453    slug/bruh/count1/clk
    SLICE_X11Y11         FDRE                                         r  slug/bruh/count1/FF4/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.094    38.922    
    SLICE_X11Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.717    slug/bruh/count1/FF4
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 27.587    

Slack (MET) :             27.802ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count2/FF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.870ns  (logic 3.481ns (29.327%)  route 8.389ns (70.673%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           1.082    10.319    slug/bruh/count1/FF4_1
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.443 r  slug/bruh/count1/FF0_i_1__36/O
                         net (fo=5, routed)           0.484    10.927    slug/bruh/count2/CE_1
    SLICE_X11Y12         FDRE                                         r  slug/bruh/count2/FF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.447    38.452    slug/bruh/count2/clk
    SLICE_X11Y12         FDRE                                         r  slug/bruh/count2/FF2/C
                         clock pessimism              0.577    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X11Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.729    slug/bruh/count2/FF2
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 27.802    

Slack (MET) :             27.819ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count3/FF0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 3.605ns (30.323%)  route 8.284ns (69.677%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           0.496     9.733    slug/bruh/count2/FF4_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.857 f  slug/bruh/count2/FF0_i_3__32/O
                         net (fo=7, routed)           0.469    10.326    slug/bruh/count2/FF4_1
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.124    10.450 r  slug/bruh/count2/FF0_i_1__35/O
                         net (fo=5, routed)           0.496    10.946    slug/bruh/count3/CE
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.447    38.452    slug/bruh/count3/clk
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF0/C
                         clock pessimism              0.577    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X10Y12         FDRE (Setup_fdre_C_CE)      -0.169    38.765    slug/bruh/count3/FF0
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                 27.819    

Slack (MET) :             27.819ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count3/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 3.605ns (30.323%)  route 8.284ns (69.677%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           0.496     9.733    slug/bruh/count2/FF4_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.857 f  slug/bruh/count2/FF0_i_3__32/O
                         net (fo=7, routed)           0.469    10.326    slug/bruh/count2/FF4_1
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.124    10.450 r  slug/bruh/count2/FF0_i_1__35/O
                         net (fo=5, routed)           0.496    10.946    slug/bruh/count3/CE
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.447    38.452    slug/bruh/count3/clk
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF3/C
                         clock pessimism              0.577    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X10Y12         FDRE (Setup_fdre_C_CE)      -0.169    38.765    slug/bruh/count3/FF3
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                 27.819    

Slack (MET) :             27.873ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count3/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 3.605ns (30.593%)  route 8.179ns (69.407%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           0.496     9.733    slug/bruh/count2/FF4_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.857 f  slug/bruh/count2/FF0_i_3__32/O
                         net (fo=7, routed)           0.469    10.326    slug/bruh/count2/FF4_1
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.124    10.450 r  slug/bruh/count2/FF0_i_1__35/O
                         net (fo=5, routed)           0.391    10.841    slug/bruh/count3/CE
    SLICE_X9Y13          FDRE                                         r  slug/bruh/count3/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.445    38.450    slug/bruh/count3/clk
    SLICE_X9Y13          FDRE                                         r  slug/bruh/count3/FF1/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X9Y13          FDRE (Setup_fdre_C_CE)      -0.205    38.714    slug/bruh/count3/FF1
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 27.873    

Slack (MET) :             27.894ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count2/FF0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.776ns  (logic 3.481ns (29.560%)  route 8.295ns (70.440%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           1.082    10.319    slug/bruh/count1/FF4_1
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.443 r  slug/bruh/count1/FF0_i_1__36/O
                         net (fo=5, routed)           0.391    10.834    slug/bruh/count2/CE_1
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.446    38.451    slug/bruh/count2/clk
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF0/C
                         clock pessimism              0.577    39.027    
                         clock uncertainty           -0.094    38.933    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.205    38.728    slug/bruh/count2/FF0
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 27.894    

Slack (MET) :             27.894ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count2/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.776ns  (logic 3.481ns (29.560%)  route 8.295ns (70.440%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           1.082    10.319    slug/bruh/count1/FF4_1
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.443 r  slug/bruh/count1/FF0_i_1__36/O
                         net (fo=5, routed)           0.391    10.834    slug/bruh/count2/CE_1
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.446    38.451    slug/bruh/count2/clk
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF1/C
                         clock pessimism              0.577    39.027    
                         clock uncertainty           -0.094    38.933    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.205    38.728    slug/bruh/count2/FF1
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 27.894    

Slack (MET) :             27.894ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count2/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.776ns  (logic 3.481ns (29.560%)  route 8.295ns (70.440%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           1.082    10.319    slug/bruh/count1/FF4_1
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.443 r  slug/bruh/count1/FF0_i_1__36/O
                         net (fo=5, routed)           0.391    10.834    slug/bruh/count2/CE_1
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.446    38.451    slug/bruh/count2/clk
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF3/C
                         clock pessimism              0.577    39.027    
                         clock uncertainty           -0.094    38.933    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.205    38.728    slug/bruh/count2/FF3
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 27.894    

Slack (MET) :             27.894ns  (required time - arrival time)
  Source:                 p2Coord/backCount/count1/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count2/FF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.776ns  (logic 3.481ns (29.560%)  route 8.295ns (70.440%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.569    -0.943    p2Coord/backCount/count1/clk
    SLICE_X11Y5          FDRE                                         r  p2Coord/backCount/count1/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  p2Coord/backCount/count1/FF1/Q
                         net (fo=11, routed)          0.749     0.263    p2Coord/backCount/count1/FF1_0
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.124     0.387 r  p2Coord/backCount/count1/FF0_i_91/O
                         net (fo=1, routed)           0.000     0.387    p2Coord/backCount/count1/FF0_i_91_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.965 r  p2Coord/backCount/count1/FF0_i_51/O[2]
                         net (fo=5, routed)           1.398     2.362    p2Coord/FC[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.301     2.663 r  p2Coord/FF0_i_86/O
                         net (fo=3, routed)           1.271     3.934    p2Coord/FF2_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  p2Coord/FF0_i_58/O
                         net (fo=1, routed)           0.821     4.879    p2Coord/FF0_i_58_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.003 f  p2Coord/FF0_i_27/O
                         net (fo=2, routed)           0.827     5.831    p2Coord/backCount/count2/FF0_i_4__4_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  p2Coord/backCount/count2/decFF_i_16/O
                         net (fo=2, routed)           0.651     6.606    p3Coord/backCount/count2/FF0_i_37
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  p3Coord/backCount/count2/FF0_i_73/O
                         net (fo=2, routed)           0.315     7.045    slug/bruh/count1/FF0_i_15_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  slug/bruh/count1/FF0_i_37/O
                         net (fo=1, routed)           0.000     7.169    slug/bruh/count1/FF0_i_37_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.702 r  slug/bruh/count1/FF0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.702    slug/bruh/count1/FF0_i_15_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.956 r  slug/bruh/count1/FF0_i_6__3/CO[0]
                         net (fo=1, routed)           0.304     8.259    slug/bruh/count2/FF0_3[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.367     8.626 r  slug/bruh/count2/FF0_i_3__34/O
                         net (fo=7, routed)           0.487     9.113    slug/bruh/count1/FF4_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.237 r  slug/bruh/count1/FF0_i_3__33/O
                         net (fo=7, routed)           1.082    10.319    slug/bruh/count1/FF4_1
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.443 r  slug/bruh/count1/FF0_i_1__36/O
                         net (fo=5, routed)           0.391    10.834    slug/bruh/count2/CE_1
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         1.446    38.451    slug/bruh/count2/clk
    SLICE_X11Y13         FDRE                                         r  slug/bruh/count2/FF4/C
                         clock pessimism              0.577    39.027    
                         clock uncertainty           -0.094    38.933    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.205    38.728    slug/bruh/count2/FF4
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 27.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bugs/BugHeight/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bugs/height/regFF[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.562    -0.619    bugs/BugHeight/clk_out
    SLICE_X13Y15         FDRE                                         r  bugs/BugHeight/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  bugs/BugHeight/ff2/Q
                         net (fo=2, routed)           0.068    -0.410    bugs/BugHeight/rngOut[2]
    SLICE_X12Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.365 r  bugs/BugHeight/regFF[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    bugs/height/D[0]
    SLICE_X12Y15         FDRE                                         r  bugs/height/regFF[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.830    -0.860    bugs/height/clk_out
    SLICE_X12Y15         FDRE                                         r  bugs/height/regFF[2]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120    -0.486    bugs/height/regFF[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 p2Coord/twosec/count3/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p2Coord/twosec/count3/FF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.567    -0.614    p2Coord/twosec/count3/clk
    SLICE_X15Y2          FDRE                                         r  p2Coord/twosec/count3/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  p2Coord/twosec/count3/FF3/Q
                         net (fo=3, routed)           0.078    -0.395    p2Coord/twosec/count3/TwoOut[13]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  p2Coord/twosec/count3/FF4_i_1__26/O
                         net (fo=1, routed)           0.000    -0.350    p2Coord/twosec/count3/FF4_i_1__26_n_0
    SLICE_X14Y2          FDRE                                         r  p2Coord/twosec/count3/FF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.837    -0.853    p2Coord/twosec/count3/clk
    SLICE_X14Y2          FDRE                                         r  p2Coord/twosec/count3/FF4/C
                         clock pessimism              0.251    -0.601    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.120    -0.481    p2Coord/twosec/count3/FF4
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 P3/rng1/ff0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            P3/rng1/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.596    -0.585    P3/rng1/clk_out
    SLICE_X1Y1           FDRE                                         r  P3/rng1/ff0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  P3/rng1/ff0/Q
                         net (fo=2, routed)           0.067    -0.377    P3/rng1/rnd_0
    SLICE_X1Y1           FDRE                                         r  P3/rng1/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.867    -0.823    P3/rng1/clk_out
    SLICE_X1Y1           FDRE                                         r  P3/rng1/ff1/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.075    -0.510    P3/rng1/ff1
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p2Coord/GOverFF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p2Coord/backCount/count2/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.566    -0.615    p2Coord/clk
    SLICE_X9Y4           FDRE                                         r  p2Coord/GOverFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  p2Coord/GOverFF/Q
                         net (fo=6, routed)           0.139    -0.335    p2Coord/backCount/count1/GOver
    SLICE_X10Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  p2Coord/backCount/count1/FF0_i_2__17/O
                         net (fo=1, routed)           0.000    -0.290    p2Coord/backCount/count2/Out_0_1
    SLICE_X10Y4          FDRE                                         r  p2Coord/backCount/count2/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.836    -0.854    p2Coord/backCount/count2/clk
    SLICE_X10Y4          FDRE                                         r  p2Coord/backCount/count2/FF0/C
                         clock pessimism              0.274    -0.579    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120    -0.459    p2Coord/backCount/count2/FF0
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 P2/rng1/ff0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            P2/rng1/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.566    -0.615    P2/rng1/clk_out
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  P2/rng1/ff0/Q
                         net (fo=2, routed)           0.067    -0.384    P2/rng1/rnd_0
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.836    -0.854    P2/rng1/clk_out
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff1/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.060    -0.555    P2/rng1/ff1
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 p3Coord/twosec/count3/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p3Coord/twosec/count3/FF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.567    -0.614    p3Coord/twosec/count3/clk
    SLICE_X15Y1          FDRE                                         r  p3Coord/twosec/count3/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  p3Coord/twosec/count3/FF0/Q
                         net (fo=5, routed)           0.120    -0.353    p3Coord/twosec/count3/FF0_0[0]
    SLICE_X14Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  p3Coord/twosec/count3/FF3_i_1__25/O
                         net (fo=1, routed)           0.000    -0.308    p3Coord/twosec/count3/FF3_i_1__25_n_0
    SLICE_X14Y1          FDRE                                         r  p3Coord/twosec/count3/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.837    -0.853    p3Coord/twosec/count3/clk
    SLICE_X14Y1          FDRE                                         r  p3Coord/twosec/count3/FF3/C
                         clock pessimism              0.251    -0.601    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.120    -0.481    p3Coord/twosec/count3/FF3
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 slug/bruh/count3/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slug/bruh/count3/FF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.895%)  route 0.147ns (44.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.562    -0.619    slug/bruh/count3/clk
    SLICE_X9Y13          FDRE                                         r  slug/bruh/count3/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  slug/bruh/count3/FF1/Q
                         net (fo=11, routed)          0.147    -0.332    slug/bruh/count3/FF1_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  slug/bruh/count3/FF3_i_1__18/O
                         net (fo=1, routed)           0.000    -0.287    slug/bruh/count3/Out_3
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.832    -0.858    slug/bruh/count3/clk
    SLICE_X10Y12         FDRE                                         r  slug/bruh/count3/FF3/C
                         clock pessimism              0.274    -0.583    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.121    -0.462    slug/bruh/count3/FF3
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 p1Coord/twosec/count3/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p1Coord/twosec/count3/FF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.563    -0.618    p1Coord/twosec/count3/clk
    SLICE_X14Y12         FDRE                                         r  p1Coord/twosec/count3/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  p1Coord/twosec/count3/FF3/Q
                         net (fo=3, routed)           0.073    -0.381    p1Coord/twosec/count3/TwoOut[13]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  p1Coord/twosec/count3/FF4_i_1__28/O
                         net (fo=1, routed)           0.000    -0.336    p1Coord/twosec/count3/FF4_i_1__28_n_0
    SLICE_X15Y12         FDRE                                         r  p1Coord/twosec/count3/FF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.832    -0.858    p1Coord/twosec/count3/clk
    SLICE_X15Y12         FDRE                                         r  p1Coord/twosec/count3/FF4/C
                         clock pessimism              0.252    -0.605    
    SLICE_X15Y12         FDRE (Hold_fdre_C_D)         0.091    -0.514    p1Coord/twosec/count3/FF4
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 P2/rng1/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            P2/rng1/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.566    -0.615    P2/rng1/clk_out
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  P2/rng1/ff1/Q
                         net (fo=1, routed)           0.057    -0.410    P2/rng1/rnd_1
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.836    -0.854    P2/rng1/clk_out
    SLICE_X8Y5           FDRE                                         r  P2/rng1/ff2/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.023    -0.592    P2/rng1/ff2
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 p2Coord/GOtimer/count2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p2Coord/GOtimer/count2/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.566    -0.615    p2Coord/GOtimer/count2/clk
    SLICE_X15Y5          FDRE                                         r  p2Coord/GOtimer/count2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  p2Coord/GOtimer/count2/FF0/Q
                         net (fo=7, routed)           0.133    -0.342    p2Coord/GOtimer/count2/FF4_0[0]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  p2Coord/GOtimer/count2/FF1_i_1__34/O
                         net (fo=1, routed)           0.000    -0.297    p2Coord/GOtimer/count2/FF1_i_1__34_n_0
    SLICE_X14Y5          FDRE                                         r  p2Coord/GOtimer/count2/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=330, routed)         0.836    -0.854    p2Coord/GOtimer/count2/clk
    SLICE_X14Y5          FDRE                                         r  p2Coord/GOtimer/count2/FF1/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.120    -0.482    p2Coord/GOtimer/count2/FF1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y9       DispAddress/Hcount/count1/FF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y13      DispAddress/Hcount/count1/FF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y9       DispAddress/Hcount/count1/FF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y9       DispAddress/Hcount/count1/FF3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y14      DispAddress/Hcount/count1/FF4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y19      DispAddress/Vcount/count2/FF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y19      DispAddress/Vcount/count2/FF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y19      DispAddress/Vcount/count2/FF3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      DispAddress/Hcount/count3/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      DispAddress/Hcount/count3/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      DispAddress/Hcount/count3/FF2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      DispAddress/Hcount/count3/FF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      DispAddress/Hcount/count2/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      DispAddress/Hcount/count3/FF4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       DispAddress/Hcount/count1/FF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      DispAddress/Hcount/count1/FF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       DispAddress/Hcount/count1/FF2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       DispAddress/Hcount/count1/FF3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      DispAddress/Hcount/count1/FF4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      DispAddress/Hcount/count1/FF4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      DispAddress/Vcount/count2/FF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      DispAddress/Vcount/count2/FF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      DispAddress/Vcount/count2/FF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      DispAddress/Vcount/count2/FF2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



