{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522183007990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522183007996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 23:36:47 2018 " "Processing started: Tue Mar 27 23:36:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522183007996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522183007996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522183007996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522183008358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file test_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_shiftreg " "Found entity 1: test_shiftreg" {  } { { "test_shiftreg.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file test_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_registerfile " "Found entity 1: test_registerfile" {  } { { "test_registerfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg2.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_reg2 " "Found entity 1: test_reg2" {  } { { "test_reg2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_reg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_reg1 " "Found entity 1: test_reg1" {  } { { "test_reg1.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_reg1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(7) " "Verilog HDL information at shift_reg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/shift_reg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.v 3 3 " "Found 3 design units, including 3 entities, in source file library.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_w_rst " "Found entity 1: reg_w_rst" {  } { { "library.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/library.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_w_rst_en " "Found entity 2: reg_w_rst_en" {  } { { "library.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/library.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_w_shft " "Found entity 3: reg_w_shft" {  } { { "library.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/library.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522183020186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522183020248 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0nano_embedding.v(63) " "Output port \"DRAM_ADDR\" at de0nano_embedding.v(63) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0nano_embedding.v(64) " "Output port \"DRAM_BA\" at de0nano_embedding.v(64) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0nano_embedding.v(70) " "Output port \"DRAM_DQM\" at de0nano_embedding.v(70) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0nano_embedding.v(65) " "Output port \"DRAM_CAS_N\" at de0nano_embedding.v(65) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0nano_embedding.v(66) " "Output port \"DRAM_CKE\" at de0nano_embedding.v(66) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0nano_embedding.v(67) " "Output port \"DRAM_CLK\" at de0nano_embedding.v(67) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0nano_embedding.v(68) " "Output port \"DRAM_CS_N\" at de0nano_embedding.v(68) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0nano_embedding.v(71) " "Output port \"DRAM_RAS_N\" at de0nano_embedding.v(71) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0nano_embedding.v(72) " "Output port \"DRAM_WE_N\" at de0nano_embedding.v(72) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522183020248 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "de0nano_embedding.v" "dp" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg datapath:dp\|simple_reg:inst6 " "Elaborating entity \"simple_reg\" for hierarchy \"datapath:dp\|simple_reg:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 64 240 424 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:dp\|mux_2to1:inst119 " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:dp\|mux_2to1:inst119\"" {  } { { "datapath.bdf" "inst119" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 80 80 192 264 "inst119" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexer1_2 datapath:dp\|demultiplexer1_2:inst44 " "Elaborating entity \"demultiplexer1_2\" for hierarchy \"datapath:dp\|demultiplexer1_2:inst44\"" {  } { { "datapath.bdf" "inst44" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 280 696 880 360 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020280 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout2 demultiplexer1_2.v(13) " "Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable \"dout2\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout1 demultiplexer1_2.v(13) " "Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable \"dout1\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[0\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[0\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[1\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[1\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[2\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[2\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[3\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[3\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[4\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[4\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[5\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[5\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[6\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[6\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[7\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[7\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[0\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[0\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[1\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[1\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[2\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[2\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[3\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[3\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[4\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[4\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[5\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[5\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[6\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[6\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[7\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[7\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|demultiplexer1_2:inst44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:inst " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 224 480 672 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(30) " "Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(31) " "Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(47) " "Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(65) " "Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(77) " "Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(89) " "Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(113) " "Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/alu.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020280 "|de0nano_embedding|datapath:dp|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dp\|constant_value_generator:inst111 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dp\|constant_value_generator:inst111\"" {  } { { "datapath.bdf" "inst111" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 200 1272 1464 280 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020295 "|de0nano_embedding|datapath:dp|constant_value_generator:inst111"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dp\|constant_value_generator:inst244 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dp\|constant_value_generator:inst244\"" {  } { { "datapath.bdf" "inst244" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 280 1344 1536 360 "inst244" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020295 "|de0nano_embedding|datapath:dp|constant_value_generator:inst244"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dp\|constant_value_generator:inst2 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dp\|constant_value_generator:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 224 232 424 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020311 "|de0nano_embedding|datapath:dp|constant_value_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg datapath:dp\|shift_reg:inst9 " "Elaborating entity \"shift_reg\" for hierarchy \"datapath:dp\|shift_reg:inst9\"" {  } { { "datapath.bdf" "inst9" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 464 664 848 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dp\|constant_value_generator:inst3 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dp\|constant_value_generator:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 440 -64 128 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020311 "|de0nano_embedding|datapath:dp|constant_value_generator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dp\|constant_value_generator:inst10 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dp\|constant_value_generator:inst10\"" {  } { { "datapath.bdf" "inst10" { Schematic "C:/Users/KaanFurkan/Desktop/laboratory_practice/datapath.bdf" { { 768 368 560 848 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522183020311 "|de0nano_embedding|datapath:dp|constant_value_generator:inst10"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ps1sonra1 dp " "Port \"ps1sonra1\" does not exist in macrofunction \"dp\"" {  } { { "de0nano_embedding.v" "dp" { Text "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.v" 106 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522183020342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/KaanFurkan/Desktop/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522183020420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522183020561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 27 23:37:00 2018 " "Processing ended: Tue Mar 27 23:37:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522183020561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522183020561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522183020561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522183020561 ""}
