$date
	Wed Jan 26 23:48:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! t1 $end
$var wire 1 " t0 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module g $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " t0 $end
$var wire 1 ! t1 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#20
0!
1&
1$
#40
0$
1#
#60
0"
1%
1$
#80
