\doxysection{ARM/src/00\+\_\+\+COTS/01\+\_\+\+MCAL/05\+\_\+\+DMA/\+DMA\+\_\+\+Cfg.h File Reference}
\label{_d_m_a___cfg_8h}\index{ARM/src/00\_COTS/01\_MCAL/05\_DMA/DMA\_Cfg.h@{ARM/src/00\_COTS/01\_MCAL/05\_DMA/DMA\_Cfg.h}}


Configuration file for \doxyref{DMA}{p.}{struct_d_m_a} driver for stm32f401cc.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{_d_m_a___cfg_8h_ac4bb83b67a74d6b7f8d1a973326fed0e}} 
\#define {\bfseries DMA\+\_\+\+DIRECT\+\_\+\+MODE\+\_\+\+INT}~DMA\+\_\+\+DISABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_a32a44c2b09da1459c90473a743b1001a}} 
\#define {\bfseries DMA\+\_\+\+TANSFERE\+\_\+\+ERROR\+\_\+\+INT}~DMA\+\_\+\+DISABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_ae43e82649c4ff44ec6a9a53931432d8f}} 
\#define {\bfseries DMA\+\_\+\+HALF\+\_\+\+TANSFERE\+\_\+\+COMP\+\_\+\+INT}~DMA\+\_\+\+DISABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_a66bbf0b886445c6e49fd144ad11aae46}} 
\#define {\bfseries DMA\+\_\+\+TANSFERE\+\_\+\+COMP\+\_\+\+INT}~DMA\+\_\+\+DISABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_ad92809ca386de20ec52aa4fea7930f31}} 
\#define {\bfseries DMA\+\_\+\+TRANSFERE\+\_\+\+DIRECTION}~PREI\+\_\+\+TO\+\_\+\+MEM
\item 
\mbox{\label{_d_m_a___cfg_8h_a8807d2f1ad617dd4924f167b849dfeb9}} 
\#define {\bfseries DMA\+\_\+\+CIRCULAR\+\_\+\+MODE}~DMA\+\_\+\+ENABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_ab065a2d8f210be7dce39a2528e27db3c}} 
\#define {\bfseries DMA\+\_\+\+PERI\+\_\+\+INC\+\_\+\+MODE}~DMA\+\_\+\+DISABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_aa50b728876aa871d05a8ccc39fbb9e16}} 
\#define {\bfseries DMA\+\_\+\+DATA\+\_\+\+INC\+\_\+\+MODE}~DMA\+\_\+\+ENABLE
\item 
\mbox{\label{_d_m_a___cfg_8h_ab7e770983d1858e99b5afce74d15d4c8}} 
\#define {\bfseries DMA\+\_\+\+PERI\+\_\+\+DATA\+\_\+\+SIZE}~WORD
\item 
\mbox{\label{_d_m_a___cfg_8h_ac0cb52fd9a897831fcc584fd4ddcbba0}} 
\#define {\bfseries DMA\+\_\+\+DATA\+\_\+\+DATA\+\_\+\+SIZE}~WORD
\item 
\mbox{\label{_d_m_a___cfg_8h_a105ee0f47a0325685b3322914d603593}} 
\#define {\bfseries DMA\+\_\+\+PRIORITY\+\_\+\+LEVEL}~DMA\+\_\+\+VERY\+\_\+\+HIGH
\item 
\mbox{\label{_d_m_a___cfg_8h_a06ca5469e22cbd390b6ea539e2836e73}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL}~DMA\+\_\+\+CHANNEL\+\_\+0
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Configuration file for \doxyref{DMA}{p.}{struct_d_m_a} driver for stm32f401cc. 

\begin{DoxyAuthor}{Author}
G3\+\_\+\+Dash\+Board\+\_\+\+Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2023-\/02-\/24
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2023 
\end{DoxyCopyright}
