<stg><name>max_pool_2</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i5 [ 0, %0 ], [ %select_ln29_21, %Row_Loop ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln10 = icmp eq i7 %indvar_flatten, -48

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln10 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %2, label %Row_Loop

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop:0  %f = add i5 1, %f_0

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Row_Loop:3  %icmp_ln13 = icmp eq i3 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Row_Loop:4  %select_ln29_20 = select i1 %icmp_ln13, i3 0, i3 %r_0

]]></Node>
<StgValue><ssdm name="select_ln29_20"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Row_Loop:5  %select_ln29_21 = select i1 %icmp_ln13, i5 %f, i5 %f_0

]]></Node>
<StgValue><ssdm name="select_ln29_21"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="5">
<![CDATA[
Row_Loop:6  %zext_ln14 = zext i5 %select_ln29_21 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="5">
<![CDATA[
Row_Loop:7  %zext_ln14_1 = zext i5 %select_ln29_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Row_Loop:13  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln29_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
Row_Loop:14  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
Row_Loop:30  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln29_20, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="10">
<![CDATA[
Row_Loop:31  %zext_ln1494 = zext i10 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="8">
<![CDATA[
Row_Loop:32  %zext_ln1494_1 = zext i8 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:33  %sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="11">
<![CDATA[
Row_Loop:34  %trunc_ln1494 = trunc i11 %sub_ln1494 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop:35  %or_ln1494 = or i5 %trunc_ln1494, %select_ln29_21

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop:36  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %sub_ln1494, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
Row_Loop:37  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3, i5 %or_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
Row_Loop:38  %sext_ln1494 = sext i11 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:39  %conv_out_0_V_addr = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:40  %or_ln1494_1 = or i11 %sub_ln1494, 16

]]></Node>
<StgValue><ssdm name="or_ln1494_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:41  %add_ln1494 = add i11 %zext_ln14_1, %or_ln1494_1

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
Row_Loop:44  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln29_20, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="1" op_3_bw="5">
<![CDATA[
Row_Loop:45  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i1.i5(i3 %select_ln29_20, i1 false, i5 %select_ln29_21)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
Row_Loop:46  %zext_ln1494_2 = zext i9 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:47  %conv_out_1_V_addr = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Row_Loop:48  %or_ln1494_2 = or i9 %tmp_s, 16

]]></Node>
<StgValue><ssdm name="or_ln1494_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
Row_Loop:49  %tmp_12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln1494_2)

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Row_Loop:50  %add_ln1494_1 = add i10 %zext_ln14, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="add_ln1494_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
Row_Loop:51  %zext_ln1494_3 = zext i10 %add_ln1494_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:52  %conv_out_1_V_addr_2 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:53  %conv_out_2_V_addr = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:55  %conv_out_3_V_addr = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:56  %conv_out_3_V_addr_2 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_3_V_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:57  %conv_out_4_V_addr = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:59  %conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:64  %conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop:67  %or_ln26 = or i4 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
Row_Loop:68  %tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln26, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="10">
<![CDATA[
Row_Loop:69  %zext_ln1494_4 = zext i10 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
Row_Loop:70  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln26, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="8">
<![CDATA[
Row_Loop:71  %zext_ln1494_6 = zext i8 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:72  %sub_ln1494_1 = sub i11 %zext_ln1494_4, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="sub_ln1494_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:73  %add_ln1494_2 = add i11 %zext_ln14_1, %sub_ln1494_1

]]></Node>
<StgValue><ssdm name="add_ln1494_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
Row_Loop:74  %sext_ln1494_2 = sext i11 %add_ln1494_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:75  %conv_out_0_V_addr_1 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:76  %add_ln1494_3 = add i11 16, %sub_ln1494_1

]]></Node>
<StgValue><ssdm name="add_ln1494_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Row_Loop:77  %add_ln1494_4 = add i11 %zext_ln14_1, %add_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Row_Loop:80  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Row_Loop:81  %tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 %select_ln29_21)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
Row_Loop:82  %zext_ln1494_5 = zext i9 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Row_Loop:84  %or_ln1494_3 = or i9 %tmp_10, 16

]]></Node>
<StgValue><ssdm name="or_ln1494_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
Row_Loop:85  %tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln1494_3)

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Row_Loop:86  %add_ln1494_5 = add i10 %zext_ln14, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="add_ln1494_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:89  %conv_out_2_V_addr_1 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:93  %conv_out_4_V_addr_1 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="conv_out_4_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:95  %conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:102  %conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:107  %conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:110  %conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:117  %conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:125  %conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:132  %conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:147  %conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
Row_Loop:42  %sext_ln1494_1 = sext i11 %add_ln1494 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:43  %conv_out_0_V_addr_2 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_1

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:54  %conv_out_2_V_addr_2 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:58  %conv_out_4_V_addr_2 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_4_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:59  %conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop:60  %trunc_ln1494_1 = trunc i14 %conv_out_0_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:61  %icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Row_Loop:62  %select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_1, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="13">
<![CDATA[
Row_Loop:63  %zext_ln29 = zext i13 %select_ln29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:64  %conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:65  %icmp_ln1494_1 = icmp sgt i14 %conv_out_1_V_load, %zext_ln29

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:66  %select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_1_V_load, i14 %zext_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
Row_Loop:78  %sext_ln1494_3 = sext i11 %add_ln1494_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:79  %conv_out_0_V_addr_3 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:83  %conv_out_1_V_addr_1 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
Row_Loop:87  %zext_ln1494_7 = zext i10 %add_ln1494_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:88  %conv_out_1_V_addr_3 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:90  %conv_out_2_V_addr_3 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:91  %conv_out_3_V_addr_1 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="conv_out_3_V_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:92  %conv_out_3_V_addr_3 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="conv_out_3_V_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:94  %conv_out_4_V_addr_3 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="conv_out_4_V_addr_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:95  %conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:96  %icmp_ln1494_2 = icmp sgt i14 %conv_out_0_V_load_1, %select_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:97  %select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_0_V_load_1, i14 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:98  %conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:102  %conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop:103  %trunc_ln1494_2 = trunc i14 %conv_out_2_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:104  %icmp_ln1494_4 = icmp sgt i14 %conv_out_2_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Row_Loop:105  %select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_2, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="13">
<![CDATA[
Row_Loop:106  %zext_ln29_1 = zext i13 %select_ln29_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:107  %conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:108  %icmp_ln1494_5 = icmp sgt i14 %conv_out_3_V_load, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:109  %select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_3_V_load, i14 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:110  %conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:111  %icmp_ln1494_6 = icmp sgt i14 %conv_out_2_V_load_1, %select_ln29_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:112  %select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_2_V_load_1, i14 %select_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:113  %conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:117  %conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop:118  %trunc_ln1494_3 = trunc i14 %conv_out_4_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:119  %icmp_ln1494_8 = icmp sgt i14 %conv_out_4_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Row_Loop:120  %select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_3, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:122  %conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:125  %conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:128  %conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:132  %conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop:133  %trunc_ln1494_4 = trunc i14 %conv_out_1_V_load_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:134  %icmp_ln1494_12 = icmp sgt i14 %conv_out_1_V_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Row_Loop:135  %select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_4, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:137  %conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:140  %conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:143  %conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:147  %conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop:148  %trunc_ln1494_5 = trunc i14 %conv_out_3_V_load_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:149  %icmp_ln1494_16 = icmp sgt i14 %conv_out_3_V_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Row_Loop:150  %select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_5, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_16"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:152  %conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:155  %conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:158  %conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Row_Loop:163  %r = add i3 1, %select_ln29_20

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Row_Loop:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
Row_Loop:8  %zext_ln14_2 = zext i5 %select_ln29_21 to i8

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="5">
<![CDATA[
Row_Loop:9  %zext_ln14_3 = zext i5 %select_ln29_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop:10  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Row_Loop:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
Row_Loop:15  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 %select_ln29_21)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
Row_Loop:16  %zext_ln203 = zext i8 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:17  %max_pool_out_0_V_ad = getelementptr [160 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="max_pool_out_0_V_ad"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop:18  %or_ln203 = or i8 %tmp, 16

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
Row_Loop:19  %tmp_3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203)

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Row_Loop:20  %add_ln203 = add i9 %zext_ln14_3, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
Row_Loop:21  %zext_ln203_1 = zext i9 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:22  %max_pool_out_0_V_ad_1 = getelementptr [160 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_V_ad_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:23  %max_pool_out_1_V_ad = getelementptr [160 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="max_pool_out_1_V_ad"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:24  %max_pool_out_1_V_ad_1 = getelementptr [160 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_V_ad_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
Row_Loop:25  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln29_20, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="7">
<![CDATA[
Row_Loop:26  %zext_ln203_2 = zext i7 %tmp_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop:27  %add_ln203_1 = add i8 %zext_ln14_2, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
Row_Loop:28  %zext_ln203_3 = zext i8 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop:29  %max_pool_out_2_0_V_1 = getelementptr [80 x i14]* %max_pool_out_2_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_V_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:98  %conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:99  %icmp_ln1494_3 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:100  %select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_1_V_load_1, i14 %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
Row_Loop:101  store i14 %select_ln29_3, i14* %max_pool_out_0_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:113  %conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:114  %icmp_ln1494_7 = icmp sgt i14 %conv_out_3_V_load_1, %select_ln29_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:115  %select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_3_V_load_1, i14 %select_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
Row_Loop:116  store i14 %select_ln29_7, i14* %max_pool_out_1_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="13">
<![CDATA[
Row_Loop:121  %zext_ln29_2 = zext i13 %select_ln29_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:122  %conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:123  %icmp_ln1494_9 = icmp sgt i14 %conv_out_0_V_load_2, %zext_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:124  %select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_0_V_load_2, i14 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:126  %icmp_ln1494_10 = icmp sgt i14 %conv_out_4_V_load_1, %select_ln29_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:127  %select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_4_V_load_1, i14 %select_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="10">
<![CDATA[
Row_Loop:128  %conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:129  %icmp_ln1494_11 = icmp sgt i14 %conv_out_0_V_load_3, %select_ln29_10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:130  %select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_0_V_load_3, i14 %select_ln29_10

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
Row_Loop:131  store i14 %select_ln29_11, i14* %max_pool_out_2_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="13">
<![CDATA[
Row_Loop:136  %zext_ln29_3 = zext i13 %select_ln29_12 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:137  %conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:138  %icmp_ln1494_13 = icmp sgt i14 %conv_out_2_V_load_2, %zext_ln29_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:139  %select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_2_V_load_2, i14 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:140  %conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:141  %icmp_ln1494_14 = icmp sgt i14 %conv_out_1_V_load_3, %select_ln29_13

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:142  %select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_1_V_load_3, i14 %select_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_14"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:143  %conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:144  %icmp_ln1494_15 = icmp sgt i14 %conv_out_2_V_load_3, %select_ln29_14

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:145  %select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_2_V_load_3, i14 %select_ln29_14

]]></Node>
<StgValue><ssdm name="select_ln29_15"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
Row_Loop:146  store i14 %select_ln29_15, i14* %max_pool_out_0_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="13">
<![CDATA[
Row_Loop:151  %zext_ln29_4 = zext i13 %select_ln29_16 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:152  %conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:153  %icmp_ln1494_17 = icmp sgt i14 %conv_out_4_V_load_2, %zext_ln29_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:154  %select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_4_V_load_2, i14 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln29_17"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:155  %conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_3_V_load_3"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:156  %icmp_ln1494_18 = icmp sgt i14 %conv_out_3_V_load_3, %select_ln29_17

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:157  %select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_3_V_load_3, i14 %select_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29_18"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="9">
<![CDATA[
Row_Loop:158  %conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_4_V_load_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop:159  %icmp_ln1494_19 = icmp sgt i14 %conv_out_4_V_load_3, %select_ln29_18

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Row_Loop:160  %select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_4_V_load_3, i14 %select_ln29_18

]]></Node>
<StgValue><ssdm name="select_ln29_19"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
Row_Loop:161  store i14 %select_ln29_19, i14* %max_pool_out_1_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop:162  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop:164  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
