{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@121:131@HdlIdDef", "wire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@115:125", "wire                  tx_fifo_axis_tlast;\nwire                  tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@120:130", "wire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@120:130", "wire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@119:129", "wire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@119:129", "wire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@116:126", "wire                  tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v@118:128", "wire        tx_fifo_axis_tvalid;\nwire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@117:127", "\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@109:119", "wire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@108:118", "wire                  tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@108:118", "wire        tx_fifo_axis_tvalid;\nwire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@121:131", "wire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v@118:128", "wire        tx_fifo_axis_tvalid;\nwire        tx_fifo_axis_tready;\nwire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@109:119", "\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@111:121", "wire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@110:120", "wire        tx_fifo_axis_tlast;\nwire        tx_fifo_axis_tuser;\n\nwire [7:0]  rx_fifo_axis_tdata;\nwire        rx_fifo_axis_tvalid;\nwire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@107:117", "wire                  tx_fifo_axis_tlast;\nwire                  tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0] rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0] rx_fifo_axis_tkeep;\nwire                  rx_fifo_axis_tvalid;\nwire                  rx_fifo_axis_tlast;\nwire                  rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\n"]], "Diff Content": {"Delete": [], "Add": [[126, "wire tx_error_underflow_int;\n"], [126, "reg tx_sync_reg_1 = 1'b0;\n"], [126, "reg tx_sync_reg_2 = 1'b0;\n"], [126, "reg tx_sync_reg_3 = 1'b0;\n"], [126, "reg tx_sync_reg_4 = 1'b0;\n"], [126, "assign tx_error_underflow = tx_sync_reg_3 ^ tx_sync_reg_4;\n"], [126, "always @(posedge tx_clk or posedge tx_rst) begin\n"], [126, "    if (tx_rst) begin\n"], [126, "        tx_sync_reg_1 <= 1'b0;\n"], [126, "    end else begin\n"], [126, "        tx_sync_reg_1 <= tx_sync_reg_1 ^ {tx_error_underflow_int};\n"], [126, "    end\n"], [126, "end\n"], [126, "always @(posedge logic_clk or posedge logic_rst) begin\n"], [126, "    if (logic_rst) begin\n"], [126, "        tx_sync_reg_2 <= 1'b0;\n"], [126, "        tx_sync_reg_3 <= 1'b0;\n"], [126, "        tx_sync_reg_4 <= 1'b0;\n"], [126, "    end else begin\n"], [126, "        tx_sync_reg_2 <= tx_sync_reg_1;\n"], [126, "        tx_sync_reg_3 <= tx_sync_reg_2;\n"], [126, "        tx_sync_reg_4 <= tx_sync_reg_3;\n"], [126, "    end\n"], [126, "end\n"]]}}