#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 10 08:50:56 2018
# Process ID: 15524
# Current directory: F:/LDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent804 F:\LDR\LDR.xpr
# Log file: F:/LDR/vivado.log
# Journal file: F:/LDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/LDR/LDR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 783.387 ; gain = 119.781
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target all [get_files  F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Tue Jul 10 09:26:18 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dat_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dat_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dat_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dat_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dat_mem'...
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1049.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.121 ; gain = 3.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1053.121 ; gain = 3.211
run 10 us
current_wave_config {imme_lw_Rtype.wcfg}
imme_lw_Rtype.wcfg
add_wave {{/computer_t/little_pc/mips_cpu/dp/Registers/register[29]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target all [get_files  F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Tue Jul 10 09:35:56 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.117 ; gain = 0.000
run 10 us
current_wave_config {imme_lw_Rtype.wcfg}
imme_lw_Rtype.wcfg
add_wave {{/computer_t/little_pc/mips_cpu/dp/Registers/register[29]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target Simulation [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.629 ; gain = 0.000
run 10 us
current_wave_config {imme_lw_Rtype.wcfg}
imme_lw_Rtype.wcfg
add_wave {{/computer_t/little_pc/mips_cpu/dp/Registers/register[4]}} 
save_wave_config {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target all [get_files  F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Tue Jul 10 10:05:30 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1178.504 ; gain = 0.000
run 10 us
current_wave_config {imme_lw_Rtype.wcfg}
imme_lw_Rtype.wcfg
add_wave {{/computer_t/little_pc/mips_cpu/dp/Registers/register[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
save_wave_config {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target all [get_files  F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Tue Jul 10 10:15:54 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/LDR/LDR.sim/mySim/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1195.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1195.820 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
run 10 us
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.dcp' for cell 'mc/RAM'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.dcp' for cell 'mc/ROM'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk' is not directly connected to top level port. Synthesis is ignored for f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:297]
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1874.000 ; gain = 545.328
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'WriteData[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Write'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:85]
CRITICAL WARNING: [Common 17-69] Command failed: 'T17' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:90]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: 'P1' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'N3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:109]
CRITICAL WARNING: [Common 17-69] Command failed: 'W3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'V3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:113]
CRITICAL WARNING: [Common 17-69] Command failed: 'V13' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'U15' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:117]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:119]
CRITICAL WARNING: [Common 17-69] Command failed: 'U19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'E19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:121]
Finished Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1879.051 ; gain = 683.230
startgroup
set_property package_pin "" [get_ports [list  {keys[1]}]]
place_ports {keys[2]} V1
endgroup
place_ports {keys[1]} R15
save_constraints
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.dcp' for cell 'mc/RAM'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.dcp' for cell 'mc/ROM'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk' is not directly connected to top level port. Synthesis is ignored for f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:297]
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'WriteData[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Write'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:85]
CRITICAL WARNING: [Common 17-69] Command failed: 'T17' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:90]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: 'P1' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'N3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:109]
CRITICAL WARNING: [Common 17-69] Command failed: 'W3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'V3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:113]
CRITICAL WARNING: [Common 17-69] Command failed: 'V13' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'U15' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:117]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:119]
CRITICAL WARNING: [Common 17-69] Command failed: 'U19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'E19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:121]
Finished Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.188 ; gain = 45.152
startgroup
set_property package_pin "" [get_ports [list  {keys[0]}]]
place_ports {keys[1]} R11
endgroup
place_ports {keys[0]} R17
place_ports reset R15
save_constraints
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
generate_target all [get_files  F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Tue Jul 10 11:14:31 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run dat_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/LDR/LDR.runs/dat_mem_synth_1

launch_runs dat_mem_synth_1 -jobs 2
[Tue Jul 10 11:15:10 2018] Launched dat_mem_synth_1...
Run output will be captured here: F:/LDR/LDR.runs/dat_mem_synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/LDR/LDR.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Jul 10 11:19:24 2018] Launched synth_1...
Run output will be captured here: F:/LDR/LDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jul 10 11:21:01 2018] Launched impl_1...
Run output will be captured here: F:/LDR/LDR.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem.dcp' for cell 'mc/RAM'
INFO: [Project 1-454] Reading design checkpoint 'f:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.dcp' for cell 'mc/ROM'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk' is not directly connected to top level port. Synthesis is ignored for f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:297]
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'WriteData[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WriteData[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Write'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:85]
CRITICAL WARNING: [Common 17-69] Command failed: 'T17' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:90]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: 'P1' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'N3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:109]
CRITICAL WARNING: [Common 17-69] Command failed: 'W3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'V3' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:113]
CRITICAL WARNING: [Common 17-69] Command failed: 'V13' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'U15' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:117]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:119]
CRITICAL WARNING: [Common 17-69] Command failed: 'U19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'E19' is not a valid site or package pin name. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:121]
Finished Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2045.770 ; gain = 29.168
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jul 10 11:23:39 2018] Launched impl_1...
Run output will be captured here: F:/LDR/LDR.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn2" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn1" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn1jsn2" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.410 ; gain = 460.641
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&3414ED49&0&1]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn1" may be locked by another hw_server.
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&3414ED49&0&1]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&3414ED49&0&1}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&3414ED49&0&1
set_property PROGRAM.FILE {F:/LDR/LDR.runs/impl_1/computer.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/LDR/LDR.runs/impl_1/computer.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-140] Invalid option value, specified for 'hw_target'.
ERROR: [Labtoolstcl 44-140] Invalid option value, specified for 'hw_target'.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 11:44:01 2018...
