# 4x1_Mux_with_testbench
Getting started with Verilog HDL
