File: neorv32_xbus.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_xbus.vhd

Entity: neorv32_xbus
Ports (14):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t
  - xbus_adr_o : PortDirection.OUT std_ulogic_vector(31 downto 0)
  - xbus_dat_i : PortDirection.IN std_ulogic_vector(31 downto 0)
  - xbus_dat_o : PortDirection.OUT std_ulogic_vector(31 downto 0)
  - xbus_tag_o : PortDirection.OUT std_ulogic_vector(2 downto 0)
  - xbus_we_o : PortDirection.OUT std_ulogic
  - xbus_sel_o : PortDirection.OUT std_ulogic_vector(3 downto 0)
  - xbus_stb_o : PortDirection.OUT std_ulogic
  - xbus_cyc_o : PortDirection.OUT std_ulogic
  - xbus_ack_i : PortDirection.IN std_ulogic
  - xbus_err_i : PortDirection.IN std_ulogic

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_xbus is
    generic (
        TIMEOUT_VAL : natural;
        REGSTAGE_EN : boolean
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t;
        xbus_adr_o : out std_ulogic_vector(31 downto 0);
        xbus_dat_i : in std_ulogic_vector(31 downto 0);
        xbus_dat_o : out std_ulogic_vector(31 downto 0);
        xbus_tag_o : out std_ulogic_vector(2 downto 0);
        xbus_we_o : out std_ulogic;
        xbus_sel_o : out std_ulogic_vector(3 downto 0);
        xbus_stb_o : out std_ulogic;
        xbus_cyc_o : out std_ulogic;
        xbus_ack_i : in std_ulogic;
        xbus_err_i : in std_ulogic
    );
end entity neorv32_xbus;
Validation: âœ… PASS
