

================================================================
== Synthesis Summary Report of 'accelerate'
================================================================
+ General Information: 
    * Date:           Mon May 16 14:02:27 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        SPMV_CSR
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ accelerate  |    II|  0.04|       27|  270.000|         -|        6|     -|       yes|     -|  22 (10%)|  3811 (3%)|  4693 (8%)|    -|
    | + reduce     |    II|  0.04|       12|  120.000|         -|        6|     -|       yes|     -|    4 (1%)|  1424 (1%)|  1248 (2%)|    -|
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+----------------------+---------+----------+
| Interface            | Mode    | Bitwidth |
+----------------------+---------+----------+
| init                 | ap_none | 1        |
| init_vector_0        | ap_none | 32       |
| init_vector_1        | ap_none | 32       |
| init_vector_10       | ap_none | 32       |
| init_vector_11       | ap_none | 32       |
| init_vector_12       | ap_none | 32       |
| init_vector_13       | ap_none | 32       |
| init_vector_14       | ap_none | 32       |
| init_vector_15       | ap_none | 32       |
| init_vector_16       | ap_none | 32       |
| init_vector_17       | ap_none | 32       |
| init_vector_18       | ap_none | 32       |
| init_vector_19       | ap_none | 32       |
| init_vector_2        | ap_none | 32       |
| init_vector_20       | ap_none | 32       |
| init_vector_21       | ap_none | 32       |
| init_vector_22       | ap_none | 32       |
| init_vector_3        | ap_none | 32       |
| init_vector_4        | ap_none | 32       |
| init_vector_5        | ap_none | 32       |
| init_vector_6        | ap_none | 32       |
| init_vector_7        | ap_none | 32       |
| init_vector_8        | ap_none | 32       |
| init_vector_9        | ap_none | 32       |
| label_r              | ap_none | 32       |
| mult_enables_0       | ap_none | 1        |
| mult_enables_1       | ap_none | 1        |
| mult_enables_2       | ap_none | 1        |
| mult_enables_3       | ap_none | 1        |
| out_r                | ap_none | 32       |
| subrow_col_indices_0 | ap_none | 32       |
| subrow_col_indices_1 | ap_none | 32       |
| subrow_col_indices_2 | ap_none | 32       |
| subrow_col_indices_3 | ap_none | 32       |
| subrow_vals_0        | ap_none | 32       |
| subrow_vals_1        | ap_none | 32       |
| subrow_vals_2        | ap_none | 32       |
| subrow_vals_3        | ap_none | 32       |
+----------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| out                | out       | float&   |
| subrow_vals        | in        | float*   |
| subrow_col_indices | in        | int*     |
| mult_enables       | in        | bool*    |
| label              | in        | int      |
| init_vector        | in        | float*   |
| init               | in        | bool     |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+----------------------+---------+
| Argument           | HW Interface         | HW Type |
+--------------------+----------------------+---------+
| out                | out_r                | port    |
| out                | out_r_ap_vld         | port    |
| out                | out_r_ap_lwr         | port    |
| subrow_vals        | subrow_vals_0        | port    |
| subrow_vals        | subrow_vals_1        | port    |
| subrow_vals        | subrow_vals_2        | port    |
| subrow_vals        | subrow_vals_3        | port    |
| subrow_col_indices | subrow_col_indices_0 | port    |
| subrow_col_indices | subrow_col_indices_1 | port    |
| subrow_col_indices | subrow_col_indices_2 | port    |
| subrow_col_indices | subrow_col_indices_3 | port    |
| mult_enables       | mult_enables_0       | port    |
| mult_enables       | mult_enables_1       | port    |
| mult_enables       | mult_enables_2       | port    |
| mult_enables       | mult_enables_3       | port    |
| label              | label_r              | port    |
| init_vector        | init_vector_0        | port    |
| init_vector        | init_vector_1        | port    |
| init_vector        | init_vector_2        | port    |
| init_vector        | init_vector_3        | port    |
| init_vector        | init_vector_4        | port    |
| init_vector        | init_vector_5        | port    |
| init_vector        | init_vector_6        | port    |
| init_vector        | init_vector_7        | port    |
| init_vector        | init_vector_8        | port    |
| init_vector        | init_vector_9        | port    |
| init_vector        | init_vector_10       | port    |
| init_vector        | init_vector_11       | port    |
| init_vector        | init_vector_12       | port    |
| init_vector        | init_vector_13       | port    |
| init_vector        | init_vector_14       | port    |
| init_vector        | init_vector_15       | port    |
| init_vector        | init_vector_16       | port    |
| init_vector        | init_vector_17       | port    |
| init_vector        | init_vector_18       | port    |
| init_vector        | init_vector_19       | port    |
| init_vector        | init_vector_20       | port    |
| init_vector        | init_vector_21       | port    |
| init_vector        | init_vector_22       | port    |
| init               | init                 | port    |
+--------------------+----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+-----------------+------+---------+---------+
| + accelerate                           | 22  |        |                 |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U12    | 3   |        | mul_i           | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U13    | 3   |        | mul_1_i         | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U9     | 3   |        | mul_2_i         | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U11    | 3   |        | mul_3_i         | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_x_U10 | 2   |        | tmp1            | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_x_U7  | 2   |        | tmp2            | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_x_U8  | 2   |        | x_1             | fadd | fulldsp | 4       |
|  + reduce                              | 4   |        |                 |      |         |         |
|    add_ln35_fu_312_p2                  | -   |        | add_ln35        | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | level_out_value | fadd | fulldsp | 4       |
|    add_ln35_1_fu_374_p2                | -   |        | add_ln35_1      | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2   | 2   |        | out_data_value  | fadd | fulldsp | 4       |
+----------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------------+--------------------------------------------+------------------------------------------------------------+
| Type               | Options                                    | Location                                                   |
+--------------------+--------------------------------------------+------------------------------------------------------------+
| unroll             |                                            | SPMV_CSR_src/accelerator/accelerator.cpp:8 in initialise   |
| allocation         | operation instances=fmul limit=25          | SPMV_CSR_src/accelerator/accelerator.cpp:16 in multipliers |
| allocation         | operation instances=fadd limit=25          | SPMV_CSR_src/accelerator/accelerator.cpp:17 in multipliers |
| unroll             |                                            | SPMV_CSR_src/accelerator/accelerator.cpp:19 in multipliers |
| expression_balance |                                            | SPMV_CSR_src/accelerator/accelerator.cpp:31 in adders      |
| top                | name=accelerate                            | SPMV_CSR_src/accelerator/accelerator.cpp:39 in accelerate  |
| pipeline           |                                            | SPMV_CSR_src/accelerator/accelerator.cpp:46 in accelerate  |
| unroll             |                                            | SPMV_CSR_src/accelerator/reducer.cpp:46 in reduce          |
| array_partition    | variable=subrow_col_indices complete dim=1 | DIRECTIVE in accelerate, subrow_col_indices                |
| array_partition    | variable=subrow_vals complete dim=1        | DIRECTIVE in accelerate, subrow_vals                       |
| array_partition    | variable=multiplier_outs complete dim=1    | DIRECTIVE in adders, multiplier_outs                       |
| array_partition    | variable=init_vector complete dim=1        | DIRECTIVE in initialise, init_vector                       |
| array_partition    | variable=storage complete dim=1            | DIRECTIVE in initialise, storage                           |
| array_partition    | variable=mult_enables complete dim=1       | DIRECTIVE in multipliers, mult_enables                     |
| array_partition    | variable=multiplier_outs complete dim=1    | DIRECTIVE in multipliers, multiplier_outs                  |
| array_partition    | variable=storage complete dim=1            | DIRECTIVE in multipliers, storage                          |
| array_partition    | variable=subrow_col_indices complete dim=1 | DIRECTIVE in multipliers, subrow_col_indices               |
| array_partition    | variable=subrow_vals complete dim=1        | DIRECTIVE in multipliers, subrow_vals                      |
+--------------------+--------------------------------------------+------------------------------------------------------------+


