$date
	Sun May 14 02:14:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_tb $end
$var wire 3 ! func3 [2:0] $end
$var wire 7 " func7 [6:0] $end
$var wire 21 # imm [20:0] $end
$var wire 7 $ opcode [6:0] $end
$var wire 5 % r1 [4:0] $end
$var wire 5 & r2 [4:0] $end
$var wire 5 ' rd [4:0] $end
$var reg 1 ( clk $end
$var reg 32 ) instruction [31:0] $end
$scope module uut $end
$var wire 1 * clk $end
$var wire 32 + instruction [31:0] $end
$var reg 3 , func3 [2:0] $end
$var reg 7 - func7 [6:0] $end
$var reg 21 . imm [20:0] $end
$var reg 7 / opcode [6:0] $end
$var reg 5 0 r1 [4:0] $end
$var reg 5 1 r2 [4:0] $end
$var reg 5 2 rd [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
0*
bx )
0(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1000
1(
1*
#2000
0(
0*
b1000001000000010110011 )
b1000001000000010110011 +
#3000
b0 -
b0 "
b10 1
b10 &
b1 0
b1 %
b0 ,
b0 !
b1 2
b1 '
b110011 /
b110011 $
1(
1*
#4000
0(
0*
#5000
1(
1*
#6000
0(
0*
#7000
1(
1*
#8000
0(
0*
#9000
1(
1*
#10000
0(
0*
#11000
1(
1*
#12000
0(
0*
b1000001000000011100011 )
b1000001000000011100011 +
#13000
bx -
bx "
bx 2
bx '
b0xxxxxxxx010000000000 .
b0xxxxxxxx010000000000 #
b1100011 /
b1100011 $
1(
1*
#14000
0(
0*
#15000
b0xxxxxxx010000000000 .
b0xxxxxxx010000000000 #
1(
1*
#16000
0(
0*
#17000
b0xxxxxx010000000000 .
b0xxxxxx010000000000 #
1(
1*
#18000
0(
0*
#19000
b0xxxxx010000000000 .
b0xxxxx010000000000 #
1(
1*
#20000
0(
0*
#21000
b0xxxx010000000000 .
b0xxxx010000000000 #
1(
1*
#22000
0(
0*
b10000000000011101111 )
b10000000000011101111 +
#23000
bx 1
bx &
bx 0
bx %
bx ,
bx !
b1000000000000000000 .
b1000000000000000000 #
b1 2
b1 '
b1101111 /
b1101111 $
1(
1*
#24000
0(
0*
#25000
b1000000000000000000 .
b1000000000000000000 #
1(
1*
#26000
0(
0*
#27000
b1000000000000000000 .
b1000000000000000000 #
1(
1*
#28000
0(
0*
#29000
b1000000000000000000 .
b1000000000000000000 #
1(
1*
#30000
0(
0*
#31000
b1000000000000000000 .
b1000000000000000000 #
1(
1*
#32000
0(
0*
