{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7216, "design__instance__area": 103903, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 146, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.011199995875358582, "power__switching__total": 0.0068431636318564415, "power__leakage__total": 1.7323689007753273e-06, "power__total": 0.018044892698526382, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3493191390575472, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3493191390575472, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6149249061778251, "timing__setup__ws__corner:nom_tt_025C_5v00": 47.744781923881106, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 30, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 146, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.6146865412876966, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.6146865412876966, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3638517368162955, "timing__setup__ws__corner:nom_ss_125C_4v50": 37.80721975832886, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 146, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.230697412147772, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.230697412147772, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2841311710777124, "timing__setup__ws__corner:nom_ff_n40C_5v50": 52.168852048233866, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 34, "design__max_fanout_violation__count": 146, "design__max_cap_violation__count": 16, "clock__skew__worst_hold": 0.6277698538691107, "clock__skew__worst_setup": 0.2250799610400525, "timing__hold__ws": 0.28183800535549397, "timing__setup__ws": 37.394117305501965, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.53 570.45", "design__core__bbox": "6.72 15.68 545.44 552.72", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 315191, "design__core__area": 289314, "design__instance__count__stdcell": 7216, "design__instance__area__stdcell": 103903, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.359136, "design__instance__utilization__stdcell": 0.359136, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28200800, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 22835.1, "design__instance__displacement__mean": 3.1645, "design__instance__displacement__max": 56.56, "route__wirelength__estimated": 135900, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3368, "route__net__special": 2, "route__drc_errors__iter:1": 1462, "route__wirelength__iter:1": 162760, "route__drc_errors__iter:2": 120, "route__wirelength__iter:2": 161053, "route__drc_errors__iter:3": 61, "route__wirelength__iter:3": 160568, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 160493, "route__drc_errors": 0, "route__wirelength": 160493, "route__vias": 25463, "route__vias__singlecut": 25463, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1010.89, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 146, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3421274471675379, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3421274471675379, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6113753010231039, "timing__setup__ws__corner:min_tt_025C_5v00": 47.938390613996646, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 146, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.6056757489203913, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.6056757489203913, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3578132336145787, "timing__setup__ws__corner:min_ss_125C_4v50": 38.15085244591576, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 146, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.2250799610400525, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2250799610400525, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.28183800535549397, "timing__setup__ws__corner:min_ff_n40C_5v50": 52.29466785401322, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 146, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.35779524800107115, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.35779524800107115, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6191295429356007, "timing__setup__ws__corner:max_tt_025C_5v00": 47.51136507586876, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 34, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 146, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 16, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.6277698538691107, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.6277698538691107, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3710002410294255, "timing__setup__ws__corner:max_ss_125C_4v50": 37.394117305501965, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 146, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.23725500013933298, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.23725500013933298, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.28684910814116577, "timing__setup__ws__corner:max_ff_n40C_5v50": 52.017016166735075, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 89, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99973, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99995, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000271544, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000290591, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 5.08158e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000290591, "ir__voltage__worst": 5, "ir__drop__avg": 5.01e-05, "ir__drop__worst": 0.000272, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}