
Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003488  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003594  08003594  00013594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035b8  080035b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080035b8  080035b8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035b8  080035b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035b8  080035b8  000135b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035bc  080035bc  000135bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080035c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  2000000c  080035cc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  080035cc  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b73  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c4c  00000000  00000000  00029ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  0002b7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e0  00000000  00000000  0002c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001629c  00000000  00000000  0002ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c034  00000000  00000000  00042f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082769  00000000  00000000  0004efa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1711  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aa8  00000000  00000000  000d1764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800357c 	.word	0x0800357c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800357c 	.word	0x0800357c

0800014c <SetMode>:
int DisplayCounter = 0;
int mode2_flag = 0;
int mode3_flag = 0;
int mode4_flag = 0;
int save_counterTimeSet = 0;
void SetMode(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(ProcessButton3() == 1 && counterMode == 2){
 8000150:	f000 ff70 	bl	8001034 <ProcessButton3>
 8000154:	4603      	mov	r3, r0
 8000156:	2b01      	cmp	r3, #1
 8000158:	d15f      	bne.n	800021a <SetMode+0xce>
 800015a:	4b66      	ldr	r3, [pc, #408]	; (80002f4 <SetMode+0x1a8>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	2b02      	cmp	r3, #2
 8000160:	d15b      	bne.n	800021a <SetMode+0xce>
		mode2_flag = 1;
 8000162:	4b65      	ldr	r3, [pc, #404]	; (80002f8 <SetMode+0x1ac>)
 8000164:	2201      	movs	r2, #1
 8000166:	601a      	str	r2, [r3, #0]
		mode3_flag = 0;
 8000168:	4b64      	ldr	r3, [pc, #400]	; (80002fc <SetMode+0x1b0>)
 800016a:	2200      	movs	r2, #0
 800016c:	601a      	str	r2, [r3, #0]
		mode4_flag = 0;
 800016e:	4b64      	ldr	r3, [pc, #400]	; (8000300 <SetMode+0x1b4>)
 8000170:	2200      	movs	r2, #0
 8000172:	601a      	str	r2, [r3, #0]
		save_counterTimeSet = counterTimeSet;
 8000174:	4b63      	ldr	r3, [pc, #396]	; (8000304 <SetMode+0x1b8>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a63      	ldr	r2, [pc, #396]	; (8000308 <SetMode+0x1bc>)
 800017a:	6013      	str	r3, [r2, #0]
		if(statusx == AUTO_REDX && statusy == AUTO_GREENY){
 800017c:	4b63      	ldr	r3, [pc, #396]	; (800030c <SetMode+0x1c0>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	2b02      	cmp	r3, #2
 8000182:	d110      	bne.n	80001a6 <SetMode+0x5a>
 8000184:	4b62      	ldr	r3, [pc, #392]	; (8000310 <SetMode+0x1c4>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	2b07      	cmp	r3, #7
 800018a:	d10c      	bne.n	80001a6 <SetMode+0x5a>
			setTimer(1, counterTimeSet*1000 - 2000);
 800018c:	4b5d      	ldr	r3, [pc, #372]	; (8000304 <SetMode+0x1b8>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000194:	fb02 f303 	mul.w	r3, r2, r3
 8000198:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 800019c:	4619      	mov	r1, r3
 800019e:	2001      	movs	r0, #1
 80001a0:	f001 fe4e 	bl	8001e40 <setTimer>
 80001a4:	e011      	b.n	80001ca <SetMode+0x7e>
		}
		else if(statusx == AUTO_REDX && statusy == AUTO_YELLOWY){
 80001a6:	4b59      	ldr	r3, [pc, #356]	; (800030c <SetMode+0x1c0>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	2b02      	cmp	r3, #2
 80001ac:	d10d      	bne.n	80001ca <SetMode+0x7e>
 80001ae:	4b58      	ldr	r3, [pc, #352]	; (8000310 <SetMode+0x1c4>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	2b08      	cmp	r3, #8
 80001b4:	d109      	bne.n	80001ca <SetMode+0x7e>
			setTimer(1, counterTimeSet*1000);
 80001b6:	4b53      	ldr	r3, [pc, #332]	; (8000304 <SetMode+0x1b8>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001be:	fb02 f303 	mul.w	r3, r2, r3
 80001c2:	4619      	mov	r1, r3
 80001c4:	2001      	movs	r0, #1
 80001c6:	f001 fe3b 	bl	8001e40 <setTimer>
		}
		if(statusy == AUTO_REDY && statusx == AUTO_GREENX){
 80001ca:	4b51      	ldr	r3, [pc, #324]	; (8000310 <SetMode+0x1c4>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	2b06      	cmp	r3, #6
 80001d0:	d110      	bne.n	80001f4 <SetMode+0xa8>
 80001d2:	4b4e      	ldr	r3, [pc, #312]	; (800030c <SetMode+0x1c0>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	2b03      	cmp	r3, #3
 80001d8:	d10c      	bne.n	80001f4 <SetMode+0xa8>
			setTimer(0, counterTimeSet*1000 - 2000);
 80001da:	4b4a      	ldr	r3, [pc, #296]	; (8000304 <SetMode+0x1b8>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001e2:	fb02 f303 	mul.w	r3, r2, r3
 80001e6:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 80001ea:	4619      	mov	r1, r3
 80001ec:	2000      	movs	r0, #0
 80001ee:	f001 fe27 	bl	8001e40 <setTimer>
		if(statusy == AUTO_REDY && statusx == AUTO_GREENX){
 80001f2:	e07c      	b.n	80002ee <SetMode+0x1a2>
		}
		else if(statusy == AUTO_REDY && statusx == AUTO_YELLOWX){
 80001f4:	4b46      	ldr	r3, [pc, #280]	; (8000310 <SetMode+0x1c4>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b06      	cmp	r3, #6
 80001fa:	d178      	bne.n	80002ee <SetMode+0x1a2>
 80001fc:	4b43      	ldr	r3, [pc, #268]	; (800030c <SetMode+0x1c0>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	2b04      	cmp	r3, #4
 8000202:	d174      	bne.n	80002ee <SetMode+0x1a2>
			setTimer(0, counterTimeSet*1000);
 8000204:	4b3f      	ldr	r3, [pc, #252]	; (8000304 <SetMode+0x1b8>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800020c:	fb02 f303 	mul.w	r3, r2, r3
 8000210:	4619      	mov	r1, r3
 8000212:	2000      	movs	r0, #0
 8000214:	f001 fe14 	bl	8001e40 <setTimer>
		if(statusy == AUTO_REDY && statusx == AUTO_GREENX){
 8000218:	e069      	b.n	80002ee <SetMode+0x1a2>
		}
	}
	else if(ProcessButton3() == 1 && counterMode == 3){
 800021a:	f000 ff0b 	bl	8001034 <ProcessButton3>
 800021e:	4603      	mov	r3, r0
 8000220:	2b01      	cmp	r3, #1
 8000222:	d131      	bne.n	8000288 <SetMode+0x13c>
 8000224:	4b33      	ldr	r3, [pc, #204]	; (80002f4 <SetMode+0x1a8>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	2b03      	cmp	r3, #3
 800022a:	d12d      	bne.n	8000288 <SetMode+0x13c>
		mode2_flag = 0;
 800022c:	4b32      	ldr	r3, [pc, #200]	; (80002f8 <SetMode+0x1ac>)
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
		mode3_flag = 1;
 8000232:	4b32      	ldr	r3, [pc, #200]	; (80002fc <SetMode+0x1b0>)
 8000234:	2201      	movs	r2, #1
 8000236:	601a      	str	r2, [r3, #0]
		mode4_flag = 0;
 8000238:	4b31      	ldr	r3, [pc, #196]	; (8000300 <SetMode+0x1b4>)
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
		save_counterTimeSet = counterTimeSet;
 800023e:	4b31      	ldr	r3, [pc, #196]	; (8000304 <SetMode+0x1b8>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a31      	ldr	r2, [pc, #196]	; (8000308 <SetMode+0x1bc>)
 8000244:	6013      	str	r3, [r2, #0]
		if(statusx == AUTO_GREENX){
 8000246:	4b31      	ldr	r3, [pc, #196]	; (800030c <SetMode+0x1c0>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2b03      	cmp	r3, #3
 800024c:	d10b      	bne.n	8000266 <SetMode+0x11a>
			setTimer(1, counterTimeSet*1000 + 2000);
 800024e:	4b2d      	ldr	r3, [pc, #180]	; (8000304 <SetMode+0x1b8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000256:	fb02 f303 	mul.w	r3, r2, r3
 800025a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800025e:	4619      	mov	r1, r3
 8000260:	2001      	movs	r0, #1
 8000262:	f001 fded 	bl	8001e40 <setTimer>
		}
		if(statusy == AUTO_GREENY){
 8000266:	4b2a      	ldr	r3, [pc, #168]	; (8000310 <SetMode+0x1c4>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	2b07      	cmp	r3, #7
 800026c:	d140      	bne.n	80002f0 <SetMode+0x1a4>
			setTimer(0, counterTimeSet*1000 + 2000);
 800026e:	4b25      	ldr	r3, [pc, #148]	; (8000304 <SetMode+0x1b8>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000276:	fb02 f303 	mul.w	r3, r2, r3
 800027a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800027e:	4619      	mov	r1, r3
 8000280:	2000      	movs	r0, #0
 8000282:	f001 fddd 	bl	8001e40 <setTimer>
		if(statusy == AUTO_GREENY){
 8000286:	e033      	b.n	80002f0 <SetMode+0x1a4>
		}
	}
	else if(ProcessButton3() == 1 && counterMode == 4){
 8000288:	f000 fed4 	bl	8001034 <ProcessButton3>
 800028c:	4603      	mov	r3, r0
 800028e:	2b01      	cmp	r3, #1
 8000290:	d12e      	bne.n	80002f0 <SetMode+0x1a4>
 8000292:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <SetMode+0x1a8>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	2b04      	cmp	r3, #4
 8000298:	d12a      	bne.n	80002f0 <SetMode+0x1a4>
		mode2_flag = 0;
 800029a:	4b17      	ldr	r3, [pc, #92]	; (80002f8 <SetMode+0x1ac>)
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
		mode3_flag = 0;
 80002a0:	4b16      	ldr	r3, [pc, #88]	; (80002fc <SetMode+0x1b0>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
		mode4_flag = 1;
 80002a6:	4b16      	ldr	r3, [pc, #88]	; (8000300 <SetMode+0x1b4>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	601a      	str	r2, [r3, #0]
		save_counterTimeSet = counterTimeSet;
 80002ac:	4b15      	ldr	r3, [pc, #84]	; (8000304 <SetMode+0x1b8>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a15      	ldr	r2, [pc, #84]	; (8000308 <SetMode+0x1bc>)
 80002b2:	6013      	str	r3, [r2, #0]
		if(statusx == AUTO_YELLOWX){
 80002b4:	4b15      	ldr	r3, [pc, #84]	; (800030c <SetMode+0x1c0>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	2b04      	cmp	r3, #4
 80002ba:	d109      	bne.n	80002d0 <SetMode+0x184>
			setTimer(1, counterTimeSet*1000);
 80002bc:	4b11      	ldr	r3, [pc, #68]	; (8000304 <SetMode+0x1b8>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002c4:	fb02 f303 	mul.w	r3, r2, r3
 80002c8:	4619      	mov	r1, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	f001 fdb8 	bl	8001e40 <setTimer>
		}
		if(statusy == AUTO_YELLOWY){
 80002d0:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <SetMode+0x1c4>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b08      	cmp	r3, #8
 80002d6:	d10b      	bne.n	80002f0 <SetMode+0x1a4>
			setTimer(0, counterTimeSet*1000);
 80002d8:	4b0a      	ldr	r3, [pc, #40]	; (8000304 <SetMode+0x1b8>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002e0:	fb02 f303 	mul.w	r3, r2, r3
 80002e4:	4619      	mov	r1, r3
 80002e6:	2000      	movs	r0, #0
 80002e8:	f001 fdaa 	bl	8001e40 <setTimer>
		}
	}
}
 80002ec:	e000      	b.n	80002f0 <SetMode+0x1a4>
		if(statusy == AUTO_REDY && statusx == AUTO_GREENX){
 80002ee:	bf00      	nop
}
 80002f0:	bf00      	nop
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	20000054 	.word	0x20000054
 80002f8:	2000002c 	.word	0x2000002c
 80002fc:	20000030 	.word	0x20000030
 8000300:	20000034 	.word	0x20000034
 8000304:	20000058 	.word	0x20000058
 8000308:	20000038 	.word	0x20000038
 800030c:	2000003c 	.word	0x2000003c
 8000310:	20000040 	.word	0x20000040

08000314 <ChangeMode>:
void ChangeMode(void){
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
	if(counterMode == 1){
 8000318:	4b0c      	ldr	r3, [pc, #48]	; (800034c <ChangeMode+0x38>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	2b01      	cmp	r3, #1
 800031e:	d102      	bne.n	8000326 <ChangeMode+0x12>
		mode4_flag = 0;
 8000320:	4b0b      	ldr	r3, [pc, #44]	; (8000350 <ChangeMode+0x3c>)
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
	}
	if(counterMode == 3){
 8000326:	4b09      	ldr	r3, [pc, #36]	; (800034c <ChangeMode+0x38>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	2b03      	cmp	r3, #3
 800032c:	d102      	bne.n	8000334 <ChangeMode+0x20>
		mode2_flag = 0;
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <ChangeMode+0x40>)
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
	}
	if(counterMode == 4){
 8000334:	4b05      	ldr	r3, [pc, #20]	; (800034c <ChangeMode+0x38>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2b04      	cmp	r3, #4
 800033a:	d102      	bne.n	8000342 <ChangeMode+0x2e>
		mode3_flag = 0;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <ChangeMode+0x44>)
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
	}
}
 8000342:	bf00      	nop
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	20000054 	.word	0x20000054
 8000350:	20000034 	.word	0x20000034
 8000354:	2000002c 	.word	0x2000002c
 8000358:	20000030 	.word	0x20000030

0800035c <fsm_clock>:
void fsm_clock(void){
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
	if(timer_flag[2] == 1){
 8000360:	4b66      	ldr	r3, [pc, #408]	; (80004fc <fsm_clock+0x1a0>)
 8000362:	689b      	ldr	r3, [r3, #8]
 8000364:	2b01      	cmp	r3, #1
 8000366:	d118      	bne.n	800039a <fsm_clock+0x3e>
		number_clock1--;
 8000368:	4b65      	ldr	r3, [pc, #404]	; (8000500 <fsm_clock+0x1a4>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	3b01      	subs	r3, #1
 800036e:	4a64      	ldr	r2, [pc, #400]	; (8000500 <fsm_clock+0x1a4>)
 8000370:	6013      	str	r3, [r2, #0]
		if(number_clock1 <= 0){
 8000372:	4b63      	ldr	r3, [pc, #396]	; (8000500 <fsm_clock+0x1a4>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2b00      	cmp	r3, #0
 8000378:	dc0a      	bgt.n	8000390 <fsm_clock+0x34>
			number_clock1 = timer_counter[0]/100 + 1;
 800037a:	4b62      	ldr	r3, [pc, #392]	; (8000504 <fsm_clock+0x1a8>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4a62      	ldr	r2, [pc, #392]	; (8000508 <fsm_clock+0x1ac>)
 8000380:	fb82 1203 	smull	r1, r2, r2, r3
 8000384:	1152      	asrs	r2, r2, #5
 8000386:	17db      	asrs	r3, r3, #31
 8000388:	1ad3      	subs	r3, r2, r3
 800038a:	3301      	adds	r3, #1
 800038c:	4a5c      	ldr	r2, [pc, #368]	; (8000500 <fsm_clock+0x1a4>)
 800038e:	6013      	str	r3, [r2, #0]
		}
		setTimer(2, 1000);
 8000390:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000394:	2002      	movs	r0, #2
 8000396:	f001 fd53 	bl	8001e40 <setTimer>
	}
	if(timer_flag[3] == 1){
 800039a:	4b58      	ldr	r3, [pc, #352]	; (80004fc <fsm_clock+0x1a0>)
 800039c:	68db      	ldr	r3, [r3, #12]
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d118      	bne.n	80003d4 <fsm_clock+0x78>
		number_clock2--;
 80003a2:	4b5a      	ldr	r3, [pc, #360]	; (800050c <fsm_clock+0x1b0>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	3b01      	subs	r3, #1
 80003a8:	4a58      	ldr	r2, [pc, #352]	; (800050c <fsm_clock+0x1b0>)
 80003aa:	6013      	str	r3, [r2, #0]
		if(number_clock2 <= 0){
 80003ac:	4b57      	ldr	r3, [pc, #348]	; (800050c <fsm_clock+0x1b0>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	dc0a      	bgt.n	80003ca <fsm_clock+0x6e>
			number_clock2 = timer_counter[1]/100 + 1;
 80003b4:	4b53      	ldr	r3, [pc, #332]	; (8000504 <fsm_clock+0x1a8>)
 80003b6:	685b      	ldr	r3, [r3, #4]
 80003b8:	4a53      	ldr	r2, [pc, #332]	; (8000508 <fsm_clock+0x1ac>)
 80003ba:	fb82 1203 	smull	r1, r2, r2, r3
 80003be:	1152      	asrs	r2, r2, #5
 80003c0:	17db      	asrs	r3, r3, #31
 80003c2:	1ad3      	subs	r3, r2, r3
 80003c4:	3301      	adds	r3, #1
 80003c6:	4a51      	ldr	r2, [pc, #324]	; (800050c <fsm_clock+0x1b0>)
 80003c8:	6013      	str	r3, [r2, #0]
		}
		setTimer(3, 1000);
 80003ca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003ce:	2003      	movs	r0, #3
 80003d0:	f001 fd36 	bl	8001e40 <setTimer>
	}
	if(DisplayCounter == 0){
 80003d4:	4b4e      	ldr	r3, [pc, #312]	; (8000510 <fsm_clock+0x1b4>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d110      	bne.n	80003fe <fsm_clock+0xa2>
		Display7Seg(number_clock1%10);
 80003dc:	4b48      	ldr	r3, [pc, #288]	; (8000500 <fsm_clock+0x1a4>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	4b4c      	ldr	r3, [pc, #304]	; (8000514 <fsm_clock+0x1b8>)
 80003e2:	fb83 1302 	smull	r1, r3, r3, r2
 80003e6:	1099      	asrs	r1, r3, #2
 80003e8:	17d3      	asrs	r3, r2, #31
 80003ea:	1ac9      	subs	r1, r1, r3
 80003ec:	460b      	mov	r3, r1
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	440b      	add	r3, r1
 80003f2:	005b      	lsls	r3, r3, #1
 80003f4:	1ad1      	subs	r1, r2, r3
 80003f6:	4608      	mov	r0, r1
 80003f8:	f000 ff0a 	bl	8001210 <Display7Seg>
 80003fc:	e062      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 1){
 80003fe:	4b44      	ldr	r3, [pc, #272]	; (8000510 <fsm_clock+0x1b4>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	2b01      	cmp	r3, #1
 8000404:	d10b      	bne.n	800041e <fsm_clock+0xc2>
		Display7Seg(number_clock1/10);
 8000406:	4b3e      	ldr	r3, [pc, #248]	; (8000500 <fsm_clock+0x1a4>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a42      	ldr	r2, [pc, #264]	; (8000514 <fsm_clock+0x1b8>)
 800040c:	fb82 1203 	smull	r1, r2, r2, r3
 8000410:	1092      	asrs	r2, r2, #2
 8000412:	17db      	asrs	r3, r3, #31
 8000414:	1ad3      	subs	r3, r2, r3
 8000416:	4618      	mov	r0, r3
 8000418:	f000 fefa 	bl	8001210 <Display7Seg>
 800041c:	e052      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 2){
 800041e:	4b3c      	ldr	r3, [pc, #240]	; (8000510 <fsm_clock+0x1b4>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2b02      	cmp	r3, #2
 8000424:	d110      	bne.n	8000448 <fsm_clock+0xec>
		Display7Seg(number_clock2%10);
 8000426:	4b39      	ldr	r3, [pc, #228]	; (800050c <fsm_clock+0x1b0>)
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	4b3a      	ldr	r3, [pc, #232]	; (8000514 <fsm_clock+0x1b8>)
 800042c:	fb83 1302 	smull	r1, r3, r3, r2
 8000430:	1099      	asrs	r1, r3, #2
 8000432:	17d3      	asrs	r3, r2, #31
 8000434:	1ac9      	subs	r1, r1, r3
 8000436:	460b      	mov	r3, r1
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	440b      	add	r3, r1
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	1ad1      	subs	r1, r2, r3
 8000440:	4608      	mov	r0, r1
 8000442:	f000 fee5 	bl	8001210 <Display7Seg>
 8000446:	e03d      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 3){
 8000448:	4b31      	ldr	r3, [pc, #196]	; (8000510 <fsm_clock+0x1b4>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	2b03      	cmp	r3, #3
 800044e:	d10b      	bne.n	8000468 <fsm_clock+0x10c>
		Display7Seg(number_clock2/10);
 8000450:	4b2e      	ldr	r3, [pc, #184]	; (800050c <fsm_clock+0x1b0>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a2f      	ldr	r2, [pc, #188]	; (8000514 <fsm_clock+0x1b8>)
 8000456:	fb82 1203 	smull	r1, r2, r2, r3
 800045a:	1092      	asrs	r2, r2, #2
 800045c:	17db      	asrs	r3, r3, #31
 800045e:	1ad3      	subs	r3, r2, r3
 8000460:	4618      	mov	r0, r3
 8000462:	f000 fed5 	bl	8001210 <Display7Seg>
 8000466:	e02d      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 4){
 8000468:	4b29      	ldr	r3, [pc, #164]	; (8000510 <fsm_clock+0x1b4>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2b04      	cmp	r3, #4
 800046e:	d105      	bne.n	800047c <fsm_clock+0x120>
		Display7Seg(counterMode);
 8000470:	4b29      	ldr	r3, [pc, #164]	; (8000518 <fsm_clock+0x1bc>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4618      	mov	r0, r3
 8000476:	f000 fecb 	bl	8001210 <Display7Seg>
 800047a:	e023      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 5){
 800047c:	4b24      	ldr	r3, [pc, #144]	; (8000510 <fsm_clock+0x1b4>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b05      	cmp	r3, #5
 8000482:	d110      	bne.n	80004a6 <fsm_clock+0x14a>
		Display7Seg(counterTimeSet%10);
 8000484:	4b25      	ldr	r3, [pc, #148]	; (800051c <fsm_clock+0x1c0>)
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	4b22      	ldr	r3, [pc, #136]	; (8000514 <fsm_clock+0x1b8>)
 800048a:	fb83 1302 	smull	r1, r3, r3, r2
 800048e:	1099      	asrs	r1, r3, #2
 8000490:	17d3      	asrs	r3, r2, #31
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	460b      	mov	r3, r1
 8000496:	009b      	lsls	r3, r3, #2
 8000498:	440b      	add	r3, r1
 800049a:	005b      	lsls	r3, r3, #1
 800049c:	1ad1      	subs	r1, r2, r3
 800049e:	4608      	mov	r0, r1
 80004a0:	f000 feb6 	bl	8001210 <Display7Seg>
 80004a4:	e00e      	b.n	80004c4 <fsm_clock+0x168>
	}
	else if(DisplayCounter == 6){
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <fsm_clock+0x1b4>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	2b06      	cmp	r3, #6
 80004ac:	d10a      	bne.n	80004c4 <fsm_clock+0x168>
		Display7Seg(counterTimeSet/10);
 80004ae:	4b1b      	ldr	r3, [pc, #108]	; (800051c <fsm_clock+0x1c0>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a18      	ldr	r2, [pc, #96]	; (8000514 <fsm_clock+0x1b8>)
 80004b4:	fb82 1203 	smull	r1, r2, r2, r3
 80004b8:	1092      	asrs	r2, r2, #2
 80004ba:	17db      	asrs	r3, r3, #31
 80004bc:	1ad3      	subs	r3, r2, r3
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fea6 	bl	8001210 <Display7Seg>
	}
	if(timer_flag[6] == 1){
 80004c4:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <fsm_clock+0x1a0>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d114      	bne.n	80004f6 <fsm_clock+0x19a>
		Display(DisplayCounter);
 80004cc:	4b10      	ldr	r3, [pc, #64]	; (8000510 <fsm_clock+0x1b4>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4618      	mov	r0, r3
 80004d2:	f001 f863 	bl	800159c <Display>
		DisplayCounter++;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <fsm_clock+0x1b4>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	3301      	adds	r3, #1
 80004dc:	4a0c      	ldr	r2, [pc, #48]	; (8000510 <fsm_clock+0x1b4>)
 80004de:	6013      	str	r3, [r2, #0]
		if(DisplayCounter > 6){
 80004e0:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <fsm_clock+0x1b4>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2b06      	cmp	r3, #6
 80004e6:	dd02      	ble.n	80004ee <fsm_clock+0x192>
			DisplayCounter = 0;
 80004e8:	4b09      	ldr	r3, [pc, #36]	; (8000510 <fsm_clock+0x1b4>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
		}
		setTimer(6, 50);
 80004ee:	2132      	movs	r1, #50	; 0x32
 80004f0:	2006      	movs	r0, #6
 80004f2:	f001 fca5 	bl	8001e40 <setTimer>
	}
}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200000f0 	.word	0x200000f0
 8000500:	20000048 	.word	0x20000048
 8000504:	200000c8 	.word	0x200000c8
 8000508:	51eb851f 	.word	0x51eb851f
 800050c:	2000004c 	.word	0x2000004c
 8000510:	20000028 	.word	0x20000028
 8000514:	66666667 	.word	0x66666667
 8000518:	20000054 	.word	0x20000054
 800051c:	20000058 	.word	0x20000058

08000520 <fsm_automatic_runx>:
void fsm_automatic_runx(){
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
	switch(statusx){
 8000524:	4b81      	ldr	r3, [pc, #516]	; (800072c <fsm_automatic_runx+0x20c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	3b01      	subs	r3, #1
 800052a:	2b03      	cmp	r3, #3
 800052c:	f200 80f5 	bhi.w	800071a <fsm_automatic_runx+0x1fa>
 8000530:	a201      	add	r2, pc, #4	; (adr r2, 8000538 <fsm_automatic_runx+0x18>)
 8000532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000536:	bf00      	nop
 8000538:	08000549 	.word	0x08000549
 800053c:	08000577 	.word	0x08000577
 8000540:	080005f9 	.word	0x080005f9
 8000544:	08000679 	.word	0x08000679
	case INITX:
		statusx = AUTO_REDX;
 8000548:	4b78      	ldr	r3, [pc, #480]	; (800072c <fsm_automatic_runx+0x20c>)
 800054a:	2202      	movs	r2, #2
 800054c:	601a      	str	r2, [r3, #0]
		setTimer(0,5000);
 800054e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000552:	2000      	movs	r0, #0
 8000554:	f001 fc74 	bl	8001e40 <setTimer>
		setTimer(2,100);
 8000558:	2164      	movs	r1, #100	; 0x64
 800055a:	2002      	movs	r0, #2
 800055c:	f001 fc70 	bl	8001e40 <setTimer>
		number_clock1 = timer_counter[0]/100;
 8000560:	4b73      	ldr	r3, [pc, #460]	; (8000730 <fsm_automatic_runx+0x210>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a73      	ldr	r2, [pc, #460]	; (8000734 <fsm_automatic_runx+0x214>)
 8000566:	fb82 1203 	smull	r1, r2, r2, r3
 800056a:	1152      	asrs	r2, r2, #5
 800056c:	17db      	asrs	r3, r3, #31
 800056e:	1ad3      	subs	r3, r2, r3
 8000570:	4a71      	ldr	r2, [pc, #452]	; (8000738 <fsm_automatic_runx+0x218>)
 8000572:	6013      	str	r3, [r2, #0]
		break;
 8000574:	e0d8      	b.n	8000728 <fsm_automatic_runx+0x208>
	case AUTO_REDX:
		if(counterMode != 2){
 8000576:	4b71      	ldr	r3, [pc, #452]	; (800073c <fsm_automatic_runx+0x21c>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b02      	cmp	r3, #2
 800057c:	d002      	beq.n	8000584 <fsm_automatic_runx+0x64>
			DisplayREDX();
 800057e:	f001 f95b 	bl	8001838 <DisplayREDX>
 8000582:	e00a      	b.n	800059a <fsm_automatic_runx+0x7a>
		}
		else{
			if(timer_flag[4] == 1){
 8000584:	4b6e      	ldr	r3, [pc, #440]	; (8000740 <fsm_automatic_runx+0x220>)
 8000586:	691b      	ldr	r3, [r3, #16]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d106      	bne.n	800059a <fsm_automatic_runx+0x7a>
				DisplayMAN_REDX();
 800058c:	f001 f9d8 	bl	8001940 <DisplayMAN_REDX>
				setTimer(4, 500);
 8000590:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000594:	2004      	movs	r0, #4
 8000596:	f001 fc53 	bl	8001e40 <setTimer>
			}
		}
		SetMode();
 800059a:	f7ff fdd7 	bl	800014c <SetMode>
		ChangeMode();
 800059e:	f7ff feb9 	bl	8000314 <ChangeMode>
		if(mode2_flag == 1){
 80005a2:	4b68      	ldr	r3, [pc, #416]	; (8000744 <fsm_automatic_runx+0x224>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d116      	bne.n	80005d8 <fsm_automatic_runx+0xb8>
			statusx = MAN_RED;
 80005aa:	4b60      	ldr	r3, [pc, #384]	; (800072c <fsm_automatic_runx+0x20c>)
 80005ac:	2209      	movs	r2, #9
 80005ae:	601a      	str	r2, [r3, #0]
			setTimer(0, save_counterTimeSet*1000);
 80005b0:	4b65      	ldr	r3, [pc, #404]	; (8000748 <fsm_automatic_runx+0x228>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005b8:	fb02 f303 	mul.w	r3, r2, r3
 80005bc:	4619      	mov	r1, r3
 80005be:	2000      	movs	r0, #0
 80005c0:	f001 fc3e 	bl	8001e40 <setTimer>
			number_clock1 = timer_counter[0]/100;
 80005c4:	4b5a      	ldr	r3, [pc, #360]	; (8000730 <fsm_automatic_runx+0x210>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a5a      	ldr	r2, [pc, #360]	; (8000734 <fsm_automatic_runx+0x214>)
 80005ca:	fb82 1203 	smull	r1, r2, r2, r3
 80005ce:	1152      	asrs	r2, r2, #5
 80005d0:	17db      	asrs	r3, r3, #31
 80005d2:	1ad3      	subs	r3, r2, r3
 80005d4:	4a58      	ldr	r2, [pc, #352]	; (8000738 <fsm_automatic_runx+0x218>)
 80005d6:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[0] == 1){
 80005d8:	4b59      	ldr	r3, [pc, #356]	; (8000740 <fsm_automatic_runx+0x220>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	f040 809e 	bne.w	800071e <fsm_automatic_runx+0x1fe>
			InitLED();
 80005e2:	f001 f9eb 	bl	80019bc <InitLED>
			statusx = AUTO_GREENX;
 80005e6:	4b51      	ldr	r3, [pc, #324]	; (800072c <fsm_automatic_runx+0x20c>)
 80005e8:	2203      	movs	r2, #3
 80005ea:	601a      	str	r2, [r3, #0]
			setTimer(0,3000);
 80005ec:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80005f0:	2000      	movs	r0, #0
 80005f2:	f001 fc25 	bl	8001e40 <setTimer>
		}
		break;
 80005f6:	e092      	b.n	800071e <fsm_automatic_runx+0x1fe>
	case AUTO_GREENX:
		if(counterMode != 3){
 80005f8:	4b50      	ldr	r3, [pc, #320]	; (800073c <fsm_automatic_runx+0x21c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b03      	cmp	r3, #3
 80005fe:	d002      	beq.n	8000606 <fsm_automatic_runx+0xe6>
			DisplayGREENX();
 8000600:	f001 f946 	bl	8001890 <DisplayGREENX>
 8000604:	e00a      	b.n	800061c <fsm_automatic_runx+0xfc>
		}
		else{
			if(timer_flag[4] == 1){
 8000606:	4b4e      	ldr	r3, [pc, #312]	; (8000740 <fsm_automatic_runx+0x220>)
 8000608:	691b      	ldr	r3, [r3, #16]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d106      	bne.n	800061c <fsm_automatic_runx+0xfc>
				setTimer(4, 500);
 800060e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000612:	2004      	movs	r0, #4
 8000614:	f001 fc14 	bl	8001e40 <setTimer>
				DisplayMAN_GREENX();
 8000618:	f001 f9a6 	bl	8001968 <DisplayMAN_GREENX>
			}
		}
		SetMode();
 800061c:	f7ff fd96 	bl	800014c <SetMode>
		ChangeMode();
 8000620:	f7ff fe78 	bl	8000314 <ChangeMode>
		if(mode3_flag == 1){
 8000624:	4b49      	ldr	r3, [pc, #292]	; (800074c <fsm_automatic_runx+0x22c>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d116      	bne.n	800065a <fsm_automatic_runx+0x13a>
			statusx = MAN_GREEN;
 800062c:	4b3f      	ldr	r3, [pc, #252]	; (800072c <fsm_automatic_runx+0x20c>)
 800062e:	220a      	movs	r2, #10
 8000630:	601a      	str	r2, [r3, #0]
			setTimer(0, save_counterTimeSet*1000);
 8000632:	4b45      	ldr	r3, [pc, #276]	; (8000748 <fsm_automatic_runx+0x228>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800063a:	fb02 f303 	mul.w	r3, r2, r3
 800063e:	4619      	mov	r1, r3
 8000640:	2000      	movs	r0, #0
 8000642:	f001 fbfd 	bl	8001e40 <setTimer>
			number_clock1 = timer_counter[0]/100;
 8000646:	4b3a      	ldr	r3, [pc, #232]	; (8000730 <fsm_automatic_runx+0x210>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a3a      	ldr	r2, [pc, #232]	; (8000734 <fsm_automatic_runx+0x214>)
 800064c:	fb82 1203 	smull	r1, r2, r2, r3
 8000650:	1152      	asrs	r2, r2, #5
 8000652:	17db      	asrs	r3, r3, #31
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	4a38      	ldr	r2, [pc, #224]	; (8000738 <fsm_automatic_runx+0x218>)
 8000658:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[0] == 1){
 800065a:	4b39      	ldr	r3, [pc, #228]	; (8000740 <fsm_automatic_runx+0x220>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b01      	cmp	r3, #1
 8000660:	d15f      	bne.n	8000722 <fsm_automatic_runx+0x202>
			InitLED();
 8000662:	f001 f9ab 	bl	80019bc <InitLED>
			statusx = AUTO_YELLOWX;
 8000666:	4b31      	ldr	r3, [pc, #196]	; (800072c <fsm_automatic_runx+0x20c>)
 8000668:	2204      	movs	r2, #4
 800066a:	601a      	str	r2, [r3, #0]
			setTimer(0,2000);
 800066c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000670:	2000      	movs	r0, #0
 8000672:	f001 fbe5 	bl	8001e40 <setTimer>
		}
		break;
 8000676:	e054      	b.n	8000722 <fsm_automatic_runx+0x202>
	case AUTO_YELLOWX:
		if(counterMode != 4){
 8000678:	4b30      	ldr	r3, [pc, #192]	; (800073c <fsm_automatic_runx+0x21c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2b04      	cmp	r3, #4
 800067e:	d002      	beq.n	8000686 <fsm_automatic_runx+0x166>
			DisplayYELLOWX();
 8000680:	f001 f8f0 	bl	8001864 <DisplayYELLOWX>
 8000684:	e00a      	b.n	800069c <fsm_automatic_runx+0x17c>
		}
		else{
			if(timer_flag[4] == 1){
 8000686:	4b2e      	ldr	r3, [pc, #184]	; (8000740 <fsm_automatic_runx+0x220>)
 8000688:	691b      	ldr	r3, [r3, #16]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d106      	bne.n	800069c <fsm_automatic_runx+0x17c>
				setTimer(4, 500);
 800068e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000692:	2004      	movs	r0, #4
 8000694:	f001 fbd4 	bl	8001e40 <setTimer>
				DisplayMAN_YELLOWX();
 8000698:	f001 f97c 	bl	8001994 <DisplayMAN_YELLOWX>
			}
		}
		SetMode();
 800069c:	f7ff fd56 	bl	800014c <SetMode>
		ChangeMode();
 80006a0:	f7ff fe38 	bl	8000314 <ChangeMode>
		if(mode4_flag == 1){
 80006a4:	4b2a      	ldr	r3, [pc, #168]	; (8000750 <fsm_automatic_runx+0x230>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d116      	bne.n	80006da <fsm_automatic_runx+0x1ba>
			statusx = MAN_YELLOW;
 80006ac:	4b1f      	ldr	r3, [pc, #124]	; (800072c <fsm_automatic_runx+0x20c>)
 80006ae:	220b      	movs	r2, #11
 80006b0:	601a      	str	r2, [r3, #0]
			setTimer(0, save_counterTimeSet*1000);
 80006b2:	4b25      	ldr	r3, [pc, #148]	; (8000748 <fsm_automatic_runx+0x228>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006ba:	fb02 f303 	mul.w	r3, r2, r3
 80006be:	4619      	mov	r1, r3
 80006c0:	2000      	movs	r0, #0
 80006c2:	f001 fbbd 	bl	8001e40 <setTimer>
			number_clock1 = timer_counter[0]/100;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <fsm_automatic_runx+0x210>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a1a      	ldr	r2, [pc, #104]	; (8000734 <fsm_automatic_runx+0x214>)
 80006cc:	fb82 1203 	smull	r1, r2, r2, r3
 80006d0:	1152      	asrs	r2, r2, #5
 80006d2:	17db      	asrs	r3, r3, #31
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	4a18      	ldr	r2, [pc, #96]	; (8000738 <fsm_automatic_runx+0x218>)
 80006d8:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[0] == 1){
 80006da:	4b19      	ldr	r3, [pc, #100]	; (8000740 <fsm_automatic_runx+0x220>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d121      	bne.n	8000726 <fsm_automatic_runx+0x206>
			InitLED();
 80006e2:	f001 f96b 	bl	80019bc <InitLED>
			statusx = AUTO_REDX;
 80006e6:	4b11      	ldr	r3, [pc, #68]	; (800072c <fsm_automatic_runx+0x20c>)
 80006e8:	2202      	movs	r2, #2
 80006ea:	601a      	str	r2, [r3, #0]
			if(mode3_flag == 1){
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <fsm_automatic_runx+0x22c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d10c      	bne.n	800070e <fsm_automatic_runx+0x1ee>
				setTimer(0,save_counterTimeSet*1000 + 2000);
 80006f4:	4b14      	ldr	r3, [pc, #80]	; (8000748 <fsm_automatic_runx+0x228>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006fc:	fb02 f303 	mul.w	r3, r2, r3
 8000700:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000704:	4619      	mov	r1, r3
 8000706:	2000      	movs	r0, #0
 8000708:	f001 fb9a 	bl	8001e40 <setTimer>
			}
			else{
				setTimer(0,5000);
			}
		}
		break;
 800070c:	e00b      	b.n	8000726 <fsm_automatic_runx+0x206>
				setTimer(0,5000);
 800070e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000712:	2000      	movs	r0, #0
 8000714:	f001 fb94 	bl	8001e40 <setTimer>
		break;
 8000718:	e005      	b.n	8000726 <fsm_automatic_runx+0x206>
	default:
		break;
 800071a:	bf00      	nop
 800071c:	e004      	b.n	8000728 <fsm_automatic_runx+0x208>
		break;
 800071e:	bf00      	nop
 8000720:	e002      	b.n	8000728 <fsm_automatic_runx+0x208>
		break;
 8000722:	bf00      	nop
 8000724:	e000      	b.n	8000728 <fsm_automatic_runx+0x208>
		break;
 8000726:	bf00      	nop
	}
}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}
 800072c:	2000003c 	.word	0x2000003c
 8000730:	200000c8 	.word	0x200000c8
 8000734:	51eb851f 	.word	0x51eb851f
 8000738:	20000048 	.word	0x20000048
 800073c:	20000054 	.word	0x20000054
 8000740:	200000f0 	.word	0x200000f0
 8000744:	2000002c 	.word	0x2000002c
 8000748:	20000038 	.word	0x20000038
 800074c:	20000030 	.word	0x20000030
 8000750:	20000034 	.word	0x20000034

08000754 <fsm_automatic_runy>:
void fsm_automatic_runy(){
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
	switch(statusy){
 8000758:	4b82      	ldr	r3, [pc, #520]	; (8000964 <fsm_automatic_runy+0x210>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	3b05      	subs	r3, #5
 800075e:	2b03      	cmp	r3, #3
 8000760:	f200 80f7 	bhi.w	8000952 <fsm_automatic_runy+0x1fe>
 8000764:	a201      	add	r2, pc, #4	; (adr r2, 800076c <fsm_automatic_runy+0x18>)
 8000766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800076a:	bf00      	nop
 800076c:	0800077d 	.word	0x0800077d
 8000770:	080007af 	.word	0x080007af
 8000774:	08000831 	.word	0x08000831
 8000778:	080008b1 	.word	0x080008b1
	case INITY:
		DisplayGREENY();
 800077c:	f001 f8ca 	bl	8001914 <DisplayGREENY>
		statusy = AUTO_GREENY;
 8000780:	4b78      	ldr	r3, [pc, #480]	; (8000964 <fsm_automatic_runy+0x210>)
 8000782:	2207      	movs	r2, #7
 8000784:	601a      	str	r2, [r3, #0]
		setTimer(1,3000);
 8000786:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800078a:	2001      	movs	r0, #1
 800078c:	f001 fb58 	bl	8001e40 <setTimer>
		setTimer(3,100);
 8000790:	2164      	movs	r1, #100	; 0x64
 8000792:	2003      	movs	r0, #3
 8000794:	f001 fb54 	bl	8001e40 <setTimer>
		number_clock2 = timer_counter[1]/100;
 8000798:	4b73      	ldr	r3, [pc, #460]	; (8000968 <fsm_automatic_runy+0x214>)
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	4a73      	ldr	r2, [pc, #460]	; (800096c <fsm_automatic_runy+0x218>)
 800079e:	fb82 1203 	smull	r1, r2, r2, r3
 80007a2:	1152      	asrs	r2, r2, #5
 80007a4:	17db      	asrs	r3, r3, #31
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	4a71      	ldr	r2, [pc, #452]	; (8000970 <fsm_automatic_runy+0x21c>)
 80007aa:	6013      	str	r3, [r2, #0]
		break;
 80007ac:	e0d8      	b.n	8000960 <fsm_automatic_runy+0x20c>
	case AUTO_REDY:
		if(counterMode != 2){
 80007ae:	4b71      	ldr	r3, [pc, #452]	; (8000974 <fsm_automatic_runy+0x220>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	d002      	beq.n	80007bc <fsm_automatic_runy+0x68>
			DisplayREDY();
 80007b6:	f001 f881 	bl	80018bc <DisplayREDY>
 80007ba:	e00a      	b.n	80007d2 <fsm_automatic_runy+0x7e>
		}
		else{
			if(timer_flag[5] == 1){
 80007bc:	4b6e      	ldr	r3, [pc, #440]	; (8000978 <fsm_automatic_runy+0x224>)
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d106      	bne.n	80007d2 <fsm_automatic_runy+0x7e>
				DisplayMAN_REDY();
 80007c4:	f001 f8c6 	bl	8001954 <DisplayMAN_REDY>
				setTimer(5, 500);
 80007c8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80007cc:	2005      	movs	r0, #5
 80007ce:	f001 fb37 	bl	8001e40 <setTimer>
			}
		}
		SetMode();
 80007d2:	f7ff fcbb 	bl	800014c <SetMode>
		ChangeMode();
 80007d6:	f7ff fd9d 	bl	8000314 <ChangeMode>
		if(mode2_flag == 1){
 80007da:	4b68      	ldr	r3, [pc, #416]	; (800097c <fsm_automatic_runy+0x228>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d116      	bne.n	8000810 <fsm_automatic_runy+0xbc>
			statusy = MAN_RED;
 80007e2:	4b60      	ldr	r3, [pc, #384]	; (8000964 <fsm_automatic_runy+0x210>)
 80007e4:	2209      	movs	r2, #9
 80007e6:	601a      	str	r2, [r3, #0]
			setTimer(1, save_counterTimeSet*1000);
 80007e8:	4b65      	ldr	r3, [pc, #404]	; (8000980 <fsm_automatic_runy+0x22c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007f0:	fb02 f303 	mul.w	r3, r2, r3
 80007f4:	4619      	mov	r1, r3
 80007f6:	2001      	movs	r0, #1
 80007f8:	f001 fb22 	bl	8001e40 <setTimer>
			number_clock2 = timer_counter[1]/100;
 80007fc:	4b5a      	ldr	r3, [pc, #360]	; (8000968 <fsm_automatic_runy+0x214>)
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	4a5a      	ldr	r2, [pc, #360]	; (800096c <fsm_automatic_runy+0x218>)
 8000802:	fb82 1203 	smull	r1, r2, r2, r3
 8000806:	1152      	asrs	r2, r2, #5
 8000808:	17db      	asrs	r3, r3, #31
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	4a58      	ldr	r2, [pc, #352]	; (8000970 <fsm_automatic_runy+0x21c>)
 800080e:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[1] == 1){
 8000810:	4b59      	ldr	r3, [pc, #356]	; (8000978 <fsm_automatic_runy+0x224>)
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	2b01      	cmp	r3, #1
 8000816:	f040 809e 	bne.w	8000956 <fsm_automatic_runy+0x202>
			InitLED();
 800081a:	f001 f8cf 	bl	80019bc <InitLED>
			statusy = AUTO_GREENY;
 800081e:	4b51      	ldr	r3, [pc, #324]	; (8000964 <fsm_automatic_runy+0x210>)
 8000820:	2207      	movs	r2, #7
 8000822:	601a      	str	r2, [r3, #0]
			setTimer(1,3000);
 8000824:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000828:	2001      	movs	r0, #1
 800082a:	f001 fb09 	bl	8001e40 <setTimer>
		}
		break;
 800082e:	e092      	b.n	8000956 <fsm_automatic_runy+0x202>
	case AUTO_GREENY:
		if(counterMode != 3){
 8000830:	4b50      	ldr	r3, [pc, #320]	; (8000974 <fsm_automatic_runy+0x220>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b03      	cmp	r3, #3
 8000836:	d002      	beq.n	800083e <fsm_automatic_runy+0xea>
			DisplayGREENY();
 8000838:	f001 f86c 	bl	8001914 <DisplayGREENY>
 800083c:	e00a      	b.n	8000854 <fsm_automatic_runy+0x100>
		}
		else{
			if(timer_flag[5] == 1){
 800083e:	4b4e      	ldr	r3, [pc, #312]	; (8000978 <fsm_automatic_runy+0x224>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d106      	bne.n	8000854 <fsm_automatic_runy+0x100>
				DisplayMAN_GREENY();
 8000846:	f001 f899 	bl	800197c <DisplayMAN_GREENY>
				setTimer(5, 500);
 800084a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800084e:	2005      	movs	r0, #5
 8000850:	f001 faf6 	bl	8001e40 <setTimer>
			}
		}
		SetMode();
 8000854:	f7ff fc7a 	bl	800014c <SetMode>
		ChangeMode();
 8000858:	f7ff fd5c 	bl	8000314 <ChangeMode>
		if(mode3_flag == 1){
 800085c:	4b49      	ldr	r3, [pc, #292]	; (8000984 <fsm_automatic_runy+0x230>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d116      	bne.n	8000892 <fsm_automatic_runy+0x13e>
			statusy = MAN_GREEN;
 8000864:	4b3f      	ldr	r3, [pc, #252]	; (8000964 <fsm_automatic_runy+0x210>)
 8000866:	220a      	movs	r2, #10
 8000868:	601a      	str	r2, [r3, #0]
			setTimer(1, save_counterTimeSet*1000);
 800086a:	4b45      	ldr	r3, [pc, #276]	; (8000980 <fsm_automatic_runy+0x22c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000872:	fb02 f303 	mul.w	r3, r2, r3
 8000876:	4619      	mov	r1, r3
 8000878:	2001      	movs	r0, #1
 800087a:	f001 fae1 	bl	8001e40 <setTimer>
			number_clock2 = timer_counter[1]/100;
 800087e:	4b3a      	ldr	r3, [pc, #232]	; (8000968 <fsm_automatic_runy+0x214>)
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	4a3a      	ldr	r2, [pc, #232]	; (800096c <fsm_automatic_runy+0x218>)
 8000884:	fb82 1203 	smull	r1, r2, r2, r3
 8000888:	1152      	asrs	r2, r2, #5
 800088a:	17db      	asrs	r3, r3, #31
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	4a38      	ldr	r2, [pc, #224]	; (8000970 <fsm_automatic_runy+0x21c>)
 8000890:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[1] == 1){
 8000892:	4b39      	ldr	r3, [pc, #228]	; (8000978 <fsm_automatic_runy+0x224>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d15f      	bne.n	800095a <fsm_automatic_runy+0x206>
			InitLED();
 800089a:	f001 f88f 	bl	80019bc <InitLED>
			statusy = AUTO_YELLOWY;
 800089e:	4b31      	ldr	r3, [pc, #196]	; (8000964 <fsm_automatic_runy+0x210>)
 80008a0:	2208      	movs	r2, #8
 80008a2:	601a      	str	r2, [r3, #0]
			setTimer(1,2000);
 80008a4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80008a8:	2001      	movs	r0, #1
 80008aa:	f001 fac9 	bl	8001e40 <setTimer>
		}
		break;
 80008ae:	e054      	b.n	800095a <fsm_automatic_runy+0x206>
	case AUTO_YELLOWY:
		if(counterMode != 4){
 80008b0:	4b30      	ldr	r3, [pc, #192]	; (8000974 <fsm_automatic_runy+0x220>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b04      	cmp	r3, #4
 80008b6:	d002      	beq.n	80008be <fsm_automatic_runy+0x16a>
			DisplayYELLOWY();
 80008b8:	f001 f816 	bl	80018e8 <DisplayYELLOWY>
 80008bc:	e00a      	b.n	80008d4 <fsm_automatic_runy+0x180>
		}
		else{
			if(timer_flag[5] == 1){
 80008be:	4b2e      	ldr	r3, [pc, #184]	; (8000978 <fsm_automatic_runy+0x224>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d106      	bne.n	80008d4 <fsm_automatic_runy+0x180>
				DisplayMAN_YELLOWY();
 80008c6:	f001 f86f 	bl	80019a8 <DisplayMAN_YELLOWY>
				setTimer(5, 500);
 80008ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008ce:	2005      	movs	r0, #5
 80008d0:	f001 fab6 	bl	8001e40 <setTimer>
			}
		}
		SetMode();
 80008d4:	f7ff fc3a 	bl	800014c <SetMode>
		ChangeMode();
 80008d8:	f7ff fd1c 	bl	8000314 <ChangeMode>
		if(mode4_flag == 1){
 80008dc:	4b2a      	ldr	r3, [pc, #168]	; (8000988 <fsm_automatic_runy+0x234>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d116      	bne.n	8000912 <fsm_automatic_runy+0x1be>
			statusy = MAN_YELLOW;
 80008e4:	4b1f      	ldr	r3, [pc, #124]	; (8000964 <fsm_automatic_runy+0x210>)
 80008e6:	220b      	movs	r2, #11
 80008e8:	601a      	str	r2, [r3, #0]
			setTimer(1, save_counterTimeSet*1000);
 80008ea:	4b25      	ldr	r3, [pc, #148]	; (8000980 <fsm_automatic_runy+0x22c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008f2:	fb02 f303 	mul.w	r3, r2, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	2001      	movs	r0, #1
 80008fa:	f001 faa1 	bl	8001e40 <setTimer>
			number_clock2 = timer_counter[1]/100;
 80008fe:	4b1a      	ldr	r3, [pc, #104]	; (8000968 <fsm_automatic_runy+0x214>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	4a1a      	ldr	r2, [pc, #104]	; (800096c <fsm_automatic_runy+0x218>)
 8000904:	fb82 1203 	smull	r1, r2, r2, r3
 8000908:	1152      	asrs	r2, r2, #5
 800090a:	17db      	asrs	r3, r3, #31
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	4a18      	ldr	r2, [pc, #96]	; (8000970 <fsm_automatic_runy+0x21c>)
 8000910:	6013      	str	r3, [r2, #0]
		}
		if(timer_flag[1] == 1){
 8000912:	4b19      	ldr	r3, [pc, #100]	; (8000978 <fsm_automatic_runy+0x224>)
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d121      	bne.n	800095e <fsm_automatic_runy+0x20a>
			InitLED();
 800091a:	f001 f84f 	bl	80019bc <InitLED>
			statusy = AUTO_REDY;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <fsm_automatic_runy+0x210>)
 8000920:	2206      	movs	r2, #6
 8000922:	601a      	str	r2, [r3, #0]
			if(mode3_flag == 1){
 8000924:	4b17      	ldr	r3, [pc, #92]	; (8000984 <fsm_automatic_runy+0x230>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d10c      	bne.n	8000946 <fsm_automatic_runy+0x1f2>
				setTimer(1,save_counterTimeSet*1000 + 2000);
 800092c:	4b14      	ldr	r3, [pc, #80]	; (8000980 <fsm_automatic_runy+0x22c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000934:	fb02 f303 	mul.w	r3, r2, r3
 8000938:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800093c:	4619      	mov	r1, r3
 800093e:	2001      	movs	r0, #1
 8000940:	f001 fa7e 	bl	8001e40 <setTimer>
			}
			else{
				setTimer(1,5000);
			}
		}
		break;
 8000944:	e00b      	b.n	800095e <fsm_automatic_runy+0x20a>
				setTimer(1,5000);
 8000946:	f241 3188 	movw	r1, #5000	; 0x1388
 800094a:	2001      	movs	r0, #1
 800094c:	f001 fa78 	bl	8001e40 <setTimer>
		break;
 8000950:	e005      	b.n	800095e <fsm_automatic_runy+0x20a>
	default:
		break;
 8000952:	bf00      	nop
 8000954:	e004      	b.n	8000960 <fsm_automatic_runy+0x20c>
		break;
 8000956:	bf00      	nop
 8000958:	e002      	b.n	8000960 <fsm_automatic_runy+0x20c>
		break;
 800095a:	bf00      	nop
 800095c:	e000      	b.n	8000960 <fsm_automatic_runy+0x20c>
		break;
 800095e:	bf00      	nop
	}
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000040 	.word	0x20000040
 8000968:	200000c8 	.word	0x200000c8
 800096c:	51eb851f 	.word	0x51eb851f
 8000970:	2000004c 	.word	0x2000004c
 8000974:	20000054 	.word	0x20000054
 8000978:	200000f0 	.word	0x200000f0
 800097c:	2000002c 	.word	0x2000002c
 8000980:	20000038 	.word	0x20000038
 8000984:	20000030 	.word	0x20000030
 8000988:	20000034 	.word	0x20000034

0800098c <fsm_manual_run1>:

#include "fsm_manual.h"
#include "led_display.h"
#include "input_processing.h"
#include "fsm_automatic.h"
void fsm_manual_run1(void){
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	switch(statusx){
 8000990:	4b7d      	ldr	r3, [pc, #500]	; (8000b88 <fsm_manual_run1+0x1fc>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	3b09      	subs	r3, #9
 8000996:	2b03      	cmp	r3, #3
 8000998:	f200 80eb 	bhi.w	8000b72 <fsm_manual_run1+0x1e6>
 800099c:	a201      	add	r2, pc, #4	; (adr r2, 80009a4 <fsm_manual_run1+0x18>)
 800099e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a2:	bf00      	nop
 80009a4:	080009d1 	.word	0x080009d1
 80009a8:	08000a4b 	.word	0x08000a4b
 80009ac:	08000ad1 	.word	0x08000ad1
 80009b0:	080009b5 	.word	0x080009b5
	case NORMAL_MODE:
		if(counterMode == 2){
 80009b4:	4b75      	ldr	r3, [pc, #468]	; (8000b8c <fsm_manual_run1+0x200>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b02      	cmp	r3, #2
 80009ba:	f040 80dc 	bne.w	8000b76 <fsm_manual_run1+0x1ea>
			statusx = MAN_RED;
 80009be:	4b72      	ldr	r3, [pc, #456]	; (8000b88 <fsm_manual_run1+0x1fc>)
 80009c0:	2209      	movs	r2, #9
 80009c2:	601a      	str	r2, [r3, #0]
			setTimer(4, 500);
 80009c4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009c8:	2004      	movs	r0, #4
 80009ca:	f001 fa39 	bl	8001e40 <setTimer>
		}
		break;
 80009ce:	e0d2      	b.n	8000b76 <fsm_manual_run1+0x1ea>
	case MAN_RED:
		if(counterMode != 2){
 80009d0:	4b6e      	ldr	r3, [pc, #440]	; (8000b8c <fsm_manual_run1+0x200>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d002      	beq.n	80009de <fsm_manual_run1+0x52>
			DisplayREDX();
 80009d8:	f000 ff2e 	bl	8001838 <DisplayREDX>
 80009dc:	e00a      	b.n	80009f4 <fsm_manual_run1+0x68>
		}
		else{
			if(timer_flag[4] == 1){
 80009de:	4b6c      	ldr	r3, [pc, #432]	; (8000b90 <fsm_manual_run1+0x204>)
 80009e0:	691b      	ldr	r3, [r3, #16]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d106      	bne.n	80009f4 <fsm_manual_run1+0x68>
				DisplayMAN_REDX();
 80009e6:	f000 ffab 	bl	8001940 <DisplayMAN_REDX>
				setTimer(4, 500);
 80009ea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009ee:	2004      	movs	r0, #4
 80009f0:	f001 fa26 	bl	8001e40 <setTimer>
			}
		}
		if(timer_flag[0] == 1){
 80009f4:	4b66      	ldr	r3, [pc, #408]	; (8000b90 <fsm_manual_run1+0x204>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	f040 80be 	bne.w	8000b7a <fsm_manual_run1+0x1ee>
			InitLED();
 80009fe:	f000 ffdd 	bl	80019bc <InitLED>
			statusx = AUTO_GREENX;
 8000a02:	4b61      	ldr	r3, [pc, #388]	; (8000b88 <fsm_manual_run1+0x1fc>)
 8000a04:	2203      	movs	r2, #3
 8000a06:	601a      	str	r2, [r3, #0]
			if(mode2_flag == 1){
 8000a08:	4b62      	ldr	r3, [pc, #392]	; (8000b94 <fsm_manual_run1+0x208>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d10c      	bne.n	8000a2a <fsm_manual_run1+0x9e>
				setTimer(0,save_counterTimeSet*1000 - 2000);
 8000a10:	4b61      	ldr	r3, [pc, #388]	; (8000b98 <fsm_manual_run1+0x20c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a18:	fb02 f303 	mul.w	r3, r2, r3
 8000a1c:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8000a20:	4619      	mov	r1, r3
 8000a22:	2000      	movs	r0, #0
 8000a24:	f001 fa0c 	bl	8001e40 <setTimer>
 8000a28:	e004      	b.n	8000a34 <fsm_manual_run1+0xa8>
			}
			else{
				setTimer(0,3000);
 8000a2a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f001 fa06 	bl	8001e40 <setTimer>
			}
			number_clock1 = timer_counter[0]/100;
 8000a34:	4b59      	ldr	r3, [pc, #356]	; (8000b9c <fsm_manual_run1+0x210>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a59      	ldr	r2, [pc, #356]	; (8000ba0 <fsm_manual_run1+0x214>)
 8000a3a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a3e:	1152      	asrs	r2, r2, #5
 8000a40:	17db      	asrs	r3, r3, #31
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	4a57      	ldr	r2, [pc, #348]	; (8000ba4 <fsm_manual_run1+0x218>)
 8000a46:	6013      	str	r3, [r2, #0]
		}
		break;
 8000a48:	e097      	b.n	8000b7a <fsm_manual_run1+0x1ee>
	case MAN_GREEN:
		if(counterMode != 3){
 8000a4a:	4b50      	ldr	r3, [pc, #320]	; (8000b8c <fsm_manual_run1+0x200>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d002      	beq.n	8000a58 <fsm_manual_run1+0xcc>
					DisplayGREENX();
 8000a52:	f000 ff1d 	bl	8001890 <DisplayGREENX>
 8000a56:	e00a      	b.n	8000a6e <fsm_manual_run1+0xe2>
				}
		else{
			if(timer_flag[4] == 1){
 8000a58:	4b4d      	ldr	r3, [pc, #308]	; (8000b90 <fsm_manual_run1+0x204>)
 8000a5a:	691b      	ldr	r3, [r3, #16]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d106      	bne.n	8000a6e <fsm_manual_run1+0xe2>
				setTimer(4, 500);
 8000a60:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a64:	2004      	movs	r0, #4
 8000a66:	f001 f9eb 	bl	8001e40 <setTimer>
				DisplayMAN_GREENX();
 8000a6a:	f000 ff7d 	bl	8001968 <DisplayMAN_GREENX>
			}
		}
		if(timer_flag[0] == 1){
 8000a6e:	4b48      	ldr	r3, [pc, #288]	; (8000b90 <fsm_manual_run1+0x204>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	f040 8083 	bne.w	8000b7e <fsm_manual_run1+0x1f2>
			InitLED();
 8000a78:	f000 ffa0 	bl	80019bc <InitLED>
			statusx = AUTO_YELLOWX;
 8000a7c:	4b42      	ldr	r3, [pc, #264]	; (8000b88 <fsm_manual_run1+0x1fc>)
 8000a7e:	2204      	movs	r2, #4
 8000a80:	601a      	str	r2, [r3, #0]
			if(mode2_flag == 1){
 8000a82:	4b44      	ldr	r3, [pc, #272]	; (8000b94 <fsm_manual_run1+0x208>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d10e      	bne.n	8000aa8 <fsm_manual_run1+0x11c>
				if(save_counterTimeSet < 2){
 8000a8a:	4b43      	ldr	r3, [pc, #268]	; (8000b98 <fsm_manual_run1+0x20c>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	dc0f      	bgt.n	8000ab2 <fsm_manual_run1+0x126>
					setTimer(0,save_counterTimeSet*1000);
 8000a92:	4b41      	ldr	r3, [pc, #260]	; (8000b98 <fsm_manual_run1+0x20c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a9a:	fb02 f303 	mul.w	r3, r2, r3
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f001 f9cd 	bl	8001e40 <setTimer>
 8000aa6:	e004      	b.n	8000ab2 <fsm_manual_run1+0x126>
				}
			}
			else{
				setTimer(0,2000);
 8000aa8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000aac:	2000      	movs	r0, #0
 8000aae:	f001 f9c7 	bl	8001e40 <setTimer>
			}
			setTimer(2, 10);
 8000ab2:	210a      	movs	r1, #10
 8000ab4:	2002      	movs	r0, #2
 8000ab6:	f001 f9c3 	bl	8001e40 <setTimer>
			number_clock1 = timer_counter[0]/100;
 8000aba:	4b38      	ldr	r3, [pc, #224]	; (8000b9c <fsm_manual_run1+0x210>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a38      	ldr	r2, [pc, #224]	; (8000ba0 <fsm_manual_run1+0x214>)
 8000ac0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ac4:	1152      	asrs	r2, r2, #5
 8000ac6:	17db      	asrs	r3, r3, #31
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	4a36      	ldr	r2, [pc, #216]	; (8000ba4 <fsm_manual_run1+0x218>)
 8000acc:	6013      	str	r3, [r2, #0]
		}
		break;
 8000ace:	e056      	b.n	8000b7e <fsm_manual_run1+0x1f2>
	case MAN_YELLOW:
		if(counterMode != 4){
 8000ad0:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <fsm_manual_run1+0x200>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b04      	cmp	r3, #4
 8000ad6:	d002      	beq.n	8000ade <fsm_manual_run1+0x152>
			DisplayYELLOWX();
 8000ad8:	f000 fec4 	bl	8001864 <DisplayYELLOWX>
 8000adc:	e00a      	b.n	8000af4 <fsm_manual_run1+0x168>
		}
		else{
			if(timer_flag[4] == 1){
 8000ade:	4b2c      	ldr	r3, [pc, #176]	; (8000b90 <fsm_manual_run1+0x204>)
 8000ae0:	691b      	ldr	r3, [r3, #16]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d106      	bne.n	8000af4 <fsm_manual_run1+0x168>
				setTimer(4, 500);
 8000ae6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000aea:	2004      	movs	r0, #4
 8000aec:	f001 f9a8 	bl	8001e40 <setTimer>
				DisplayMAN_YELLOWX();
 8000af0:	f000 ff50 	bl	8001994 <DisplayMAN_YELLOWX>
			}
		}
		if(timer_flag[0] == 1){
 8000af4:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <fsm_manual_run1+0x204>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d142      	bne.n	8000b82 <fsm_manual_run1+0x1f6>
			InitLED();
 8000afc:	f000 ff5e 	bl	80019bc <InitLED>
			statusx = AUTO_REDX;
 8000b00:	4b21      	ldr	r3, [pc, #132]	; (8000b88 <fsm_manual_run1+0x1fc>)
 8000b02:	2202      	movs	r2, #2
 8000b04:	601a      	str	r2, [r3, #0]
			if(mode3_flag == 1){
 8000b06:	4b28      	ldr	r3, [pc, #160]	; (8000ba8 <fsm_manual_run1+0x21c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d10c      	bne.n	8000b28 <fsm_manual_run1+0x19c>
				setTimer(0,save_counterTimeSet*1000 + 2000);
 8000b0e:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <fsm_manual_run1+0x20c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b16:	fb02 f303 	mul.w	r3, r2, r3
 8000b1a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000b1e:	4619      	mov	r1, r3
 8000b20:	2000      	movs	r0, #0
 8000b22:	f001 f98d 	bl	8001e40 <setTimer>
 8000b26:	e015      	b.n	8000b54 <fsm_manual_run1+0x1c8>
			}
			else if(mode4_flag == 1){
 8000b28:	4b20      	ldr	r3, [pc, #128]	; (8000bac <fsm_manual_run1+0x220>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d10c      	bne.n	8000b4a <fsm_manual_run1+0x1be>
				setTimer(0,save_counterTimeSet*1000 + 3000);
 8000b30:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <fsm_manual_run1+0x20c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b38:	fb02 f303 	mul.w	r3, r2, r3
 8000b3c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8000b40:	4619      	mov	r1, r3
 8000b42:	2000      	movs	r0, #0
 8000b44:	f001 f97c 	bl	8001e40 <setTimer>
 8000b48:	e004      	b.n	8000b54 <fsm_manual_run1+0x1c8>
			}
			else{
				setTimer(0,5000);
 8000b4a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f001 f976 	bl	8001e40 <setTimer>
			}
			setTimer(2, 10);
 8000b54:	210a      	movs	r1, #10
 8000b56:	2002      	movs	r0, #2
 8000b58:	f001 f972 	bl	8001e40 <setTimer>
			number_clock1 = timer_counter[0]/100;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <fsm_manual_run1+0x210>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0f      	ldr	r2, [pc, #60]	; (8000ba0 <fsm_manual_run1+0x214>)
 8000b62:	fb82 1203 	smull	r1, r2, r2, r3
 8000b66:	1152      	asrs	r2, r2, #5
 8000b68:	17db      	asrs	r3, r3, #31
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ba4 <fsm_manual_run1+0x218>)
 8000b6e:	6013      	str	r3, [r2, #0]
		}
		break;
 8000b70:	e007      	b.n	8000b82 <fsm_manual_run1+0x1f6>
	default:
		break;
 8000b72:	bf00      	nop
 8000b74:	e006      	b.n	8000b84 <fsm_manual_run1+0x1f8>
		break;
 8000b76:	bf00      	nop
 8000b78:	e004      	b.n	8000b84 <fsm_manual_run1+0x1f8>
		break;
 8000b7a:	bf00      	nop
 8000b7c:	e002      	b.n	8000b84 <fsm_manual_run1+0x1f8>
		break;
 8000b7e:	bf00      	nop
 8000b80:	e000      	b.n	8000b84 <fsm_manual_run1+0x1f8>
		break;
 8000b82:	bf00      	nop
	}
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	2000003c 	.word	0x2000003c
 8000b8c:	20000054 	.word	0x20000054
 8000b90:	200000f0 	.word	0x200000f0
 8000b94:	2000002c 	.word	0x2000002c
 8000b98:	20000038 	.word	0x20000038
 8000b9c:	200000c8 	.word	0x200000c8
 8000ba0:	51eb851f 	.word	0x51eb851f
 8000ba4:	20000048 	.word	0x20000048
 8000ba8:	20000030 	.word	0x20000030
 8000bac:	20000034 	.word	0x20000034

08000bb0 <fsm_manual_run2>:
void fsm_manual_run2(void){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	switch(statusy){
 8000bb4:	4b80      	ldr	r3, [pc, #512]	; (8000db8 <fsm_manual_run2+0x208>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	3b09      	subs	r3, #9
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	f200 80f0 	bhi.w	8000da0 <fsm_manual_run2+0x1f0>
 8000bc0:	a201      	add	r2, pc, #4	; (adr r2, 8000bc8 <fsm_manual_run2+0x18>)
 8000bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc6:	bf00      	nop
 8000bc8:	08000bf5 	.word	0x08000bf5
 8000bcc:	08000c6f 	.word	0x08000c6f
 8000bd0:	08000cf5 	.word	0x08000cf5
 8000bd4:	08000bd9 	.word	0x08000bd9
	case NORMAL_MODE:
		if(counterMode == 2){
 8000bd8:	4b78      	ldr	r3, [pc, #480]	; (8000dbc <fsm_manual_run2+0x20c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	f040 80e1 	bne.w	8000da4 <fsm_manual_run2+0x1f4>
			statusy = MAN_RED;
 8000be2:	4b75      	ldr	r3, [pc, #468]	; (8000db8 <fsm_manual_run2+0x208>)
 8000be4:	2209      	movs	r2, #9
 8000be6:	601a      	str	r2, [r3, #0]
			setTimer(5, 500);
 8000be8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bec:	2005      	movs	r0, #5
 8000bee:	f001 f927 	bl	8001e40 <setTimer>
		}
		break;
 8000bf2:	e0d7      	b.n	8000da4 <fsm_manual_run2+0x1f4>
	case MAN_RED:
		if(counterMode != 2){
 8000bf4:	4b71      	ldr	r3, [pc, #452]	; (8000dbc <fsm_manual_run2+0x20c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d002      	beq.n	8000c02 <fsm_manual_run2+0x52>
			DisplayREDY();
 8000bfc:	f000 fe5e 	bl	80018bc <DisplayREDY>
 8000c00:	e00a      	b.n	8000c18 <fsm_manual_run2+0x68>
		}
		else{
			if(timer_flag[5] == 1){
 8000c02:	4b6f      	ldr	r3, [pc, #444]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d106      	bne.n	8000c18 <fsm_manual_run2+0x68>
				DisplayMAN_REDY();
 8000c0a:	f000 fea3 	bl	8001954 <DisplayMAN_REDY>
				setTimer(5, 500);
 8000c0e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c12:	2005      	movs	r0, #5
 8000c14:	f001 f914 	bl	8001e40 <setTimer>
			}
		}
		if(timer_flag[1] == 1){
 8000c18:	4b69      	ldr	r3, [pc, #420]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	f040 80c3 	bne.w	8000da8 <fsm_manual_run2+0x1f8>
			InitLED();
 8000c22:	f000 fecb 	bl	80019bc <InitLED>
			statusy = AUTO_GREENY;
 8000c26:	4b64      	ldr	r3, [pc, #400]	; (8000db8 <fsm_manual_run2+0x208>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
			if(mode2_flag == 1){
 8000c2c:	4b65      	ldr	r3, [pc, #404]	; (8000dc4 <fsm_manual_run2+0x214>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d10c      	bne.n	8000c4e <fsm_manual_run2+0x9e>
				setTimer(1,save_counterTimeSet*1000 - 2000);
 8000c34:	4b64      	ldr	r3, [pc, #400]	; (8000dc8 <fsm_manual_run2+0x218>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c3c:	fb02 f303 	mul.w	r3, r2, r3
 8000c40:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8000c44:	4619      	mov	r1, r3
 8000c46:	2001      	movs	r0, #1
 8000c48:	f001 f8fa 	bl	8001e40 <setTimer>
 8000c4c:	e004      	b.n	8000c58 <fsm_manual_run2+0xa8>
			}
			else{
				setTimer(1,3000);
 8000c4e:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000c52:	2001      	movs	r0, #1
 8000c54:	f001 f8f4 	bl	8001e40 <setTimer>
			}
			number_clock2 = timer_counter[1]/100;
 8000c58:	4b5c      	ldr	r3, [pc, #368]	; (8000dcc <fsm_manual_run2+0x21c>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	4a5c      	ldr	r2, [pc, #368]	; (8000dd0 <fsm_manual_run2+0x220>)
 8000c5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c62:	1152      	asrs	r2, r2, #5
 8000c64:	17db      	asrs	r3, r3, #31
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	4a5a      	ldr	r2, [pc, #360]	; (8000dd4 <fsm_manual_run2+0x224>)
 8000c6a:	6013      	str	r3, [r2, #0]
		}
		break;
 8000c6c:	e09c      	b.n	8000da8 <fsm_manual_run2+0x1f8>
	case MAN_GREEN:
		if(counterMode != 3){
 8000c6e:	4b53      	ldr	r3, [pc, #332]	; (8000dbc <fsm_manual_run2+0x20c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2b03      	cmp	r3, #3
 8000c74:	d002      	beq.n	8000c7c <fsm_manual_run2+0xcc>
			DisplayGREENY();
 8000c76:	f000 fe4d 	bl	8001914 <DisplayGREENY>
 8000c7a:	e00a      	b.n	8000c92 <fsm_manual_run2+0xe2>
		}
		else{
			if(timer_flag[5] == 1){
 8000c7c:	4b50      	ldr	r3, [pc, #320]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000c7e:	695b      	ldr	r3, [r3, #20]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d106      	bne.n	8000c92 <fsm_manual_run2+0xe2>
				DisplayMAN_GREENY();
 8000c84:	f000 fe7a 	bl	800197c <DisplayMAN_GREENY>
				setTimer(5, 500);
 8000c88:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c8c:	2005      	movs	r0, #5
 8000c8e:	f001 f8d7 	bl	8001e40 <setTimer>
			}
		}
		if(timer_flag[1] == 1){
 8000c92:	4b4b      	ldr	r3, [pc, #300]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	f040 8088 	bne.w	8000dac <fsm_manual_run2+0x1fc>
			InitLED();
 8000c9c:	f000 fe8e 	bl	80019bc <InitLED>
			statusy = AUTO_YELLOWY;
 8000ca0:	4b45      	ldr	r3, [pc, #276]	; (8000db8 <fsm_manual_run2+0x208>)
 8000ca2:	2208      	movs	r2, #8
 8000ca4:	601a      	str	r2, [r3, #0]
			if(mode2_flag == 1){
 8000ca6:	4b47      	ldr	r3, [pc, #284]	; (8000dc4 <fsm_manual_run2+0x214>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d10e      	bne.n	8000ccc <fsm_manual_run2+0x11c>
				if(save_counterTimeSet < 2){
 8000cae:	4b46      	ldr	r3, [pc, #280]	; (8000dc8 <fsm_manual_run2+0x218>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	dc0f      	bgt.n	8000cd6 <fsm_manual_run2+0x126>
					setTimer(1,save_counterTimeSet*1000);
 8000cb6:	4b44      	ldr	r3, [pc, #272]	; (8000dc8 <fsm_manual_run2+0x218>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cbe:	fb02 f303 	mul.w	r3, r2, r3
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	f001 f8bb 	bl	8001e40 <setTimer>
 8000cca:	e004      	b.n	8000cd6 <fsm_manual_run2+0x126>
				}
			}
			else{
				setTimer(1,2000);
 8000ccc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f001 f8b5 	bl	8001e40 <setTimer>
			}
			setTimer(3, 10);
 8000cd6:	210a      	movs	r1, #10
 8000cd8:	2003      	movs	r0, #3
 8000cda:	f001 f8b1 	bl	8001e40 <setTimer>
			number_clock2 = timer_counter[1]/100;
 8000cde:	4b3b      	ldr	r3, [pc, #236]	; (8000dcc <fsm_manual_run2+0x21c>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	4a3b      	ldr	r2, [pc, #236]	; (8000dd0 <fsm_manual_run2+0x220>)
 8000ce4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ce8:	1152      	asrs	r2, r2, #5
 8000cea:	17db      	asrs	r3, r3, #31
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	4a39      	ldr	r2, [pc, #228]	; (8000dd4 <fsm_manual_run2+0x224>)
 8000cf0:	6013      	str	r3, [r2, #0]
		}
		break;
 8000cf2:	e05b      	b.n	8000dac <fsm_manual_run2+0x1fc>
	case MAN_YELLOW:
		if(counterMode != 4){
 8000cf4:	4b31      	ldr	r3, [pc, #196]	; (8000dbc <fsm_manual_run2+0x20c>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	d002      	beq.n	8000d02 <fsm_manual_run2+0x152>
			DisplayYELLOWY();
 8000cfc:	f000 fdf4 	bl	80018e8 <DisplayYELLOWY>
 8000d00:	e00a      	b.n	8000d18 <fsm_manual_run2+0x168>
		}
		else{
			if(timer_flag[5] == 1){
 8000d02:	4b2f      	ldr	r3, [pc, #188]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d106      	bne.n	8000d18 <fsm_manual_run2+0x168>
				DisplayMAN_YELLOWY();
 8000d0a:	f000 fe4d 	bl	80019a8 <DisplayMAN_YELLOWY>
				setTimer(5, 500);
 8000d0e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d12:	2005      	movs	r0, #5
 8000d14:	f001 f894 	bl	8001e40 <setTimer>
			}
		}
		if(timer_flag[1] == 1){
 8000d18:	4b29      	ldr	r3, [pc, #164]	; (8000dc0 <fsm_manual_run2+0x210>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d147      	bne.n	8000db0 <fsm_manual_run2+0x200>
			InitLED();
 8000d20:	f000 fe4c 	bl	80019bc <InitLED>
			statusy = AUTO_REDY;
 8000d24:	4b24      	ldr	r3, [pc, #144]	; (8000db8 <fsm_manual_run2+0x208>)
 8000d26:	2206      	movs	r2, #6
 8000d28:	601a      	str	r2, [r3, #0]
			InitLED();
 8000d2a:	f000 fe47 	bl	80019bc <InitLED>
			statusy = AUTO_REDY;
 8000d2e:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <fsm_manual_run2+0x208>)
 8000d30:	2206      	movs	r2, #6
 8000d32:	601a      	str	r2, [r3, #0]
			if(mode3_flag == 1){
 8000d34:	4b28      	ldr	r3, [pc, #160]	; (8000dd8 <fsm_manual_run2+0x228>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d10c      	bne.n	8000d56 <fsm_manual_run2+0x1a6>
				setTimer(1,save_counterTimeSet*1000 + 2000);
 8000d3c:	4b22      	ldr	r3, [pc, #136]	; (8000dc8 <fsm_manual_run2+0x218>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d44:	fb02 f303 	mul.w	r3, r2, r3
 8000d48:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	f001 f876 	bl	8001e40 <setTimer>
 8000d54:	e015      	b.n	8000d82 <fsm_manual_run2+0x1d2>
			}
			else if(mode4_flag == 1){
 8000d56:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <fsm_manual_run2+0x22c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d10c      	bne.n	8000d78 <fsm_manual_run2+0x1c8>
				setTimer(1,save_counterTimeSet*1000 + 3000);
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <fsm_manual_run2+0x218>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d66:	fb02 f303 	mul.w	r3, r2, r3
 8000d6a:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8000d6e:	4619      	mov	r1, r3
 8000d70:	2001      	movs	r0, #1
 8000d72:	f001 f865 	bl	8001e40 <setTimer>
 8000d76:	e004      	b.n	8000d82 <fsm_manual_run2+0x1d2>
			}
			else{
				setTimer(1,5000);
 8000d78:	f241 3188 	movw	r1, #5000	; 0x1388
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f001 f85f 	bl	8001e40 <setTimer>
			}
			setTimer(3, 10);
 8000d82:	210a      	movs	r1, #10
 8000d84:	2003      	movs	r0, #3
 8000d86:	f001 f85b 	bl	8001e40 <setTimer>
			number_clock2 = timer_counter[1]/100;
 8000d8a:	4b10      	ldr	r3, [pc, #64]	; (8000dcc <fsm_manual_run2+0x21c>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	4a10      	ldr	r2, [pc, #64]	; (8000dd0 <fsm_manual_run2+0x220>)
 8000d90:	fb82 1203 	smull	r1, r2, r2, r3
 8000d94:	1152      	asrs	r2, r2, #5
 8000d96:	17db      	asrs	r3, r3, #31
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	4a0e      	ldr	r2, [pc, #56]	; (8000dd4 <fsm_manual_run2+0x224>)
 8000d9c:	6013      	str	r3, [r2, #0]
		}
		break;
 8000d9e:	e007      	b.n	8000db0 <fsm_manual_run2+0x200>
	default:
		break;
 8000da0:	bf00      	nop
 8000da2:	e006      	b.n	8000db2 <fsm_manual_run2+0x202>
		break;
 8000da4:	bf00      	nop
 8000da6:	e004      	b.n	8000db2 <fsm_manual_run2+0x202>
		break;
 8000da8:	bf00      	nop
 8000daa:	e002      	b.n	8000db2 <fsm_manual_run2+0x202>
		break;
 8000dac:	bf00      	nop
 8000dae:	e000      	b.n	8000db2 <fsm_manual_run2+0x202>
		break;
 8000db0:	bf00      	nop
	}
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000040 	.word	0x20000040
 8000dbc:	20000054 	.word	0x20000054
 8000dc0:	200000f0 	.word	0x200000f0
 8000dc4:	2000002c 	.word	0x2000002c
 8000dc8:	20000038 	.word	0x20000038
 8000dcc:	200000c8 	.word	0x200000c8
 8000dd0:	51eb851f 	.word	0x51eb851f
 8000dd4:	2000004c 	.word	0x2000004c
 8000dd8:	20000030 	.word	0x20000030
 8000ddc:	20000034 	.word	0x20000034

08000de0 <fsm_for_input_processing1>:
enum ButtonState buttonState1 = BUTTON_RELEASED;
enum ButtonState buttonState2 = BUTTON_RELEASED;
enum ButtonState buttonState3 = BUTTON_RELEASED;
int counterMode = 0;
int counterTimeSet = 0;
void fsm_for_input_processing1(void){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	switch(buttonState1){
 8000de4:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <fsm_for_input_processing1+0x9c>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d035      	beq.n	8000e58 <fsm_for_input_processing1+0x78>
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	dc42      	bgt.n	8000e76 <fsm_for_input_processing1+0x96>
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d002      	beq.n	8000dfa <fsm_for_input_processing1+0x1a>
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d01b      	beq.n	8000e30 <fsm_for_input_processing1+0x50>
			if(!is_button_pressed(0)){
				buttonState1 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000df8:	e03d      	b.n	8000e76 <fsm_for_input_processing1+0x96>
			if(is_button_pressed(0)){
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 f9d4 	bl	80011a8 <is_button_pressed>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d032      	beq.n	8000e6c <fsm_for_input_processing1+0x8c>
				buttonState1 = BUTTON_PRESSED ;
 8000e06:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <fsm_for_input_processing1+0x9c>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	701a      	strb	r2, [r3, #0]
				if(ProcessButton1() == 1){
 8000e0c:	f000 f8d6 	bl	8000fbc <ProcessButton1>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d12a      	bne.n	8000e6c <fsm_for_input_processing1+0x8c>
					  counterMode++;
 8000e16:	4b1a      	ldr	r3, [pc, #104]	; (8000e80 <fsm_for_input_processing1+0xa0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	4a18      	ldr	r2, [pc, #96]	; (8000e80 <fsm_for_input_processing1+0xa0>)
 8000e1e:	6013      	str	r3, [r2, #0]
					  if(counterMode > 4){
 8000e20:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <fsm_for_input_processing1+0xa0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b04      	cmp	r3, #4
 8000e26:	dd21      	ble.n	8000e6c <fsm_for_input_processing1+0x8c>
						  counterMode = 1;
 8000e28:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <fsm_for_input_processing1+0xa0>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]
		break;
 8000e2e:	e01d      	b.n	8000e6c <fsm_for_input_processing1+0x8c>
			if(!is_button_pressed(0)){
 8000e30:	2000      	movs	r0, #0
 8000e32:	f000 f9b9 	bl	80011a8 <is_button_pressed>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d103      	bne.n	8000e44 <fsm_for_input_processing1+0x64>
				buttonState1 = BUTTON_RELEASED;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <fsm_for_input_processing1+0x9c>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
		break;
 8000e42:	e015      	b.n	8000e70 <fsm_for_input_processing1+0x90>
				if(is_button_pressed_1s(0) == 1){
 8000e44:	2000      	movs	r0, #0
 8000e46:	f000 f9c9 	bl	80011dc <is_button_pressed_1s>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d10f      	bne.n	8000e70 <fsm_for_input_processing1+0x90>
					buttonState1 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000e50:	4b0a      	ldr	r3, [pc, #40]	; (8000e7c <fsm_for_input_processing1+0x9c>)
 8000e52:	2202      	movs	r2, #2
 8000e54:	701a      	strb	r2, [r3, #0]
		break;
 8000e56:	e00b      	b.n	8000e70 <fsm_for_input_processing1+0x90>
			if(!is_button_pressed(0)){
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f000 f9a5 	bl	80011a8 <is_button_pressed>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d107      	bne.n	8000e74 <fsm_for_input_processing1+0x94>
				buttonState1 = BUTTON_RELEASED;
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <fsm_for_input_processing1+0x9c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
		break;
 8000e6a:	e003      	b.n	8000e74 <fsm_for_input_processing1+0x94>
		break;
 8000e6c:	bf00      	nop
 8000e6e:	e002      	b.n	8000e76 <fsm_for_input_processing1+0x96>
		break;
 8000e70:	bf00      	nop
 8000e72:	e000      	b.n	8000e76 <fsm_for_input_processing1+0x96>
		break;
 8000e74:	bf00      	nop
	}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000050 	.word	0x20000050
 8000e80:	20000054 	.word	0x20000054

08000e84 <fsm_for_input_processing2>:
void fsm_for_input_processing2(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	switch(buttonState2){
 8000e88:	4b25      	ldr	r3, [pc, #148]	; (8000f20 <fsm_for_input_processing2+0x9c>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d035      	beq.n	8000efc <fsm_for_input_processing2+0x78>
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	dc42      	bgt.n	8000f1a <fsm_for_input_processing2+0x96>
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <fsm_for_input_processing2+0x1a>
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d01b      	beq.n	8000ed4 <fsm_for_input_processing2+0x50>
			if(!is_button_pressed(1)){
				buttonState2 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000e9c:	e03d      	b.n	8000f1a <fsm_for_input_processing2+0x96>
			if(is_button_pressed(1)){
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	f000 f982 	bl	80011a8 <is_button_pressed>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d032      	beq.n	8000f10 <fsm_for_input_processing2+0x8c>
				buttonState2 = BUTTON_PRESSED ;
 8000eaa:	4b1d      	ldr	r3, [pc, #116]	; (8000f20 <fsm_for_input_processing2+0x9c>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
				if(ProcessButton2() == 1){
 8000eb0:	f000 f8a2 	bl	8000ff8 <ProcessButton2>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d12a      	bne.n	8000f10 <fsm_for_input_processing2+0x8c>
					  counterTimeSet++;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	; (8000f24 <fsm_for_input_processing2+0xa0>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	4a18      	ldr	r2, [pc, #96]	; (8000f24 <fsm_for_input_processing2+0xa0>)
 8000ec2:	6013      	str	r3, [r2, #0]
					  if(counterTimeSet > 99){
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <fsm_for_input_processing2+0xa0>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b63      	cmp	r3, #99	; 0x63
 8000eca:	dd21      	ble.n	8000f10 <fsm_for_input_processing2+0x8c>
						  counterTimeSet = 0;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <fsm_for_input_processing2+0xa0>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
		break;
 8000ed2:	e01d      	b.n	8000f10 <fsm_for_input_processing2+0x8c>
			if(!is_button_pressed(1)){
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f000 f967 	bl	80011a8 <is_button_pressed>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d103      	bne.n	8000ee8 <fsm_for_input_processing2+0x64>
				buttonState2 = BUTTON_RELEASED;
 8000ee0:	4b0f      	ldr	r3, [pc, #60]	; (8000f20 <fsm_for_input_processing2+0x9c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
		break;
 8000ee6:	e015      	b.n	8000f14 <fsm_for_input_processing2+0x90>
				if(is_button_pressed_1s(1) == 1){
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f000 f977 	bl	80011dc <is_button_pressed_1s>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d10f      	bne.n	8000f14 <fsm_for_input_processing2+0x90>
					buttonState2 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ef4:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <fsm_for_input_processing2+0x9c>)
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	701a      	strb	r2, [r3, #0]
		break;
 8000efa:	e00b      	b.n	8000f14 <fsm_for_input_processing2+0x90>
			if(!is_button_pressed(1)){
 8000efc:	2001      	movs	r0, #1
 8000efe:	f000 f953 	bl	80011a8 <is_button_pressed>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d107      	bne.n	8000f18 <fsm_for_input_processing2+0x94>
				buttonState2 = BUTTON_RELEASED;
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <fsm_for_input_processing2+0x9c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]
		break;
 8000f0e:	e003      	b.n	8000f18 <fsm_for_input_processing2+0x94>
		break;
 8000f10:	bf00      	nop
 8000f12:	e002      	b.n	8000f1a <fsm_for_input_processing2+0x96>
		break;
 8000f14:	bf00      	nop
 8000f16:	e000      	b.n	8000f1a <fsm_for_input_processing2+0x96>
		break;
 8000f18:	bf00      	nop
	}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000051 	.word	0x20000051
 8000f24:	20000058 	.word	0x20000058

08000f28 <fsm_for_input_processing3>:
void fsm_for_input_processing3(void){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	switch(buttonState3){
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <fsm_for_input_processing3+0x78>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d024      	beq.n	8000f7e <fsm_for_input_processing3+0x56>
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	dc31      	bgt.n	8000f9c <fsm_for_input_processing3+0x74>
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d002      	beq.n	8000f42 <fsm_for_input_processing3+0x1a>
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d00a      	beq.n	8000f56 <fsm_for_input_processing3+0x2e>
			if(!is_button_pressed(2)){
				buttonState3 = BUTTON_RELEASED;
			}
		break;
		}
	}
 8000f40:	e02c      	b.n	8000f9c <fsm_for_input_processing3+0x74>
			if(is_button_pressed(2)){
 8000f42:	2002      	movs	r0, #2
 8000f44:	f000 f930 	bl	80011a8 <is_button_pressed>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d021      	beq.n	8000f92 <fsm_for_input_processing3+0x6a>
				buttonState3 = BUTTON_PRESSED ;
 8000f4e:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <fsm_for_input_processing3+0x78>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	701a      	strb	r2, [r3, #0]
		break;
 8000f54:	e01d      	b.n	8000f92 <fsm_for_input_processing3+0x6a>
			if(!is_button_pressed(2)){
 8000f56:	2002      	movs	r0, #2
 8000f58:	f000 f926 	bl	80011a8 <is_button_pressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d103      	bne.n	8000f6a <fsm_for_input_processing3+0x42>
				buttonState3 = BUTTON_RELEASED;
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <fsm_for_input_processing3+0x78>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
		break;
 8000f68:	e015      	b.n	8000f96 <fsm_for_input_processing3+0x6e>
				if(is_button_pressed_1s(2) == 1){
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	f000 f936 	bl	80011dc <is_button_pressed_1s>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d10f      	bne.n	8000f96 <fsm_for_input_processing3+0x6e>
					buttonState3 = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000f76:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <fsm_for_input_processing3+0x78>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	701a      	strb	r2, [r3, #0]
		break;
 8000f7c:	e00b      	b.n	8000f96 <fsm_for_input_processing3+0x6e>
			if(!is_button_pressed(2)){
 8000f7e:	2002      	movs	r0, #2
 8000f80:	f000 f912 	bl	80011a8 <is_button_pressed>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d107      	bne.n	8000f9a <fsm_for_input_processing3+0x72>
				buttonState3 = BUTTON_RELEASED;
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <fsm_for_input_processing3+0x78>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
		break;
 8000f90:	e003      	b.n	8000f9a <fsm_for_input_processing3+0x72>
		break;
 8000f92:	bf00      	nop
 8000f94:	e002      	b.n	8000f9c <fsm_for_input_processing3+0x74>
		break;
 8000f96:	bf00      	nop
 8000f98:	e000      	b.n	8000f9c <fsm_for_input_processing3+0x74>
		break;
 8000f9a:	bf00      	nop
	}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000052 	.word	0x20000052

08000fa4 <Button1Run>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;
void Button1Run(void){
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
 	button1_flag = 1;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <Button1Run+0x14>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	601a      	str	r2, [r3, #0]
 }
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000074 	.word	0x20000074

08000fbc <ProcessButton1>:
int ProcessButton1(void){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	 if(button1_flag == 1){
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <ProcessButton1+0x20>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d104      	bne.n	8000fd2 <ProcessButton1+0x16>
		 button1_flag = 0;
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <ProcessButton1+0x20>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
		 return 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <ProcessButton1+0x18>
	 }
	 return 0;
 8000fd2:	2300      	movs	r3, #0
 }
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr
 8000fdc:	20000074 	.word	0x20000074

08000fe0 <Button2Run>:
void Button2Run(void){
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
 	button2_flag = 1;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <Button2Run+0x14>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	601a      	str	r2, [r3, #0]
 }
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000078 	.word	0x20000078

08000ff8 <ProcessButton2>:
int ProcessButton2(void){
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
	 if(button2_flag == 1){
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <ProcessButton2+0x20>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d104      	bne.n	800100e <ProcessButton2+0x16>
		 button2_flag = 0;
 8001004:	4b04      	ldr	r3, [pc, #16]	; (8001018 <ProcessButton2+0x20>)
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
		 return 1;
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <ProcessButton2+0x18>
	 }
	 return 0;
 800100e:	2300      	movs	r3, #0
 }
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	20000078 	.word	0x20000078

0800101c <Button3Run>:
void Button3Run(void){
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
 	button3_flag = 1;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <Button3Run+0x14>)
 8001022:	2201      	movs	r2, #1
 8001024:	601a      	str	r2, [r3, #0]
 }
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	2000007c 	.word	0x2000007c

08001034 <ProcessButton3>:
int ProcessButton3(void){
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
	 if(button3_flag == 1){
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <ProcessButton3+0x20>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d104      	bne.n	800104a <ProcessButton3+0x16>
		 button3_flag = 0;
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <ProcessButton3+0x20>)
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
		 return 1;
 8001046:	2301      	movs	r3, #1
 8001048:	e000      	b.n	800104c <ProcessButton3+0x18>
	 }
	 return 0;
 800104a:	2300      	movs	r3, #0
 }
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr
 8001054:	2000007c 	.word	0x2000007c

08001058 <button_reading>:
void button_reading(void){
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	 for(unsigned char i = 0;i < N0_OF_BUTTONS;i++){
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
 8001062:	e08b      	b.n	800117c <button_reading+0x124>
		 debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8001064:	79fa      	ldrb	r2, [r7, #7]
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4949      	ldr	r1, [pc, #292]	; (8001190 <button_reading+0x138>)
 800106a:	5c89      	ldrb	r1, [r1, r2]
 800106c:	4a49      	ldr	r2, [pc, #292]	; (8001194 <button_reading+0x13c>)
 800106e:	54d1      	strb	r1, [r2, r3]
		 if(i == 0){
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d108      	bne.n	8001088 <button_reading+0x30>
		 debounceButtonBuffer1[0] = HAL_GPIO_ReadPin(Button_GPIO_Port,Button_Pin);
 8001076:	2101      	movs	r1, #1
 8001078:	4847      	ldr	r0, [pc, #284]	; (8001198 <button_reading+0x140>)
 800107a:	f001 fa53 	bl	8002524 <HAL_GPIO_ReadPin>
 800107e:	4603      	mov	r3, r0
 8001080:	461a      	mov	r2, r3
 8001082:	4b43      	ldr	r3, [pc, #268]	; (8001190 <button_reading+0x138>)
 8001084:	701a      	strb	r2, [r3, #0]
 8001086:	e016      	b.n	80010b6 <button_reading+0x5e>
		 }
		 else if(i == 1){
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d108      	bne.n	80010a0 <button_reading+0x48>
		 debounceButtonBuffer1[1] = HAL_GPIO_ReadPin(Button1_GPIO_Port,Button1_Pin);
 800108e:	2102      	movs	r1, #2
 8001090:	4841      	ldr	r0, [pc, #260]	; (8001198 <button_reading+0x140>)
 8001092:	f001 fa47 	bl	8002524 <HAL_GPIO_ReadPin>
 8001096:	4603      	mov	r3, r0
 8001098:	461a      	mov	r2, r3
 800109a:	4b3d      	ldr	r3, [pc, #244]	; (8001190 <button_reading+0x138>)
 800109c:	705a      	strb	r2, [r3, #1]
 800109e:	e00a      	b.n	80010b6 <button_reading+0x5e>
		 }
		 else if(i == 2){
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d107      	bne.n	80010b6 <button_reading+0x5e>
		 debounceButtonBuffer1[2] = HAL_GPIO_ReadPin(Button2_GPIO_Port,Button2_Pin);
 80010a6:	2104      	movs	r1, #4
 80010a8:	483b      	ldr	r0, [pc, #236]	; (8001198 <button_reading+0x140>)
 80010aa:	f001 fa3b 	bl	8002524 <HAL_GPIO_ReadPin>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b37      	ldr	r3, [pc, #220]	; (8001190 <button_reading+0x138>)
 80010b4:	709a      	strb	r2, [r3, #2]
		 }
		 if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	4a35      	ldr	r2, [pc, #212]	; (8001190 <button_reading+0x138>)
 80010ba:	5cd2      	ldrb	r2, [r2, r3]
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	4935      	ldr	r1, [pc, #212]	; (8001194 <button_reading+0x13c>)
 80010c0:	5ccb      	ldrb	r3, [r1, r3]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d14e      	bne.n	8001164 <button_reading+0x10c>
			 buttonBuffer[i] = debounceButtonBuffer1[i];
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	4931      	ldr	r1, [pc, #196]	; (8001190 <button_reading+0x138>)
 80010cc:	5c89      	ldrb	r1, [r1, r2]
 80010ce:	4a33      	ldr	r2, [pc, #204]	; (800119c <button_reading+0x144>)
 80010d0:	54d1      	strb	r1, [r2, r3]
		 	 if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4a31      	ldr	r2, [pc, #196]	; (800119c <button_reading+0x144>)
 80010d6:	5cd3      	ldrb	r3, [r2, r3]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d14c      	bne.n	8001176 <button_reading+0x11e>
				 if(i == 0){
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d102      	bne.n	80010e8 <button_reading+0x90>
					 Button1Run();
 80010e2:	f7ff ff5f 	bl	8000fa4 <Button1Run>
 80010e6:	e00a      	b.n	80010fe <button_reading+0xa6>
				 }
				 else if(i == 1){
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d102      	bne.n	80010f4 <button_reading+0x9c>
					 Button2Run();
 80010ee:	f7ff ff77 	bl	8000fe0 <Button2Run>
 80010f2:	e004      	b.n	80010fe <button_reading+0xa6>
				 }
				 else if(i == 2){
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d101      	bne.n	80010fe <button_reading+0xa6>
					 Button3Run();
 80010fa:	f7ff ff8f 	bl	800101c <Button3Run>
				 }
		 		 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING && flagForButtonPress1s[i] == 0){
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4a27      	ldr	r2, [pc, #156]	; (80011a0 <button_reading+0x148>)
 8001102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001106:	2b63      	cmp	r3, #99	; 0x63
 8001108:	d80e      	bhi.n	8001128 <button_reading+0xd0>
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	4a25      	ldr	r2, [pc, #148]	; (80011a4 <button_reading+0x14c>)
 800110e:	5cd3      	ldrb	r3, [r2, r3]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d109      	bne.n	8001128 <button_reading+0xd0>
		 			 counterForButtonPress1s[i]++;
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4a22      	ldr	r2, [pc, #136]	; (80011a0 <button_reading+0x148>)
 8001118:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800111c:	3201      	adds	r2, #1
 800111e:	b291      	uxth	r1, r2
 8001120:	4a1f      	ldr	r2, [pc, #124]	; (80011a0 <button_reading+0x148>)
 8001122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001126:	e026      	b.n	8001176 <button_reading+0x11e>
		 		 }
		 		 else{
		 			 flagForButtonPress1s[i] = 1;
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	4a1e      	ldr	r2, [pc, #120]	; (80011a4 <button_reading+0x14c>)
 800112c:	2101      	movs	r1, #1
 800112e:	54d1      	strb	r1, [r2, r3]

		 			 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING2){
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	4a1b      	ldr	r2, [pc, #108]	; (80011a0 <button_reading+0x148>)
 8001134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001138:	2b95      	cmp	r3, #149	; 0x95
 800113a:	d809      	bhi.n	8001150 <button_reading+0xf8>
		 				counterForButtonPress1s[i]++;
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	4a18      	ldr	r2, [pc, #96]	; (80011a0 <button_reading+0x148>)
 8001140:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001144:	3201      	adds	r2, #1
 8001146:	b291      	uxth	r1, r2
 8001148:	4a15      	ldr	r2, [pc, #84]	; (80011a0 <button_reading+0x148>)
 800114a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800114e:	e012      	b.n	8001176 <button_reading+0x11e>
		 			 }
		 			 else{
		 				buttonBuffer[i] = BUTTON_IS_RELEASED;
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	4a12      	ldr	r2, [pc, #72]	; (800119c <button_reading+0x144>)
 8001154:	2101      	movs	r1, #1
 8001156:	54d1      	strb	r1, [r2, r3]
		 				counterForButtonPress1s[i] = 100;
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	4a11      	ldr	r2, [pc, #68]	; (80011a0 <button_reading+0x148>)
 800115c:	2164      	movs	r1, #100	; 0x64
 800115e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001162:	e008      	b.n	8001176 <button_reading+0x11e>

		 		 }
		 	 }
		 }
		 	 else{
		 		 counterForButtonPress1s[i] = 0;
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <button_reading+0x148>)
 8001168:	2100      	movs	r1, #0
 800116a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 		 flagForButtonPress1s[i] = 0;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <button_reading+0x14c>)
 8001172:	2100      	movs	r1, #0
 8001174:	54d1      	strb	r1, [r2, r3]
	 for(unsigned char i = 0;i < N0_OF_BUTTONS;i++){
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	3301      	adds	r3, #1
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	2b02      	cmp	r3, #2
 8001180:	f67f af70 	bls.w	8001064 <button_reading+0xc>
		 	 }
	 	 }
	}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000060 	.word	0x20000060
 8001194:	20000064 	.word	0x20000064
 8001198:	40010c00 	.word	0x40010c00
 800119c:	2000005c 	.word	0x2000005c
 80011a0:	2000006c 	.word	0x2000006c
 80011a4:	20000068 	.word	0x20000068

080011a8 <is_button_pressed>:
unsigned char is_button_pressed(uint8_t index){
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d901      	bls.n	80011bc <is_button_pressed+0x14>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e007      	b.n	80011cc <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <is_button_pressed+0x30>)
 80011c0:	5cd3      	ldrb	r3, [r2, r3]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	bf0c      	ite	eq
 80011c6:	2301      	moveq	r3, #1
 80011c8:	2300      	movne	r3, #0
 80011ca:	b2db      	uxtb	r3, r3
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	2000005c 	.word	0x2000005c

080011dc <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char index){
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0xff;
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <is_button_pressed_1s+0x14>
 80011ec:	23ff      	movs	r3, #255	; 0xff
 80011ee:	e007      	b.n	8001200 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1) ;
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <is_button_pressed_1s+0x30>)
 80011f4:	5cd3      	ldrb	r3, [r2, r3]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	bf0c      	ite	eq
 80011fa:	2301      	moveq	r3, #1
 80011fc:	2300      	movne	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000068 	.word	0x20000068

08001210 <Display7Seg>:
 *
 *  Created on: Sep 27, 2024
 *      Author: Genki
 */
#include "main.h"
void Display7Seg(int x){
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	if(x == 0){
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d128      	bne.n	8001270 <Display7Seg+0x60>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2180      	movs	r1, #128	; 0x80
 8001222:	48d2      	ldr	r0, [pc, #840]	; (800156c <Display7Seg+0x35c>)
 8001224:	f001 f995 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800122e:	48cf      	ldr	r0, [pc, #828]	; (800156c <Display7Seg+0x35c>)
 8001230:	f001 f98f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 7100 	mov.w	r1, #512	; 0x200
 800123a:	48cc      	ldr	r0, [pc, #816]	; (800156c <Display7Seg+0x35c>)
 800123c:	f001 f989 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001246:	48c9      	ldr	r0, [pc, #804]	; (800156c <Display7Seg+0x35c>)
 8001248:	f001 f983 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001252:	48c6      	ldr	r0, [pc, #792]	; (800156c <Display7Seg+0x35c>)
 8001254:	f001 f97d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800125e:	48c3      	ldr	r0, [pc, #780]	; (800156c <Display7Seg+0x35c>)
 8001260:	f001 f977 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800126a:	48c0      	ldr	r0, [pc, #768]	; (800156c <Display7Seg+0x35c>)
 800126c:	f001 f971 	bl	8002552 <HAL_GPIO_WritePin>
	}
	if(x == 1){
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d128      	bne.n	80012c8 <Display7Seg+0xb8>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	2180      	movs	r1, #128	; 0x80
 800127a:	48bc      	ldr	r0, [pc, #752]	; (800156c <Display7Seg+0x35c>)
 800127c:	f001 f969 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001286:	48b9      	ldr	r0, [pc, #740]	; (800156c <Display7Seg+0x35c>)
 8001288:	f001 f963 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800128c:	2200      	movs	r2, #0
 800128e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001292:	48b6      	ldr	r0, [pc, #728]	; (800156c <Display7Seg+0x35c>)
 8001294:	f001 f95d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800129e:	48b3      	ldr	r0, [pc, #716]	; (800156c <Display7Seg+0x35c>)
 80012a0:	f001 f957 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 80012a4:	2201      	movs	r2, #1
 80012a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012aa:	48b0      	ldr	r0, [pc, #704]	; (800156c <Display7Seg+0x35c>)
 80012ac:	f001 f951 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012b6:	48ad      	ldr	r0, [pc, #692]	; (800156c <Display7Seg+0x35c>)
 80012b8:	f001 f94b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c2:	48aa      	ldr	r0, [pc, #680]	; (800156c <Display7Seg+0x35c>)
 80012c4:	f001 f945 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 2){
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d128      	bne.n	8001320 <Display7Seg+0x110>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	48a6      	ldr	r0, [pc, #664]	; (800156c <Display7Seg+0x35c>)
 80012d4:	f001 f93d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012de:	48a3      	ldr	r0, [pc, #652]	; (800156c <Display7Seg+0x35c>)
 80012e0:	f001 f937 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012ea:	48a0      	ldr	r0, [pc, #640]	; (800156c <Display7Seg+0x35c>)
 80012ec:	f001 f931 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80012f0:	2200      	movs	r2, #0
 80012f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012f6:	489d      	ldr	r0, [pc, #628]	; (800156c <Display7Seg+0x35c>)
 80012f8:	f001 f92b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001302:	489a      	ldr	r0, [pc, #616]	; (800156c <Display7Seg+0x35c>)
 8001304:	f001 f925 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800130e:	4897      	ldr	r0, [pc, #604]	; (800156c <Display7Seg+0x35c>)
 8001310:	f001 f91f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800131a:	4894      	ldr	r0, [pc, #592]	; (800156c <Display7Seg+0x35c>)
 800131c:	f001 f919 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 3){
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b03      	cmp	r3, #3
 8001324:	d128      	bne.n	8001378 <Display7Seg+0x168>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	2180      	movs	r1, #128	; 0x80
 800132a:	4890      	ldr	r0, [pc, #576]	; (800156c <Display7Seg+0x35c>)
 800132c:	f001 f911 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001336:	488d      	ldr	r0, [pc, #564]	; (800156c <Display7Seg+0x35c>)
 8001338:	f001 f90b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001342:	488a      	ldr	r0, [pc, #552]	; (800156c <Display7Seg+0x35c>)
 8001344:	f001 f905 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134e:	4887      	ldr	r0, [pc, #540]	; (800156c <Display7Seg+0x35c>)
 8001350:	f001 f8ff 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001354:	2201      	movs	r2, #1
 8001356:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800135a:	4884      	ldr	r0, [pc, #528]	; (800156c <Display7Seg+0x35c>)
 800135c:	f001 f8f9 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001360:	2201      	movs	r2, #1
 8001362:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001366:	4881      	ldr	r0, [pc, #516]	; (800156c <Display7Seg+0x35c>)
 8001368:	f001 f8f3 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001372:	487e      	ldr	r0, [pc, #504]	; (800156c <Display7Seg+0x35c>)
 8001374:	f001 f8ed 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 4){
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b04      	cmp	r3, #4
 800137c:	d128      	bne.n	80013d0 <Display7Seg+0x1c0>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800137e:	2201      	movs	r2, #1
 8001380:	2180      	movs	r1, #128	; 0x80
 8001382:	487a      	ldr	r0, [pc, #488]	; (800156c <Display7Seg+0x35c>)
 8001384:	f001 f8e5 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800138e:	4877      	ldr	r0, [pc, #476]	; (800156c <Display7Seg+0x35c>)
 8001390:	f001 f8df 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139a:	4874      	ldr	r0, [pc, #464]	; (800156c <Display7Seg+0x35c>)
 800139c:	f001 f8d9 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a6:	4871      	ldr	r0, [pc, #452]	; (800156c <Display7Seg+0x35c>)
 80013a8:	f001 f8d3 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b2:	486e      	ldr	r0, [pc, #440]	; (800156c <Display7Seg+0x35c>)
 80013b4:	f001 f8cd 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80013b8:	2200      	movs	r2, #0
 80013ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013be:	486b      	ldr	r0, [pc, #428]	; (800156c <Display7Seg+0x35c>)
 80013c0:	f001 f8c7 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ca:	4868      	ldr	r0, [pc, #416]	; (800156c <Display7Seg+0x35c>)
 80013cc:	f001 f8c1 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 5){
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b05      	cmp	r3, #5
 80013d4:	d128      	bne.n	8001428 <Display7Seg+0x218>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2180      	movs	r1, #128	; 0x80
 80013da:	4864      	ldr	r0, [pc, #400]	; (800156c <Display7Seg+0x35c>)
 80013dc:	f001 f8b9 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e6:	4861      	ldr	r0, [pc, #388]	; (800156c <Display7Seg+0x35c>)
 80013e8:	f001 f8b3 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f2:	485e      	ldr	r0, [pc, #376]	; (800156c <Display7Seg+0x35c>)
 80013f4:	f001 f8ad 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013fe:	485b      	ldr	r0, [pc, #364]	; (800156c <Display7Seg+0x35c>)
 8001400:	f001 f8a7 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800140a:	4858      	ldr	r0, [pc, #352]	; (800156c <Display7Seg+0x35c>)
 800140c:	f001 f8a1 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001416:	4855      	ldr	r0, [pc, #340]	; (800156c <Display7Seg+0x35c>)
 8001418:	f001 f89b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001422:	4852      	ldr	r0, [pc, #328]	; (800156c <Display7Seg+0x35c>)
 8001424:	f001 f895 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 6){
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b06      	cmp	r3, #6
 800142c:	d128      	bne.n	8001480 <Display7Seg+0x270>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	2180      	movs	r1, #128	; 0x80
 8001432:	484e      	ldr	r0, [pc, #312]	; (800156c <Display7Seg+0x35c>)
 8001434:	f001 f88d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001438:	2201      	movs	r2, #1
 800143a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800143e:	484b      	ldr	r0, [pc, #300]	; (800156c <Display7Seg+0x35c>)
 8001440:	f001 f887 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 7100 	mov.w	r1, #512	; 0x200
 800144a:	4848      	ldr	r0, [pc, #288]	; (800156c <Display7Seg+0x35c>)
 800144c:	f001 f881 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001456:	4845      	ldr	r0, [pc, #276]	; (800156c <Display7Seg+0x35c>)
 8001458:	f001 f87b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001462:	4842      	ldr	r0, [pc, #264]	; (800156c <Display7Seg+0x35c>)
 8001464:	f001 f875 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800146e:	483f      	ldr	r0, [pc, #252]	; (800156c <Display7Seg+0x35c>)
 8001470:	f001 f86f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800147a:	483c      	ldr	r0, [pc, #240]	; (800156c <Display7Seg+0x35c>)
 800147c:	f001 f869 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 7){
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b07      	cmp	r3, #7
 8001484:	d128      	bne.n	80014d8 <Display7Seg+0x2c8>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	4838      	ldr	r0, [pc, #224]	; (800156c <Display7Seg+0x35c>)
 800148c:	f001 f861 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001496:	4835      	ldr	r0, [pc, #212]	; (800156c <Display7Seg+0x35c>)
 8001498:	f001 f85b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a2:	4832      	ldr	r0, [pc, #200]	; (800156c <Display7Seg+0x35c>)
 80014a4:	f001 f855 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ae:	482f      	ldr	r0, [pc, #188]	; (800156c <Display7Seg+0x35c>)
 80014b0:	f001 f84f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ba:	482c      	ldr	r0, [pc, #176]	; (800156c <Display7Seg+0x35c>)
 80014bc:	f001 f849 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c6:	4829      	ldr	r0, [pc, #164]	; (800156c <Display7Seg+0x35c>)
 80014c8:	f001 f843 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014d2:	4826      	ldr	r0, [pc, #152]	; (800156c <Display7Seg+0x35c>)
 80014d4:	f001 f83d 	bl	8002552 <HAL_GPIO_WritePin>
		}
	if(x == 8){
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d128      	bne.n	8001530 <Display7Seg+0x320>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	2180      	movs	r1, #128	; 0x80
 80014e2:	4822      	ldr	r0, [pc, #136]	; (800156c <Display7Seg+0x35c>)
 80014e4:	f001 f835 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ee:	481f      	ldr	r0, [pc, #124]	; (800156c <Display7Seg+0x35c>)
 80014f0:	f001 f82f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fa:	481c      	ldr	r0, [pc, #112]	; (800156c <Display7Seg+0x35c>)
 80014fc:	f001 f829 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001506:	4819      	ldr	r0, [pc, #100]	; (800156c <Display7Seg+0x35c>)
 8001508:	f001 f823 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001512:	4816      	ldr	r0, [pc, #88]	; (800156c <Display7Seg+0x35c>)
 8001514:	f001 f81d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800151e:	4813      	ldr	r0, [pc, #76]	; (800156c <Display7Seg+0x35c>)
 8001520:	f001 f817 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800152a:	4810      	ldr	r0, [pc, #64]	; (800156c <Display7Seg+0x35c>)
 800152c:	f001 f811 	bl	8002552 <HAL_GPIO_WritePin>
			}
	if(x == 9){
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b09      	cmp	r3, #9
 8001534:	d12b      	bne.n	800158e <Display7Seg+0x37e>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2180      	movs	r1, #128	; 0x80
 800153a:	480c      	ldr	r0, [pc, #48]	; (800156c <Display7Seg+0x35c>)
 800153c:	f001 f809 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001546:	4809      	ldr	r0, [pc, #36]	; (800156c <Display7Seg+0x35c>)
 8001548:	f001 f803 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001552:	4806      	ldr	r0, [pc, #24]	; (800156c <Display7Seg+0x35c>)
 8001554:	f000 fffd 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001558:	2200      	movs	r2, #0
 800155a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800155e:	4803      	ldr	r0, [pc, #12]	; (800156c <Display7Seg+0x35c>)
 8001560:	f000 fff7 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800156a:	e001      	b.n	8001570 <Display7Seg+0x360>
 800156c:	40010800 	.word	0x40010800
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <Display7Seg+0x388>)
 8001572:	f000 ffee 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157c:	4806      	ldr	r0, [pc, #24]	; (8001598 <Display7Seg+0x388>)
 800157e:	f000 ffe8 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001588:	4803      	ldr	r0, [pc, #12]	; (8001598 <Display7Seg+0x388>)
 800158a:	f000 ffe2 	bl	8002552 <HAL_GPIO_WritePin>
	}
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40010800 	.word	0x40010800

0800159c <Display>:
void Display(int x){
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	f200 813f 	bhi.w	800182a <Display+0x28e>
 80015ac:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <Display+0x18>)
 80015ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b2:	bf00      	nop
 80015b4:	080015d1 	.word	0x080015d1
 80015b8:	08001627 	.word	0x08001627
 80015bc:	0800167d 	.word	0x0800167d
 80015c0:	080016d3 	.word	0x080016d3
 80015c4:	08001729 	.word	0x08001729
 80015c8:	0800177f 	.word	0x0800177f
 80015cc:	080017d5 	.word	0x080017d5
	switch(x){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015d6:	4897      	ldr	r0, [pc, #604]	; (8001834 <Display+0x298>)
 80015d8:	f000 ffbb 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e2:	4894      	ldr	r0, [pc, #592]	; (8001834 <Display+0x298>)
 80015e4:	f000 ffb5 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ee:	4891      	ldr	r0, [pc, #580]	; (8001834 <Display+0x298>)
 80015f0:	f000 ffaf 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015fa:	488e      	ldr	r0, [pc, #568]	; (8001834 <Display+0x298>)
 80015fc:	f000 ffa9 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001600:	2201      	movs	r2, #1
 8001602:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001606:	488b      	ldr	r0, [pc, #556]	; (8001834 <Display+0x298>)
 8001608:	f000 ffa3 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 800160c:	2201      	movs	r2, #1
 800160e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001612:	4888      	ldr	r0, [pc, #544]	; (8001834 <Display+0x298>)
 8001614:	f000 ff9d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8001618:	2201      	movs	r2, #1
 800161a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800161e:	4885      	ldr	r0, [pc, #532]	; (8001834 <Display+0x298>)
 8001620:	f000 ff97 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 8001624:	e102      	b.n	800182c <Display+0x290>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001626:	2201      	movs	r2, #1
 8001628:	f44f 7100 	mov.w	r1, #512	; 0x200
 800162c:	4881      	ldr	r0, [pc, #516]	; (8001834 <Display+0x298>)
 800162e:	f000 ff90 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001638:	487e      	ldr	r0, [pc, #504]	; (8001834 <Display+0x298>)
 800163a:	f000 ff8a 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001644:	487b      	ldr	r0, [pc, #492]	; (8001834 <Display+0x298>)
 8001646:	f000 ff84 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800164a:	2201      	movs	r2, #1
 800164c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001650:	4878      	ldr	r0, [pc, #480]	; (8001834 <Display+0x298>)
 8001652:	f000 ff7e 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165c:	4875      	ldr	r0, [pc, #468]	; (8001834 <Display+0x298>)
 800165e:	f000 ff78 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001662:	2201      	movs	r2, #1
 8001664:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001668:	4872      	ldr	r0, [pc, #456]	; (8001834 <Display+0x298>)
 800166a:	f000 ff72 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 800166e:	2201      	movs	r2, #1
 8001670:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001674:	486f      	ldr	r0, [pc, #444]	; (8001834 <Display+0x298>)
 8001676:	f000 ff6c 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 800167a:	e0d7      	b.n	800182c <Display+0x290>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800167c:	2201      	movs	r2, #1
 800167e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001682:	486c      	ldr	r0, [pc, #432]	; (8001834 <Display+0x298>)
 8001684:	f000 ff65 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001688:	2201      	movs	r2, #1
 800168a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800168e:	4869      	ldr	r0, [pc, #420]	; (8001834 <Display+0x298>)
 8001690:	f000 ff5f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800169a:	4866      	ldr	r0, [pc, #408]	; (8001834 <Display+0x298>)
 800169c:	f000 ff59 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a6:	4863      	ldr	r0, [pc, #396]	; (8001834 <Display+0x298>)
 80016a8:	f000 ff53 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016b2:	4860      	ldr	r0, [pc, #384]	; (8001834 <Display+0x298>)
 80016b4:	f000 ff4d 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 80016b8:	2201      	movs	r2, #1
 80016ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016be:	485d      	ldr	r0, [pc, #372]	; (8001834 <Display+0x298>)
 80016c0:	f000 ff47 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 80016c4:	2201      	movs	r2, #1
 80016c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ca:	485a      	ldr	r0, [pc, #360]	; (8001834 <Display+0x298>)
 80016cc:	f000 ff41 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 80016d0:	e0ac      	b.n	800182c <Display+0x290>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80016d2:	2201      	movs	r2, #1
 80016d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d8:	4856      	ldr	r0, [pc, #344]	; (8001834 <Display+0x298>)
 80016da:	f000 ff3a 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016e4:	4853      	ldr	r0, [pc, #332]	; (8001834 <Display+0x298>)
 80016e6:	f000 ff34 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80016ea:	2201      	movs	r2, #1
 80016ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016f0:	4850      	ldr	r0, [pc, #320]	; (8001834 <Display+0x298>)
 80016f2:	f000 ff2e 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80016f6:	2200      	movs	r2, #0
 80016f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016fc:	484d      	ldr	r0, [pc, #308]	; (8001834 <Display+0x298>)
 80016fe:	f000 ff28 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001708:	484a      	ldr	r0, [pc, #296]	; (8001834 <Display+0x298>)
 800170a:	f000 ff22 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 800170e:	2201      	movs	r2, #1
 8001710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001714:	4847      	ldr	r0, [pc, #284]	; (8001834 <Display+0x298>)
 8001716:	f000 ff1c 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 800171a:	2201      	movs	r2, #1
 800171c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001720:	4844      	ldr	r0, [pc, #272]	; (8001834 <Display+0x298>)
 8001722:	f000 ff16 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 8001726:	e081      	b.n	800182c <Display+0x290>
	case 4:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001728:	2201      	movs	r2, #1
 800172a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800172e:	4841      	ldr	r0, [pc, #260]	; (8001834 <Display+0x298>)
 8001730:	f000 ff0f 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001734:	2201      	movs	r2, #1
 8001736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800173a:	483e      	ldr	r0, [pc, #248]	; (8001834 <Display+0x298>)
 800173c:	f000 ff09 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001740:	2201      	movs	r2, #1
 8001742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001746:	483b      	ldr	r0, [pc, #236]	; (8001834 <Display+0x298>)
 8001748:	f000 ff03 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800174c:	2201      	movs	r2, #1
 800174e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001752:	4838      	ldr	r0, [pc, #224]	; (8001834 <Display+0x298>)
 8001754:	f000 fefd 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8001758:	2200      	movs	r2, #0
 800175a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800175e:	4835      	ldr	r0, [pc, #212]	; (8001834 <Display+0x298>)
 8001760:	f000 fef7 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001764:	2201      	movs	r2, #1
 8001766:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800176a:	4832      	ldr	r0, [pc, #200]	; (8001834 <Display+0x298>)
 800176c:	f000 fef1 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8001770:	2201      	movs	r2, #1
 8001772:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001776:	482f      	ldr	r0, [pc, #188]	; (8001834 <Display+0x298>)
 8001778:	f000 feeb 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 800177c:	e056      	b.n	800182c <Display+0x290>
	case 5:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800177e:	2201      	movs	r2, #1
 8001780:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001784:	482b      	ldr	r0, [pc, #172]	; (8001834 <Display+0x298>)
 8001786:	f000 fee4 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800178a:	2201      	movs	r2, #1
 800178c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001790:	4828      	ldr	r0, [pc, #160]	; (8001834 <Display+0x298>)
 8001792:	f000 fede 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800179c:	4825      	ldr	r0, [pc, #148]	; (8001834 <Display+0x298>)
 800179e:	f000 fed8 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017a8:	4822      	ldr	r0, [pc, #136]	; (8001834 <Display+0x298>)
 80017aa:	f000 fed2 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80017ae:	2201      	movs	r2, #1
 80017b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017b4:	481f      	ldr	r0, [pc, #124]	; (8001834 <Display+0x298>)
 80017b6:	f000 fecc 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017c0:	481c      	ldr	r0, [pc, #112]	; (8001834 <Display+0x298>)
 80017c2:	f000 fec6 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 80017c6:	2201      	movs	r2, #1
 80017c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017cc:	4819      	ldr	r0, [pc, #100]	; (8001834 <Display+0x298>)
 80017ce:	f000 fec0 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 80017d2:	e02b      	b.n	800182c <Display+0x290>
	case 6:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80017d4:	2201      	movs	r2, #1
 80017d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017da:	4816      	ldr	r0, [pc, #88]	; (8001834 <Display+0x298>)
 80017dc:	f000 feb9 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80017e0:	2201      	movs	r2, #1
 80017e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017e6:	4813      	ldr	r0, [pc, #76]	; (8001834 <Display+0x298>)
 80017e8:	f000 feb3 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017f2:	4810      	ldr	r0, [pc, #64]	; (8001834 <Display+0x298>)
 80017f4:	f000 fead 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80017f8:	2201      	movs	r2, #1
 80017fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017fe:	480d      	ldr	r0, [pc, #52]	; (8001834 <Display+0x298>)
 8001800:	f000 fea7 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800180a:	480a      	ldr	r0, [pc, #40]	; (8001834 <Display+0x298>)
 800180c:	f000 fea1 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001810:	2201      	movs	r2, #1
 8001812:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001816:	4807      	ldr	r0, [pc, #28]	; (8001834 <Display+0x298>)
 8001818:	f000 fe9b 	bl	8002552 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001822:	4804      	ldr	r0, [pc, #16]	; (8001834 <Display+0x298>)
 8001824:	f000 fe95 	bl	8002552 <HAL_GPIO_WritePin>
		break;
 8001828:	e000      	b.n	800182c <Display+0x290>
	default:
		break;
 800182a:	bf00      	nop
	}
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40010c00 	.word	0x40010c00

08001838 <DisplayREDX>:
void DisplayREDX(void){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, SET);
 800183c:	2201      	movs	r2, #1
 800183e:	2108      	movs	r1, #8
 8001840:	4807      	ldr	r0, [pc, #28]	; (8001860 <DisplayREDX+0x28>)
 8001842:	f000 fe86 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	2120      	movs	r1, #32
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <DisplayREDX+0x28>)
 800184c:	f000 fe81 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 8001850:	2200      	movs	r2, #0
 8001852:	2110      	movs	r1, #16
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <DisplayREDX+0x28>)
 8001856:	f000 fe7c 	bl	8002552 <HAL_GPIO_WritePin>
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40010c00 	.word	0x40010c00

08001864 <DisplayYELLOWX>:
void DisplayYELLOWX(void){
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	2108      	movs	r1, #8
 800186c:	4807      	ldr	r0, [pc, #28]	; (800188c <DisplayYELLOWX+0x28>)
 800186e:	f000 fe70 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 8001872:	2200      	movs	r2, #0
 8001874:	2120      	movs	r1, #32
 8001876:	4805      	ldr	r0, [pc, #20]	; (800188c <DisplayYELLOWX+0x28>)
 8001878:	f000 fe6b 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, SET);
 800187c:	2201      	movs	r2, #1
 800187e:	2110      	movs	r1, #16
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <DisplayYELLOWX+0x28>)
 8001882:	f000 fe66 	bl	8002552 <HAL_GPIO_WritePin>
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40010c00 	.word	0x40010c00

08001890 <DisplayGREENX>:
void DisplayGREENX(void){
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	2108      	movs	r1, #8
 8001898:	4807      	ldr	r0, [pc, #28]	; (80018b8 <DisplayGREENX+0x28>)
 800189a:	f000 fe5a 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, SET);
 800189e:	2201      	movs	r2, #1
 80018a0:	2120      	movs	r1, #32
 80018a2:	4805      	ldr	r0, [pc, #20]	; (80018b8 <DisplayGREENX+0x28>)
 80018a4:	f000 fe55 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2110      	movs	r1, #16
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <DisplayGREENX+0x28>)
 80018ae:	f000 fe50 	bl	8002552 <HAL_GPIO_WritePin>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40010c00 	.word	0x40010c00

080018bc <DisplayREDY>:
void DisplayREDY(void){
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	2140      	movs	r1, #64	; 0x40
 80018c4:	4807      	ldr	r0, [pc, #28]	; (80018e4 <DisplayREDY+0x28>)
 80018c6:	f000 fe44 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018d0:	4804      	ldr	r0, [pc, #16]	; (80018e4 <DisplayREDY+0x28>)
 80018d2:	f000 fe3e 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	4802      	ldr	r0, [pc, #8]	; (80018e4 <DisplayREDY+0x28>)
 80018dc:	f000 fe39 	bl	8002552 <HAL_GPIO_WritePin>
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40010c00 	.word	0x40010c00

080018e8 <DisplayYELLOWY>:
void DisplayYELLOWY(void){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2140      	movs	r1, #64	; 0x40
 80018f0:	4807      	ldr	r0, [pc, #28]	; (8001910 <DisplayYELLOWY+0x28>)
 80018f2:	f000 fe2e 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018fc:	4804      	ldr	r0, [pc, #16]	; (8001910 <DisplayYELLOWY+0x28>)
 80018fe:	f000 fe28 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, SET);
 8001902:	2201      	movs	r2, #1
 8001904:	2180      	movs	r1, #128	; 0x80
 8001906:	4802      	ldr	r0, [pc, #8]	; (8001910 <DisplayYELLOWY+0x28>)
 8001908:	f000 fe23 	bl	8002552 <HAL_GPIO_WritePin>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40010c00 	.word	0x40010c00

08001914 <DisplayGREENY>:
void DisplayGREENY(void){
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	2140      	movs	r1, #64	; 0x40
 800191c:	4807      	ldr	r0, [pc, #28]	; (800193c <DisplayGREENY+0x28>)
 800191e:	f000 fe18 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, SET);
 8001922:	2201      	movs	r2, #1
 8001924:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001928:	4804      	ldr	r0, [pc, #16]	; (800193c <DisplayGREENY+0x28>)
 800192a:	f000 fe12 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	4802      	ldr	r0, [pc, #8]	; (800193c <DisplayGREENY+0x28>)
 8001934:	f000 fe0d 	bl	8002552 <HAL_GPIO_WritePin>
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40010c00 	.word	0x40010c00

08001940 <DisplayMAN_REDX>:
void DisplayMAN_REDX(void){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin);
 8001944:	2108      	movs	r1, #8
 8001946:	4802      	ldr	r0, [pc, #8]	; (8001950 <DisplayMAN_REDX+0x10>)
 8001948:	f000 fe1b 	bl	8002582 <HAL_GPIO_TogglePin>
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40010c00 	.word	0x40010c00

08001954 <DisplayMAN_REDY>:
void DisplayMAN_REDY(void){
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin);
 8001958:	2140      	movs	r1, #64	; 0x40
 800195a:	4802      	ldr	r0, [pc, #8]	; (8001964 <DisplayMAN_REDY+0x10>)
 800195c:	f000 fe11 	bl	8002582 <HAL_GPIO_TogglePin>
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40010c00 	.word	0x40010c00

08001968 <DisplayMAN_GREENX>:
void DisplayMAN_GREENX(void){
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin);
 800196c:	2120      	movs	r1, #32
 800196e:	4802      	ldr	r0, [pc, #8]	; (8001978 <DisplayMAN_GREENX+0x10>)
 8001970:	f000 fe07 	bl	8002582 <HAL_GPIO_TogglePin>
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40010c00 	.word	0x40010c00

0800197c <DisplayMAN_GREENY>:
void DisplayMAN_GREENY(void){
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin);
 8001980:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001984:	4802      	ldr	r0, [pc, #8]	; (8001990 <DisplayMAN_GREENY+0x14>)
 8001986:	f000 fdfc 	bl	8002582 <HAL_GPIO_TogglePin>
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40010c00 	.word	0x40010c00

08001994 <DisplayMAN_YELLOWX>:
void DisplayMAN_YELLOWX(void){
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin);
 8001998:	2110      	movs	r1, #16
 800199a:	4802      	ldr	r0, [pc, #8]	; (80019a4 <DisplayMAN_YELLOWX+0x10>)
 800199c:	f000 fdf1 	bl	8002582 <HAL_GPIO_TogglePin>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40010c00 	.word	0x40010c00

080019a8 <DisplayMAN_YELLOWY>:
void DisplayMAN_YELLOWY(void){
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin);
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	4802      	ldr	r0, [pc, #8]	; (80019b8 <DisplayMAN_YELLOWY+0x10>)
 80019b0:	f000 fde7 	bl	8002582 <HAL_GPIO_TogglePin>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40010c00 	.word	0x40010c00

080019bc <InitLED>:
void InitLED(void){
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2108      	movs	r1, #8
 80019c4:	480f      	ldr	r0, [pc, #60]	; (8001a04 <InitLED+0x48>)
 80019c6:	f000 fdc4 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2120      	movs	r1, #32
 80019ce:	480d      	ldr	r0, [pc, #52]	; (8001a04 <InitLED+0x48>)
 80019d0:	f000 fdbf 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_X_GPIO_Port, LED_YELLOW_X_Pin, RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2110      	movs	r1, #16
 80019d8:	480a      	ldr	r0, [pc, #40]	; (8001a04 <InitLED+0x48>)
 80019da:	f000 fdba 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	2140      	movs	r1, #64	; 0x40
 80019e2:	4808      	ldr	r0, [pc, #32]	; (8001a04 <InitLED+0x48>)
 80019e4:	f000 fdb5 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 80019e8:	2200      	movs	r2, #0
 80019ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ee:	4805      	ldr	r0, [pc, #20]	; (8001a04 <InitLED+0x48>)
 80019f0:	f000 fdaf 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_Y_GPIO_Port, LED_YELLOW_Y_Pin, RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2180      	movs	r1, #128	; 0x80
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <InitLED+0x48>)
 80019fa:	f000 fdaa 	bl	8002552 <HAL_GPIO_WritePin>
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40010c00 	.word	0x40010c00

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0c:	f000 faa0 	bl	8001f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a10:	f000 f898 	bl	8001b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a14:	f000 f91e 	bl	8001c54 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001a18:	f000 f8d0 	bl	8001bbc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001a1c:	4841      	ldr	r0, [pc, #260]	; (8001b24 <main+0x11c>)
 8001a1e:	f001 f9f5 	bl	8002e0c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	2180      	movs	r1, #128	; 0x80
 8001a26:	4840      	ldr	r0, [pc, #256]	; (8001b28 <main+0x120>)
 8001a28:	f000 fd93 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a32:	483d      	ldr	r0, [pc, #244]	; (8001b28 <main+0x120>)
 8001a34:	f000 fd8d 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a3e:	483a      	ldr	r0, [pc, #232]	; (8001b28 <main+0x120>)
 8001a40:	f000 fd87 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8001a44:	2201      	movs	r2, #1
 8001a46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a4a:	4837      	ldr	r0, [pc, #220]	; (8001b28 <main+0x120>)
 8001a4c:	f000 fd81 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a56:	4834      	ldr	r0, [pc, #208]	; (8001b28 <main+0x120>)
 8001a58:	f000 fd7b 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a62:	4831      	ldr	r0, [pc, #196]	; (8001b28 <main+0x120>)
 8001a64:	f000 fd75 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_SET);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a6e:	482e      	ldr	r0, [pc, #184]	; (8001b28 <main+0x120>)
 8001a70:	f000 fd6f 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a7a:	482c      	ldr	r0, [pc, #176]	; (8001b2c <main+0x124>)
 8001a7c:	f000 fd69 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001a80:	2201      	movs	r2, #1
 8001a82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a86:	4829      	ldr	r0, [pc, #164]	; (8001b2c <main+0x124>)
 8001a88:	f000 fd63 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a92:	4826      	ldr	r0, [pc, #152]	; (8001b2c <main+0x124>)
 8001a94:	f000 fd5d 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a9e:	4823      	ldr	r0, [pc, #140]	; (8001b2c <main+0x124>)
 8001aa0:	f000 fd57 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aaa:	4820      	ldr	r0, [pc, #128]	; (8001b2c <main+0x124>)
 8001aac:	f000 fd51 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, GPIO_PIN_SET);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ab6:	481d      	ldr	r0, [pc, #116]	; (8001b2c <main+0x124>)
 8001ab8:	f000 fd4b 	bl	8002552 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ac2:	481a      	ldr	r0, [pc, #104]	; (8001b2c <main+0x124>)
 8001ac4:	f000 fd45 	bl	8002552 <HAL_GPIO_WritePin>
	statusx = INITX;
 8001ac8:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <main+0x128>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	601a      	str	r2, [r3, #0]
	statusy = INITY;
 8001ace:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <main+0x12c>)
 8001ad0:	2205      	movs	r2, #5
 8001ad2:	601a      	str	r2, [r3, #0]
	counterMode = 1;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <main+0x130>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
	counterTimeSet = 0;
 8001ada:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <main+0x134>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
	statusMode = NORMAL_MODE;
 8001ae0:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <main+0x138>)
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	601a      	str	r2, [r3, #0]
	setTimer(6, 10);
 8001ae6:	210a      	movs	r1, #10
 8001ae8:	2006      	movs	r0, #6
 8001aea:	f000 f9a9 	bl	8001e40 <setTimer>
	setTimer(4, 500);
 8001aee:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001af2:	2004      	movs	r0, #4
 8001af4:	f000 f9a4 	bl	8001e40 <setTimer>
	setTimer(5, 500);
 8001af8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001afc:	2005      	movs	r0, #5
 8001afe:	f000 f99f 	bl	8001e40 <setTimer>
  while (1)
  {
	  fsm_automatic_runx();
 8001b02:	f7fe fd0d 	bl	8000520 <fsm_automatic_runx>
	  fsm_automatic_runy();
 8001b06:	f7fe fe25 	bl	8000754 <fsm_automatic_runy>
	  fsm_clock();
 8001b0a:	f7fe fc27 	bl	800035c <fsm_clock>
	  fsm_manual_run1();
 8001b0e:	f7fe ff3d 	bl	800098c <fsm_manual_run1>
	  fsm_manual_run2();
 8001b12:	f7ff f84d 	bl	8000bb0 <fsm_manual_run2>
	  fsm_for_input_processing1();
 8001b16:	f7ff f963 	bl	8000de0 <fsm_for_input_processing1>
	  fsm_for_input_processing2();
 8001b1a:	f7ff f9b3 	bl	8000e84 <fsm_for_input_processing2>
	  fsm_for_input_processing3();
 8001b1e:	f7ff fa03 	bl	8000f28 <fsm_for_input_processing3>
	  fsm_automatic_runx();
 8001b22:	e7ee      	b.n	8001b02 <main+0xfa>
 8001b24:	20000080 	.word	0x20000080
 8001b28:	40010800 	.word	0x40010800
 8001b2c:	40010c00 	.word	0x40010c00
 8001b30:	2000003c 	.word	0x2000003c
 8001b34:	20000040 	.word	0x20000040
 8001b38:	20000054 	.word	0x20000054
 8001b3c:	20000058 	.word	0x20000058
 8001b40:	20000044 	.word	0x20000044

08001b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b090      	sub	sp, #64	; 0x40
 8001b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4a:	f107 0318 	add.w	r3, r7, #24
 8001b4e:	2228      	movs	r2, #40	; 0x28
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f001 fd0a 	bl	800356c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]
 8001b62:	60da      	str	r2, [r3, #12]
 8001b64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b66:	2302      	movs	r3, #2
 8001b68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b6e:	2310      	movs	r3, #16
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b76:	f107 0318 	add.w	r3, r7, #24
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 fd1a 	bl	80025b4 <HAL_RCC_OscConfig>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001b86:	f000 f8c7 	bl	8001d18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b96:	2300      	movs	r3, #0
 8001b98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 ff86 	bl	8002ab4 <HAL_RCC_ClockConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001bae:	f000 f8b3 	bl	8001d18 <Error_Handler>
  }
}
 8001bb2:	bf00      	nop
 8001bb4:	3740      	adds	r7, #64	; 0x40
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bc2:	f107 0308 	add.w	r3, r7, #8
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001bda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bde:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001be0:	4b1b      	ldr	r3, [pc, #108]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001be2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001be6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be8:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001bee:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001bf0:	2209      	movs	r2, #9
 8001bf2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf4:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c00:	4813      	ldr	r0, [pc, #76]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001c02:	f001 f8b3 	bl	8002d6c <HAL_TIM_Base_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c0c:	f000 f884 	bl	8001d18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c16:	f107 0308 	add.w	r3, r7, #8
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480c      	ldr	r0, [pc, #48]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001c1e:	f001 fa31 	bl	8003084 <HAL_TIM_ConfigClockSource>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c28:	f000 f876 	bl	8001d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c34:	463b      	mov	r3, r7
 8001c36:	4619      	mov	r1, r3
 8001c38:	4805      	ldr	r0, [pc, #20]	; (8001c50 <MX_TIM2_Init+0x94>)
 8001c3a:	f001 fc09 	bl	8003450 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c44:	f000 f868 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000080 	.word	0x20000080

08001c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c68:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	4a27      	ldr	r2, [pc, #156]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c6e:	f043 0304 	orr.w	r3, r3, #4
 8001c72:	6193      	str	r3, [r2, #24]
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c80:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	4a21      	ldr	r2, [pc, #132]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c86:	f043 0308 	orr.w	r3, r3, #8
 8001c8a:	6193      	str	r3, [r2, #24]
 8001c8c:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <MX_GPIO_Init+0xb8>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	603b      	str	r3, [r7, #0]
 8001c96:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8001c9e:	481c      	ldr	r0, [pc, #112]	; (8001d10 <MX_GPIO_Init+0xbc>)
 8001ca0:	f000 fc57 	bl	8002552 <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8001caa:	481a      	ldr	r0, [pc, #104]	; (8001d14 <MX_GPIO_Init+0xc0>)
 8001cac:	f000 fc51 	bl	8002552 <HAL_GPIO_WritePin>
                          |LED_GREEN_X_Pin|LED_RED_Y_Pin|LED_YELLOW_Y_Pin|LED_GREEN_Y_Pin
                          |EN0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin
                           LED5_Pin LED6_Pin LED7_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8001cb0:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 8001cb4:	60bb      	str	r3, [r7, #8]
                          |LED5_Pin|LED6_Pin|LED7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	f107 0308 	add.w	r3, r7, #8
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4811      	ldr	r0, [pc, #68]	; (8001d10 <MX_GPIO_Init+0xbc>)
 8001cca:	f000 fab1 	bl	8002230 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button_Pin|Button1_Pin|Button2_Pin;
 8001cce:	2307      	movs	r3, #7
 8001cd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cda:	f107 0308 	add.w	r3, r7, #8
 8001cde:	4619      	mov	r1, r3
 8001ce0:	480c      	ldr	r0, [pc, #48]	; (8001d14 <MX_GPIO_Init+0xc0>)
 8001ce2:	f000 faa5 	bl	8002230 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           EN5_Pin EN6_Pin LED_RED_X_Pin LED_YELLOW_X_Pin
                           LED_GREEN_X_Pin LED_RED_Y_Pin LED_YELLOW_Y_Pin LED_GREEN_Y_Pin
                           EN0_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001ce6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001cea:	60bb      	str	r3, [r7, #8]
                          |EN5_Pin|EN6_Pin|LED_RED_X_Pin|LED_YELLOW_X_Pin
                          |LED_GREEN_X_Pin|LED_RED_Y_Pin|LED_YELLOW_Y_Pin|LED_GREEN_Y_Pin
                          |EN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf8:	f107 0308 	add.w	r3, r7, #8
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4805      	ldr	r0, [pc, #20]	; (8001d14 <MX_GPIO_Init+0xc0>)
 8001d00:	f000 fa96 	bl	8002230 <HAL_GPIO_Init>

}
 8001d04:	bf00      	nop
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40010800 	.word	0x40010800
 8001d14:	40010c00 	.word	0x40010c00

08001d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d1c:	b672      	cpsid	i
}
 8001d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <Error_Handler+0x8>
	...

08001d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d2a:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	4a14      	ldr	r2, [pc, #80]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6193      	str	r3, [r2, #24]
 8001d36:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d42:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	4a0e      	ldr	r2, [pc, #56]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d4c:	61d3      	str	r3, [r2, #28]
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <HAL_MspInit+0x5c>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <HAL_MspInit+0x60>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_MspInit+0x60>)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d76:	bf00      	nop
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40010000 	.word	0x40010000

08001d88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d98:	d113      	bne.n	8001dc2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <HAL_TIM_Base_MspInit+0x44>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <HAL_TIM_Base_MspInit+0x44>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_TIM_Base_MspInit+0x44>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2100      	movs	r1, #0
 8001db6:	201c      	movs	r0, #28
 8001db8:	f000 fa03 	bl	80021c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dbc:	201c      	movs	r0, #28
 8001dbe:	f000 fa1c 	bl	80021fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <NMI_Handler+0x4>

08001dd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dda:	e7fe      	b.n	8001dda <HardFault_Handler+0x4>

08001ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de0:	e7fe      	b.n	8001de0 <MemManage_Handler+0x4>

08001de2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de6:	e7fe      	b.n	8001de6 <BusFault_Handler+0x4>

08001de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dec:	e7fe      	b.n	8001dec <UsageFault_Handler+0x4>

08001dee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e16:	f000 f8e1 	bl	8001fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e24:	4802      	ldr	r0, [pc, #8]	; (8001e30 <TIM2_IRQHandler+0x10>)
 8001e26:	f001 f83d 	bl	8002ea4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000080 	.word	0x20000080

08001e34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <setTimer>:
#include "input_reading.h"
#define TIME_CYCLE 10
#define MAX_COUNTER 10
int timer_counter[MAX_COUNTER];
int timer_flag[MAX_COUNTER];
void setTimer(int index, int duration){
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration/TIME_CYCLE;
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	4a09      	ldr	r2, [pc, #36]	; (8001e74 <setTimer+0x34>)
 8001e4e:	fb82 1203 	smull	r1, r2, r2, r3
 8001e52:	1092      	asrs	r2, r2, #2
 8001e54:	17db      	asrs	r3, r3, #31
 8001e56:	1ad2      	subs	r2, r2, r3
 8001e58:	4907      	ldr	r1, [pc, #28]	; (8001e78 <setTimer+0x38>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001e60:	4a06      	ldr	r2, [pc, #24]	; (8001e7c <setTimer+0x3c>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2100      	movs	r1, #0
 8001e66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	66666667 	.word	0x66666667
 8001e78:	200000c8 	.word	0x200000c8
 8001e7c:	200000f0 	.word	0x200000f0

08001e80 <timerRun>:
void timerRun(void){
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_COUNTER; i++){
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	e01c      	b.n	8001ec6 <timerRun+0x46>
		if(timer_counter[i] > 0){
 8001e8c:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <timerRun+0x58>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	dd13      	ble.n	8001ec0 <timerRun+0x40>
			timer_counter[i]--;
 8001e98:	4a0f      	ldr	r2, [pc, #60]	; (8001ed8 <timerRun+0x58>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea0:	1e5a      	subs	r2, r3, #1
 8001ea2:	490d      	ldr	r1, [pc, #52]	; (8001ed8 <timerRun+0x58>)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 8001eaa:	4a0b      	ldr	r2, [pc, #44]	; (8001ed8 <timerRun+0x58>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	dc04      	bgt.n	8001ec0 <timerRun+0x40>
				timer_flag[i] = 1;
 8001eb6:	4a09      	ldr	r2, [pc, #36]	; (8001edc <timerRun+0x5c>)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2101      	movs	r1, #1
 8001ebc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_COUNTER; i++){
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b09      	cmp	r3, #9
 8001eca:	dddf      	ble.n	8001e8c <timerRun+0xc>
			}
		}
	}
}
 8001ecc:	bf00      	nop
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	200000c8 	.word	0x200000c8
 8001edc:	200000f0 	.word	0x200000f0

08001ee0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2){
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ef0:	d103      	bne.n	8001efa <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading() ;
 8001ef2:	f7ff f8b1 	bl	8001058 <button_reading>
		timerRun();
 8001ef6:	f7ff ffc3 	bl	8001e80 <timerRun>
	}
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f04:	f7ff ff96 	bl	8001e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f0a:	490c      	ldr	r1, [pc, #48]	; (8001f3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f0c:	4a0c      	ldr	r2, [pc, #48]	; (8001f40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f10:	e002      	b.n	8001f18 <LoopCopyDataInit>

08001f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f16:	3304      	adds	r3, #4

08001f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f1c:	d3f9      	bcc.n	8001f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1e:	4a09      	ldr	r2, [pc, #36]	; (8001f44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f20:	4c09      	ldr	r4, [pc, #36]	; (8001f48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f24:	e001      	b.n	8001f2a <LoopFillZerobss>

08001f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f28:	3204      	adds	r2, #4

08001f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f2c:	d3fb      	bcc.n	8001f26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f2e:	f001 faf9 	bl	8003524 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f32:	f7ff fd69 	bl	8001a08 <main>
  bx lr
 8001f36:	4770      	bx	lr
  ldr r0, =_sdata
 8001f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f3c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001f40:	080035c0 	.word	0x080035c0
  ldr r2, =_sbss
 8001f44:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001f48:	2000011c 	.word	0x2000011c

08001f4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f4c:	e7fe      	b.n	8001f4c <ADC1_2_IRQHandler>
	...

08001f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <HAL_Init+0x28>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <HAL_Init+0x28>)
 8001f5a:	f043 0310 	orr.w	r3, r3, #16
 8001f5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f60:	2003      	movs	r0, #3
 8001f62:	f000 f923 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f66:	200f      	movs	r0, #15
 8001f68:	f000 f808 	bl	8001f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f6c:	f7ff feda 	bl	8001d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40022000 	.word	0x40022000

08001f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <HAL_InitTick+0x54>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_InitTick+0x58>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 f93b 	bl	8002216 <HAL_SYSTICK_Config>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00e      	b.n	8001fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b0f      	cmp	r3, #15
 8001fae:	d80a      	bhi.n	8001fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb8:	f000 f903 	bl	80021c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fbc:	4a06      	ldr	r2, [pc, #24]	; (8001fd8 <HAL_InitTick+0x5c>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e000      	b.n	8001fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000000 	.word	0x20000000
 8001fd4:	20000008 	.word	0x20000008
 8001fd8:	20000004 	.word	0x20000004

08001fdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <HAL_IncTick+0x1c>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <HAL_IncTick+0x20>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	4a03      	ldr	r2, [pc, #12]	; (8001ffc <HAL_IncTick+0x20>)
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr
 8001ff8:	20000008 	.word	0x20000008
 8001ffc:	20000118 	.word	0x20000118

08002000 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return uwTick;
 8002004:	4b02      	ldr	r3, [pc, #8]	; (8002010 <HAL_GetTick+0x10>)
 8002006:	681b      	ldr	r3, [r3, #0]
}
 8002008:	4618      	mov	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr
 8002010:	20000118 	.word	0x20000118

08002014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800203c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002046:	4a04      	ldr	r2, [pc, #16]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	60d3      	str	r3, [r2, #12]
}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <__NVIC_GetPriorityGrouping+0x18>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0307 	and.w	r3, r3, #7
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	2b00      	cmp	r3, #0
 8002088:	db0b      	blt.n	80020a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	f003 021f 	and.w	r2, r3, #31
 8002090:	4906      	ldr	r1, [pc, #24]	; (80020ac <__NVIC_EnableIRQ+0x34>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	2001      	movs	r0, #1
 800209a:	fa00 f202 	lsl.w	r2, r0, r2
 800209e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr
 80020ac:	e000e100 	.word	0xe000e100

080020b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	6039      	str	r1, [r7, #0]
 80020ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	db0a      	blt.n	80020da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	490c      	ldr	r1, [pc, #48]	; (80020fc <__NVIC_SetPriority+0x4c>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	0112      	lsls	r2, r2, #4
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	440b      	add	r3, r1
 80020d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d8:	e00a      	b.n	80020f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	4908      	ldr	r1, [pc, #32]	; (8002100 <__NVIC_SetPriority+0x50>)
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	3b04      	subs	r3, #4
 80020e8:	0112      	lsls	r2, r2, #4
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	440b      	add	r3, r1
 80020ee:	761a      	strb	r2, [r3, #24]
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000e100 	.word	0xe000e100
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 0307 	and.w	r3, r3, #7
 8002116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f1c3 0307 	rsb	r3, r3, #7
 800211e:	2b04      	cmp	r3, #4
 8002120:	bf28      	it	cs
 8002122:	2304      	movcs	r3, #4
 8002124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3304      	adds	r3, #4
 800212a:	2b06      	cmp	r3, #6
 800212c:	d902      	bls.n	8002134 <NVIC_EncodePriority+0x30>
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3b03      	subs	r3, #3
 8002132:	e000      	b.n	8002136 <NVIC_EncodePriority+0x32>
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	f04f 32ff 	mov.w	r2, #4294967295
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43da      	mvns	r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	401a      	ands	r2, r3
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800214c:	f04f 31ff 	mov.w	r1, #4294967295
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fa01 f303 	lsl.w	r3, r1, r3
 8002156:	43d9      	mvns	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	4313      	orrs	r3, r2
         );
}
 800215e:	4618      	mov	r0, r3
 8002160:	3724      	adds	r7, #36	; 0x24
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	f7ff ff90 	bl	80020b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff2d 	bl	8002014 <__NVIC_SetPriorityGrouping>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021d4:	f7ff ff42 	bl	800205c <__NVIC_GetPriorityGrouping>
 80021d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7ff ff90 	bl	8002104 <NVIC_EncodePriority>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff5f 	bl	80020b0 <__NVIC_SetPriority>
}
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff35 	bl	8002078 <__NVIC_EnableIRQ>
}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ffa2 	bl	8002168 <SysTick_Config>
 8002224:	4603      	mov	r3, r0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002230:	b480      	push	{r7}
 8002232:	b08b      	sub	sp, #44	; 0x2c
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800223a:	2300      	movs	r3, #0
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800223e:	2300      	movs	r3, #0
 8002240:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002242:	e148      	b.n	80024d6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002244:	2201      	movs	r2, #1
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	69fa      	ldr	r2, [r7, #28]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	429a      	cmp	r2, r3
 800225e:	f040 8137 	bne.w	80024d0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	4aa3      	ldr	r2, [pc, #652]	; (80024f4 <HAL_GPIO_Init+0x2c4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d05e      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 800226c:	4aa1      	ldr	r2, [pc, #644]	; (80024f4 <HAL_GPIO_Init+0x2c4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d875      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 8002272:	4aa1      	ldr	r2, [pc, #644]	; (80024f8 <HAL_GPIO_Init+0x2c8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d058      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002278:	4a9f      	ldr	r2, [pc, #636]	; (80024f8 <HAL_GPIO_Init+0x2c8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d86f      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 800227e:	4a9f      	ldr	r2, [pc, #636]	; (80024fc <HAL_GPIO_Init+0x2cc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d052      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002284:	4a9d      	ldr	r2, [pc, #628]	; (80024fc <HAL_GPIO_Init+0x2cc>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d869      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 800228a:	4a9d      	ldr	r2, [pc, #628]	; (8002500 <HAL_GPIO_Init+0x2d0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d04c      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002290:	4a9b      	ldr	r2, [pc, #620]	; (8002500 <HAL_GPIO_Init+0x2d0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d863      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 8002296:	4a9b      	ldr	r2, [pc, #620]	; (8002504 <HAL_GPIO_Init+0x2d4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d046      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 800229c:	4a99      	ldr	r2, [pc, #612]	; (8002504 <HAL_GPIO_Init+0x2d4>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d85d      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 80022a2:	2b12      	cmp	r3, #18
 80022a4:	d82a      	bhi.n	80022fc <HAL_GPIO_Init+0xcc>
 80022a6:	2b12      	cmp	r3, #18
 80022a8:	d859      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 80022aa:	a201      	add	r2, pc, #4	; (adr r2, 80022b0 <HAL_GPIO_Init+0x80>)
 80022ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b0:	0800232b 	.word	0x0800232b
 80022b4:	08002305 	.word	0x08002305
 80022b8:	08002317 	.word	0x08002317
 80022bc:	08002359 	.word	0x08002359
 80022c0:	0800235f 	.word	0x0800235f
 80022c4:	0800235f 	.word	0x0800235f
 80022c8:	0800235f 	.word	0x0800235f
 80022cc:	0800235f 	.word	0x0800235f
 80022d0:	0800235f 	.word	0x0800235f
 80022d4:	0800235f 	.word	0x0800235f
 80022d8:	0800235f 	.word	0x0800235f
 80022dc:	0800235f 	.word	0x0800235f
 80022e0:	0800235f 	.word	0x0800235f
 80022e4:	0800235f 	.word	0x0800235f
 80022e8:	0800235f 	.word	0x0800235f
 80022ec:	0800235f 	.word	0x0800235f
 80022f0:	0800235f 	.word	0x0800235f
 80022f4:	0800230d 	.word	0x0800230d
 80022f8:	08002321 	.word	0x08002321
 80022fc:	4a82      	ldr	r2, [pc, #520]	; (8002508 <HAL_GPIO_Init+0x2d8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d013      	beq.n	800232a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002302:	e02c      	b.n	800235e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	623b      	str	r3, [r7, #32]
          break;
 800230a:	e029      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	3304      	adds	r3, #4
 8002312:	623b      	str	r3, [r7, #32]
          break;
 8002314:	e024      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	3308      	adds	r3, #8
 800231c:	623b      	str	r3, [r7, #32]
          break;
 800231e:	e01f      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	330c      	adds	r3, #12
 8002326:	623b      	str	r3, [r7, #32]
          break;
 8002328:	e01a      	b.n	8002360 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d102      	bne.n	8002338 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002332:	2304      	movs	r3, #4
 8002334:	623b      	str	r3, [r7, #32]
          break;
 8002336:	e013      	b.n	8002360 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d105      	bne.n	800234c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002340:	2308      	movs	r3, #8
 8002342:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	611a      	str	r2, [r3, #16]
          break;
 800234a:	e009      	b.n	8002360 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800234c:	2308      	movs	r3, #8
 800234e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69fa      	ldr	r2, [r7, #28]
 8002354:	615a      	str	r2, [r3, #20]
          break;
 8002356:	e003      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e000      	b.n	8002360 <HAL_GPIO_Init+0x130>
          break;
 800235e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2bff      	cmp	r3, #255	; 0xff
 8002364:	d801      	bhi.n	800236a <HAL_GPIO_Init+0x13a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	e001      	b.n	800236e <HAL_GPIO_Init+0x13e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3304      	adds	r3, #4
 800236e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2bff      	cmp	r3, #255	; 0xff
 8002374:	d802      	bhi.n	800237c <HAL_GPIO_Init+0x14c>
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	e002      	b.n	8002382 <HAL_GPIO_Init+0x152>
 800237c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237e:	3b08      	subs	r3, #8
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	210f      	movs	r1, #15
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	401a      	ands	r2, r3
 8002394:	6a39      	ldr	r1, [r7, #32]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	431a      	orrs	r2, r3
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 8090 	beq.w	80024d0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023b0:	4b56      	ldr	r3, [pc, #344]	; (800250c <HAL_GPIO_Init+0x2dc>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	4a55      	ldr	r2, [pc, #340]	; (800250c <HAL_GPIO_Init+0x2dc>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6193      	str	r3, [r2, #24]
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <HAL_GPIO_Init+0x2dc>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023c8:	4a51      	ldr	r2, [pc, #324]	; (8002510 <HAL_GPIO_Init+0x2e0>)
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	4013      	ands	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a49      	ldr	r2, [pc, #292]	; (8002514 <HAL_GPIO_Init+0x2e4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00d      	beq.n	8002410 <HAL_GPIO_Init+0x1e0>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a48      	ldr	r2, [pc, #288]	; (8002518 <HAL_GPIO_Init+0x2e8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d007      	beq.n	800240c <HAL_GPIO_Init+0x1dc>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a47      	ldr	r2, [pc, #284]	; (800251c <HAL_GPIO_Init+0x2ec>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d101      	bne.n	8002408 <HAL_GPIO_Init+0x1d8>
 8002404:	2302      	movs	r3, #2
 8002406:	e004      	b.n	8002412 <HAL_GPIO_Init+0x1e2>
 8002408:	2303      	movs	r3, #3
 800240a:	e002      	b.n	8002412 <HAL_GPIO_Init+0x1e2>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <HAL_GPIO_Init+0x1e2>
 8002410:	2300      	movs	r3, #0
 8002412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002414:	f002 0203 	and.w	r2, r2, #3
 8002418:	0092      	lsls	r2, r2, #2
 800241a:	4093      	lsls	r3, r2
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002422:	493b      	ldr	r1, [pc, #236]	; (8002510 <HAL_GPIO_Init+0x2e0>)
 8002424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d006      	beq.n	800244a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800243c:	4b38      	ldr	r3, [pc, #224]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	4937      	ldr	r1, [pc, #220]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	608b      	str	r3, [r1, #8]
 8002448:	e006      	b.n	8002458 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800244a:	4b35      	ldr	r3, [pc, #212]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	43db      	mvns	r3, r3
 8002452:	4933      	ldr	r1, [pc, #204]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 8002454:	4013      	ands	r3, r2
 8002456:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d006      	beq.n	8002472 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002464:	4b2e      	ldr	r3, [pc, #184]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	492d      	ldr	r1, [pc, #180]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	4313      	orrs	r3, r2
 800246e:	60cb      	str	r3, [r1, #12]
 8002470:	e006      	b.n	8002480 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002472:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	43db      	mvns	r3, r3
 800247a:	4929      	ldr	r1, [pc, #164]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800247c:	4013      	ands	r3, r2
 800247e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d006      	beq.n	800249a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	4923      	ldr	r1, [pc, #140]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
 8002498:	e006      	b.n	80024a8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800249a:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	491f      	ldr	r1, [pc, #124]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d006      	beq.n	80024c2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024b4:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4919      	ldr	r1, [pc, #100]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	4313      	orrs	r3, r2
 80024be:	600b      	str	r3, [r1, #0]
 80024c0:	e006      	b.n	80024d0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024c2:	4b17      	ldr	r3, [pc, #92]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	4915      	ldr	r1, [pc, #84]	; (8002520 <HAL_GPIO_Init+0x2f0>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	3301      	adds	r3, #1
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	fa22 f303 	lsr.w	r3, r2, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f47f aeaf 	bne.w	8002244 <HAL_GPIO_Init+0x14>
  }
}
 80024e6:	bf00      	nop
 80024e8:	bf00      	nop
 80024ea:	372c      	adds	r7, #44	; 0x2c
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	10320000 	.word	0x10320000
 80024f8:	10310000 	.word	0x10310000
 80024fc:	10220000 	.word	0x10220000
 8002500:	10210000 	.word	0x10210000
 8002504:	10120000 	.word	0x10120000
 8002508:	10110000 	.word	0x10110000
 800250c:	40021000 	.word	0x40021000
 8002510:	40010000 	.word	0x40010000
 8002514:	40010800 	.word	0x40010800
 8002518:	40010c00 	.word	0x40010c00
 800251c:	40011000 	.word	0x40011000
 8002520:	40010400 	.word	0x40010400

08002524 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	887b      	ldrh	r3, [r7, #2]
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d002      	beq.n	8002542 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	e001      	b.n	8002546 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002542:	2300      	movs	r3, #0
 8002544:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
 800255a:	460b      	mov	r3, r1
 800255c:	807b      	strh	r3, [r7, #2]
 800255e:	4613      	mov	r3, r2
 8002560:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002562:	787b      	ldrb	r3, [r7, #1]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002568:	887a      	ldrh	r2, [r7, #2]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800256e:	e003      	b.n	8002578 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002570:	887b      	ldrh	r3, [r7, #2]
 8002572:	041a      	lsls	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	611a      	str	r2, [r3, #16]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr

08002582 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	460b      	mov	r3, r1
 800258c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002594:	887a      	ldrh	r2, [r7, #2]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4013      	ands	r3, r2
 800259a:	041a      	lsls	r2, r3, #16
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	43d9      	mvns	r1, r3
 80025a0:	887b      	ldrh	r3, [r7, #2]
 80025a2:	400b      	ands	r3, r1
 80025a4:	431a      	orrs	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	611a      	str	r2, [r3, #16]
}
 80025aa:	bf00      	nop
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e26c      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 8087 	beq.w	80026e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025d4:	4b92      	ldr	r3, [pc, #584]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d00c      	beq.n	80025fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025e0:	4b8f      	ldr	r3, [pc, #572]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d112      	bne.n	8002612 <HAL_RCC_OscConfig+0x5e>
 80025ec:	4b8c      	ldr	r3, [pc, #560]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f8:	d10b      	bne.n	8002612 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fa:	4b89      	ldr	r3, [pc, #548]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d06c      	beq.n	80026e0 <HAL_RCC_OscConfig+0x12c>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d168      	bne.n	80026e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e246      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800261a:	d106      	bne.n	800262a <HAL_RCC_OscConfig+0x76>
 800261c:	4b80      	ldr	r3, [pc, #512]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a7f      	ldr	r2, [pc, #508]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002622:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	e02e      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10c      	bne.n	800264c <HAL_RCC_OscConfig+0x98>
 8002632:	4b7b      	ldr	r3, [pc, #492]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a7a      	ldr	r2, [pc, #488]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	4b78      	ldr	r3, [pc, #480]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a77      	ldr	r2, [pc, #476]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002644:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	e01d      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0xbc>
 8002656:	4b72      	ldr	r3, [pc, #456]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a71      	ldr	r2, [pc, #452]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800265c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	4b6f      	ldr	r3, [pc, #444]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a6e      	ldr	r2, [pc, #440]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 8002670:	4b6b      	ldr	r3, [pc, #428]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a6a      	ldr	r2, [pc, #424]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	4b68      	ldr	r3, [pc, #416]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a67      	ldr	r2, [pc, #412]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002686:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7ff fcb6 	bl	8002000 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002698:	f7ff fcb2 	bl	8002000 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b64      	cmp	r3, #100	; 0x64
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e1fa      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b5d      	ldr	r3, [pc, #372]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0xe4>
 80026b6:	e014      	b.n	80026e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7ff fca2 	bl	8002000 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c0:	f7ff fc9e 	bl	8002000 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b64      	cmp	r3, #100	; 0x64
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e1e6      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d2:	4b53      	ldr	r3, [pc, #332]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0x10c>
 80026de:	e000      	b.n	80026e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d063      	beq.n	80027b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ee:	4b4c      	ldr	r3, [pc, #304]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00b      	beq.n	8002712 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026fa:	4b49      	ldr	r3, [pc, #292]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 030c 	and.w	r3, r3, #12
 8002702:	2b08      	cmp	r3, #8
 8002704:	d11c      	bne.n	8002740 <HAL_RCC_OscConfig+0x18c>
 8002706:	4b46      	ldr	r3, [pc, #280]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d116      	bne.n	8002740 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002712:	4b43      	ldr	r3, [pc, #268]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x176>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d001      	beq.n	800272a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e1ba      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272a:	4b3d      	ldr	r3, [pc, #244]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4939      	ldr	r1, [pc, #228]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	e03a      	b.n	80027b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d020      	beq.n	800278a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002748:	4b36      	ldr	r3, [pc, #216]	; (8002824 <HAL_RCC_OscConfig+0x270>)
 800274a:	2201      	movs	r2, #1
 800274c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274e:	f7ff fc57 	bl	8002000 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002756:	f7ff fc53 	bl	8002000 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e19b      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002768:	4b2d      	ldr	r3, [pc, #180]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0f0      	beq.n	8002756 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002774:	4b2a      	ldr	r3, [pc, #168]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4927      	ldr	r1, [pc, #156]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002784:	4313      	orrs	r3, r2
 8002786:	600b      	str	r3, [r1, #0]
 8002788:	e015      	b.n	80027b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800278a:	4b26      	ldr	r3, [pc, #152]	; (8002824 <HAL_RCC_OscConfig+0x270>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002790:	f7ff fc36 	bl	8002000 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002798:	f7ff fc32 	bl	8002000 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e17a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027aa:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d03a      	beq.n	8002838 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d019      	beq.n	80027fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ca:	4b17      	ldr	r3, [pc, #92]	; (8002828 <HAL_RCC_OscConfig+0x274>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d0:	f7ff fc16 	bl	8002000 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d8:	f7ff fc12 	bl	8002000 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e15a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ea:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027f6:	2001      	movs	r0, #1
 80027f8:	f000 fa9a 	bl	8002d30 <RCC_Delay>
 80027fc:	e01c      	b.n	8002838 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027fe:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <HAL_RCC_OscConfig+0x274>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002804:	f7ff fbfc 	bl	8002000 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280a:	e00f      	b.n	800282c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280c:	f7ff fbf8 	bl	8002000 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d908      	bls.n	800282c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e140      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
 800281e:	bf00      	nop
 8002820:	40021000 	.word	0x40021000
 8002824:	42420000 	.word	0x42420000
 8002828:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800282c:	4b9e      	ldr	r3, [pc, #632]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800282e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1e9      	bne.n	800280c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80a6 	beq.w	8002992 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284a:	4b97      	ldr	r3, [pc, #604]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10d      	bne.n	8002872 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	4b94      	ldr	r3, [pc, #592]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a93      	ldr	r2, [pc, #588]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800285c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b91      	ldr	r3, [pc, #580]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800286a:	60bb      	str	r3, [r7, #8]
 800286c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800286e:	2301      	movs	r3, #1
 8002870:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002872:	4b8e      	ldr	r3, [pc, #568]	; (8002aac <HAL_RCC_OscConfig+0x4f8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287a:	2b00      	cmp	r3, #0
 800287c:	d118      	bne.n	80028b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800287e:	4b8b      	ldr	r3, [pc, #556]	; (8002aac <HAL_RCC_OscConfig+0x4f8>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a8a      	ldr	r2, [pc, #552]	; (8002aac <HAL_RCC_OscConfig+0x4f8>)
 8002884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800288a:	f7ff fbb9 	bl	8002000 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002892:	f7ff fbb5 	bl	8002000 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b64      	cmp	r3, #100	; 0x64
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e0fd      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a4:	4b81      	ldr	r3, [pc, #516]	; (8002aac <HAL_RCC_OscConfig+0x4f8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d106      	bne.n	80028c6 <HAL_RCC_OscConfig+0x312>
 80028b8:	4b7b      	ldr	r3, [pc, #492]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4a7a      	ldr	r2, [pc, #488]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	6213      	str	r3, [r2, #32]
 80028c4:	e02d      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10c      	bne.n	80028e8 <HAL_RCC_OscConfig+0x334>
 80028ce:	4b76      	ldr	r3, [pc, #472]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4a75      	ldr	r2, [pc, #468]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028d4:	f023 0301 	bic.w	r3, r3, #1
 80028d8:	6213      	str	r3, [r2, #32]
 80028da:	4b73      	ldr	r3, [pc, #460]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	4a72      	ldr	r2, [pc, #456]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028e0:	f023 0304 	bic.w	r3, r3, #4
 80028e4:	6213      	str	r3, [r2, #32]
 80028e6:	e01c      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d10c      	bne.n	800290a <HAL_RCC_OscConfig+0x356>
 80028f0:	4b6d      	ldr	r3, [pc, #436]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4a6c      	ldr	r2, [pc, #432]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028f6:	f043 0304 	orr.w	r3, r3, #4
 80028fa:	6213      	str	r3, [r2, #32]
 80028fc:	4b6a      	ldr	r3, [pc, #424]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	4a69      	ldr	r2, [pc, #420]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002902:	f043 0301 	orr.w	r3, r3, #1
 8002906:	6213      	str	r3, [r2, #32]
 8002908:	e00b      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 800290a:	4b67      	ldr	r3, [pc, #412]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4a66      	ldr	r2, [pc, #408]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002910:	f023 0301 	bic.w	r3, r3, #1
 8002914:	6213      	str	r3, [r2, #32]
 8002916:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	4a63      	ldr	r2, [pc, #396]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800291c:	f023 0304 	bic.w	r3, r3, #4
 8002920:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d015      	beq.n	8002956 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292a:	f7ff fb69 	bl	8002000 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002930:	e00a      	b.n	8002948 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f7ff fb65 	bl	8002000 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002940:	4293      	cmp	r3, r2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e0ab      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002948:	4b57      	ldr	r3, [pc, #348]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0ee      	beq.n	8002932 <HAL_RCC_OscConfig+0x37e>
 8002954:	e014      	b.n	8002980 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002956:	f7ff fb53 	bl	8002000 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800295c:	e00a      	b.n	8002974 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295e:	f7ff fb4f 	bl	8002000 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	; 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e095      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002974:	4b4c      	ldr	r3, [pc, #304]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1ee      	bne.n	800295e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d105      	bne.n	8002992 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002986:	4b48      	ldr	r3, [pc, #288]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	4a47      	ldr	r2, [pc, #284]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800298c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002990:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8081 	beq.w	8002a9e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299c:	4b42      	ldr	r3, [pc, #264]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 030c 	and.w	r3, r3, #12
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d061      	beq.n	8002a6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d146      	bne.n	8002a3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b0:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_OscConfig+0x4fc>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b6:	f7ff fb23 	bl	8002000 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029be:	f7ff fb1f 	bl	8002000 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e067      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d0:	4b35      	ldr	r3, [pc, #212]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f0      	bne.n	80029be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e4:	d108      	bne.n	80029f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029e6:	4b30      	ldr	r3, [pc, #192]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	492d      	ldr	r1, [pc, #180]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f8:	4b2b      	ldr	r3, [pc, #172]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a19      	ldr	r1, [r3, #32]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	430b      	orrs	r3, r1
 8002a0a:	4927      	ldr	r1, [pc, #156]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a10:	4b27      	ldr	r3, [pc, #156]	; (8002ab0 <HAL_RCC_OscConfig+0x4fc>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7ff faf3 	bl	8002000 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1e:	f7ff faef 	bl	8002000 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e037      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a30:	4b1d      	ldr	r3, [pc, #116]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x46a>
 8002a3c:	e02f      	b.n	8002a9e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3e:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_RCC_OscConfig+0x4fc>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7ff fadc 	bl	8002000 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4c:	f7ff fad8 	bl	8002000 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e020      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a5e:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x498>
 8002a6a:	e018      	b.n	8002a9e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e013      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <HAL_RCC_OscConfig+0x4f4>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d001      	beq.n	8002a9e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	40007000 	.word	0x40007000
 8002ab0:	42420060 	.word	0x42420060

08002ab4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0d0      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac8:	4b6a      	ldr	r3, [pc, #424]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d910      	bls.n	8002af8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad6:	4b67      	ldr	r3, [pc, #412]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 0207 	bic.w	r2, r3, #7
 8002ade:	4965      	ldr	r1, [pc, #404]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae6:	4b63      	ldr	r3, [pc, #396]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0b8      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d020      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d005      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b10:	4b59      	ldr	r3, [pc, #356]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	4a58      	ldr	r2, [pc, #352]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b28:	4b53      	ldr	r3, [pc, #332]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	4a52      	ldr	r2, [pc, #328]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b34:	4b50      	ldr	r3, [pc, #320]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	494d      	ldr	r1, [pc, #308]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d040      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d107      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5a:	4b47      	ldr	r3, [pc, #284]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d115      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e07f      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d107      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b72:	4b41      	ldr	r3, [pc, #260]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d109      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e073      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b82:	4b3d      	ldr	r3, [pc, #244]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e06b      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b92:	4b39      	ldr	r3, [pc, #228]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f023 0203 	bic.w	r2, r3, #3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	4936      	ldr	r1, [pc, #216]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ba4:	f7ff fa2c 	bl	8002000 <HAL_GetTick>
 8002ba8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002baa:	e00a      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bac:	f7ff fa28 	bl	8002000 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e053      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc2:	4b2d      	ldr	r3, [pc, #180]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 020c 	and.w	r2, r3, #12
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d1eb      	bne.n	8002bac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bd4:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d210      	bcs.n	8002c04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be2:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f023 0207 	bic.w	r2, r3, #7
 8002bea:	4922      	ldr	r1, [pc, #136]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf2:	4b20      	ldr	r3, [pc, #128]	; (8002c74 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e032      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d008      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c10:	4b19      	ldr	r3, [pc, #100]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	4916      	ldr	r1, [pc, #88]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d009      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c2e:	4b12      	ldr	r3, [pc, #72]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	490e      	ldr	r1, [pc, #56]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c42:	f000 f821 	bl	8002c88 <HAL_RCC_GetSysClockFreq>
 8002c46:	4602      	mov	r2, r0
 8002c48:	4b0b      	ldr	r3, [pc, #44]	; (8002c78 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	091b      	lsrs	r3, r3, #4
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	490a      	ldr	r1, [pc, #40]	; (8002c7c <HAL_RCC_ClockConfig+0x1c8>)
 8002c54:	5ccb      	ldrb	r3, [r1, r3]
 8002c56:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5a:	4a09      	ldr	r2, [pc, #36]	; (8002c80 <HAL_RCC_ClockConfig+0x1cc>)
 8002c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c5e:	4b09      	ldr	r3, [pc, #36]	; (8002c84 <HAL_RCC_ClockConfig+0x1d0>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff f98a 	bl	8001f7c <HAL_InitTick>

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40022000 	.word	0x40022000
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	08003594 	.word	0x08003594
 8002c80:	20000000 	.word	0x20000000
 8002c84:	20000004 	.word	0x20000004

08002c88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	2300      	movs	r3, #0
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	2300      	movs	r3, #0
 8002c98:	617b      	str	r3, [r7, #20]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ca2:	4b1e      	ldr	r3, [pc, #120]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d002      	beq.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x30>
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d003      	beq.n	8002cbe <HAL_RCC_GetSysClockFreq+0x36>
 8002cb6:	e027      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cba:	613b      	str	r3, [r7, #16]
      break;
 8002cbc:	e027      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	0c9b      	lsrs	r3, r3, #18
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cc8:	5cd3      	ldrb	r3, [r2, r3]
 8002cca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d010      	beq.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cd6:	4b11      	ldr	r3, [pc, #68]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	0c5b      	lsrs	r3, r3, #17
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	4a11      	ldr	r2, [pc, #68]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ce2:	5cd3      	ldrb	r3, [r2, r3]
 8002ce4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a0d      	ldr	r2, [pc, #52]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cea:	fb02 f203 	mul.w	r2, r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e004      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a0c      	ldr	r2, [pc, #48]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cfc:	fb02 f303 	mul.w	r3, r2, r3
 8002d00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	613b      	str	r3, [r7, #16]
      break;
 8002d06:	e002      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d08:	4b05      	ldr	r3, [pc, #20]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d0a:	613b      	str	r3, [r7, #16]
      break;
 8002d0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d0e:	693b      	ldr	r3, [r7, #16]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	371c      	adds	r7, #28
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	007a1200 	.word	0x007a1200
 8002d24:	080035a4 	.word	0x080035a4
 8002d28:	080035b4 	.word	0x080035b4
 8002d2c:	003d0900 	.word	0x003d0900

08002d30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d38:	4b0a      	ldr	r3, [pc, #40]	; (8002d64 <RCC_Delay+0x34>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <RCC_Delay+0x38>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	0a5b      	lsrs	r3, r3, #9
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d4c:	bf00      	nop
  }
  while (Delay --);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	1e5a      	subs	r2, r3, #1
 8002d52:	60fa      	str	r2, [r7, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f9      	bne.n	8002d4c <RCC_Delay+0x1c>
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr
 8002d64:	20000000 	.word	0x20000000
 8002d68:	10624dd3 	.word	0x10624dd3

08002d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e041      	b.n	8002e02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d106      	bne.n	8002d98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe fff8 	bl	8001d88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3304      	adds	r3, #4
 8002da8:	4619      	mov	r1, r3
 8002daa:	4610      	mov	r0, r2
 8002dac:	f000 fa56 	bl	800325c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d001      	beq.n	8002e24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e035      	b.n	8002e90 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a16      	ldr	r2, [pc, #88]	; (8002e9c <HAL_TIM_Base_Start_IT+0x90>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d009      	beq.n	8002e5a <HAL_TIM_Base_Start_IT+0x4e>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e4e:	d004      	beq.n	8002e5a <HAL_TIM_Base_Start_IT+0x4e>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a12      	ldr	r2, [pc, #72]	; (8002ea0 <HAL_TIM_Base_Start_IT+0x94>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d111      	bne.n	8002e7e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2b06      	cmp	r3, #6
 8002e6a:	d010      	beq.n	8002e8e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0201 	orr.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e7c:	e007      	b.n	8002e8e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f042 0201 	orr.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40012c00 	.word	0x40012c00
 8002ea0:	40000400 	.word	0x40000400

08002ea4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d020      	beq.n	8002f08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d01b      	beq.n	8002f08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f06f 0202 	mvn.w	r2, #2
 8002ed8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f998 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002ef4:	e005      	b.n	8002f02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f98b 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 f99a 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d020      	beq.n	8002f54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d01b      	beq.n	8002f54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f06f 0204 	mvn.w	r2, #4
 8002f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2202      	movs	r2, #2
 8002f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f972 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002f40:	e005      	b.n	8002f4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f965 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f000 f974 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d020      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01b      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0208 	mvn.w	r2, #8
 8002f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2204      	movs	r2, #4
 8002f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f94c 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002f8c:	e005      	b.n	8002f9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f93f 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f94e 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d020      	beq.n	8002fec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f003 0310 	and.w	r3, r3, #16
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01b      	beq.n	8002fec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0210 	mvn.w	r2, #16
 8002fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f926 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002fd8:	e005      	b.n	8002fe6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f919 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f928 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00c      	beq.n	8003010 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d007      	beq.n	8003010 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0201 	mvn.w	r2, #1
 8003008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7fe ff68 	bl	8001ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00c      	beq.n	8003034 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003020:	2b00      	cmp	r3, #0
 8003022:	d007      	beq.n	8003034 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800302c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fa6f 	bl	8003512 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00c      	beq.n	8003058 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003044:	2b00      	cmp	r3, #0
 8003046:	d007      	beq.n	8003058 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 f8f8 	bl	8003248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00c      	beq.n	800307c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f003 0320 	and.w	r3, r3, #32
 8003068:	2b00      	cmp	r3, #0
 800306a:	d007      	beq.n	800307c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f06f 0220 	mvn.w	r2, #32
 8003074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fa42 	bl	8003500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800307c:	bf00      	nop
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <HAL_TIM_ConfigClockSource+0x1c>
 800309c:	2302      	movs	r3, #2
 800309e:	e0b4      	b.n	800320a <HAL_TIM_ConfigClockSource+0x186>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80030be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030d8:	d03e      	beq.n	8003158 <HAL_TIM_ConfigClockSource+0xd4>
 80030da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030de:	f200 8087 	bhi.w	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e6:	f000 8086 	beq.w	80031f6 <HAL_TIM_ConfigClockSource+0x172>
 80030ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ee:	d87f      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b70      	cmp	r3, #112	; 0x70
 80030f2:	d01a      	beq.n	800312a <HAL_TIM_ConfigClockSource+0xa6>
 80030f4:	2b70      	cmp	r3, #112	; 0x70
 80030f6:	d87b      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b60      	cmp	r3, #96	; 0x60
 80030fa:	d050      	beq.n	800319e <HAL_TIM_ConfigClockSource+0x11a>
 80030fc:	2b60      	cmp	r3, #96	; 0x60
 80030fe:	d877      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003100:	2b50      	cmp	r3, #80	; 0x50
 8003102:	d03c      	beq.n	800317e <HAL_TIM_ConfigClockSource+0xfa>
 8003104:	2b50      	cmp	r3, #80	; 0x50
 8003106:	d873      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003108:	2b40      	cmp	r3, #64	; 0x40
 800310a:	d058      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x13a>
 800310c:	2b40      	cmp	r3, #64	; 0x40
 800310e:	d86f      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003110:	2b30      	cmp	r3, #48	; 0x30
 8003112:	d064      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003114:	2b30      	cmp	r3, #48	; 0x30
 8003116:	d86b      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003118:	2b20      	cmp	r3, #32
 800311a:	d060      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 800311c:	2b20      	cmp	r3, #32
 800311e:	d867      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003120:	2b00      	cmp	r3, #0
 8003122:	d05c      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003124:	2b10      	cmp	r3, #16
 8003126:	d05a      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003128:	e062      	b.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6899      	ldr	r1, [r3, #8]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	f000 f96a 	bl	8003412 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800314c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	609a      	str	r2, [r3, #8]
      break;
 8003156:	e04f      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6818      	ldr	r0, [r3, #0]
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	6899      	ldr	r1, [r3, #8]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f000 f953 	bl	8003412 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800317a:	609a      	str	r2, [r3, #8]
      break;
 800317c:	e03c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	6859      	ldr	r1, [r3, #4]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	461a      	mov	r2, r3
 800318c:	f000 f8ca 	bl	8003324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2150      	movs	r1, #80	; 0x50
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f921 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 800319c:	e02c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6859      	ldr	r1, [r3, #4]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	461a      	mov	r2, r3
 80031ac:	f000 f8e8 	bl	8003380 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2160      	movs	r1, #96	; 0x60
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 f911 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 80031bc:	e01c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	6859      	ldr	r1, [r3, #4]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	461a      	mov	r2, r3
 80031cc:	f000 f8aa 	bl	8003324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2140      	movs	r1, #64	; 0x40
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 f901 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 80031dc:	e00c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	4610      	mov	r0, r2
 80031ea:	f000 f8f8 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 80031ee:	e003      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
      break;
 80031f4:	e000      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003208:	7bfb      	ldrb	r3, [r7, #15]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr

08003248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	bc80      	pop	{r7}
 8003258:	4770      	bx	lr
	...

0800325c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a2b      	ldr	r2, [pc, #172]	; (800331c <TIM_Base_SetConfig+0xc0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d007      	beq.n	8003284 <TIM_Base_SetConfig+0x28>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327a:	d003      	beq.n	8003284 <TIM_Base_SetConfig+0x28>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a28      	ldr	r2, [pc, #160]	; (8003320 <TIM_Base_SetConfig+0xc4>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d108      	bne.n	8003296 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800328a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	4313      	orrs	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a20      	ldr	r2, [pc, #128]	; (800331c <TIM_Base_SetConfig+0xc0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d007      	beq.n	80032ae <TIM_Base_SetConfig+0x52>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032a4:	d003      	beq.n	80032ae <TIM_Base_SetConfig+0x52>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a1d      	ldr	r2, [pc, #116]	; (8003320 <TIM_Base_SetConfig+0xc4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d108      	bne.n	80032c0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a0d      	ldr	r2, [pc, #52]	; (800331c <TIM_Base_SetConfig+0xc0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d103      	bne.n	80032f4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f023 0201 	bic.w	r2, r3, #1
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	611a      	str	r2, [r3, #16]
  }
}
 8003312:	bf00      	nop
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr
 800331c:	40012c00 	.word	0x40012c00
 8003320:	40000400 	.word	0x40000400

08003324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	f023 0201 	bic.w	r2, r3, #1
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800334e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	4313      	orrs	r3, r2
 8003358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f023 030a 	bic.w	r3, r3, #10
 8003360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	621a      	str	r2, [r3, #32]
}
 8003376:	bf00      	nop
 8003378:	371c      	adds	r7, #28
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	f023 0210 	bic.w	r2, r3, #16
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	031b      	lsls	r3, r3, #12
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	621a      	str	r2, [r3, #32]
}
 80033d4:	bf00      	nop
 80033d6:	371c      	adds	r7, #28
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr

080033de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	f043 0307 	orr.w	r3, r3, #7
 8003400:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	609a      	str	r2, [r3, #8]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr

08003412 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003412:	b480      	push	{r7}
 8003414:	b087      	sub	sp, #28
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800342c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	021a      	lsls	r2, r3, #8
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	431a      	orrs	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	4313      	orrs	r3, r2
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	609a      	str	r2, [r3, #8]
}
 8003446:	bf00      	nop
 8003448:	371c      	adds	r7, #28
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr

08003450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003464:	2302      	movs	r3, #2
 8003466:	e041      	b.n	80034ec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800348e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a14      	ldr	r2, [pc, #80]	; (80034f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d009      	beq.n	80034c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b4:	d004      	beq.n	80034c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a10      	ldr	r2, [pc, #64]	; (80034fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d10c      	bne.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40012c00 	.word	0x40012c00
 80034fc:	40000400 	.word	0x40000400

08003500 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	bc80      	pop	{r7}
 8003510:	4770      	bx	lr

08003512 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <__libc_init_array>:
 8003524:	b570      	push	{r4, r5, r6, lr}
 8003526:	2600      	movs	r6, #0
 8003528:	4d0c      	ldr	r5, [pc, #48]	; (800355c <__libc_init_array+0x38>)
 800352a:	4c0d      	ldr	r4, [pc, #52]	; (8003560 <__libc_init_array+0x3c>)
 800352c:	1b64      	subs	r4, r4, r5
 800352e:	10a4      	asrs	r4, r4, #2
 8003530:	42a6      	cmp	r6, r4
 8003532:	d109      	bne.n	8003548 <__libc_init_array+0x24>
 8003534:	f000 f822 	bl	800357c <_init>
 8003538:	2600      	movs	r6, #0
 800353a:	4d0a      	ldr	r5, [pc, #40]	; (8003564 <__libc_init_array+0x40>)
 800353c:	4c0a      	ldr	r4, [pc, #40]	; (8003568 <__libc_init_array+0x44>)
 800353e:	1b64      	subs	r4, r4, r5
 8003540:	10a4      	asrs	r4, r4, #2
 8003542:	42a6      	cmp	r6, r4
 8003544:	d105      	bne.n	8003552 <__libc_init_array+0x2e>
 8003546:	bd70      	pop	{r4, r5, r6, pc}
 8003548:	f855 3b04 	ldr.w	r3, [r5], #4
 800354c:	4798      	blx	r3
 800354e:	3601      	adds	r6, #1
 8003550:	e7ee      	b.n	8003530 <__libc_init_array+0xc>
 8003552:	f855 3b04 	ldr.w	r3, [r5], #4
 8003556:	4798      	blx	r3
 8003558:	3601      	adds	r6, #1
 800355a:	e7f2      	b.n	8003542 <__libc_init_array+0x1e>
 800355c:	080035b8 	.word	0x080035b8
 8003560:	080035b8 	.word	0x080035b8
 8003564:	080035b8 	.word	0x080035b8
 8003568:	080035bc 	.word	0x080035bc

0800356c <memset>:
 800356c:	4603      	mov	r3, r0
 800356e:	4402      	add	r2, r0
 8003570:	4293      	cmp	r3, r2
 8003572:	d100      	bne.n	8003576 <memset+0xa>
 8003574:	4770      	bx	lr
 8003576:	f803 1b01 	strb.w	r1, [r3], #1
 800357a:	e7f9      	b.n	8003570 <memset+0x4>

0800357c <_init>:
 800357c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357e:	bf00      	nop
 8003580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003582:	bc08      	pop	{r3}
 8003584:	469e      	mov	lr, r3
 8003586:	4770      	bx	lr

08003588 <_fini>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	bf00      	nop
 800358c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358e:	bc08      	pop	{r3}
 8003590:	469e      	mov	lr, r3
 8003592:	4770      	bx	lr
