vhdl xil_defaultlib  \
"../../../../shared_mem.gen/sources_1/bd/shared_mem/ip/shared_mem_axi_bram_ctrl_0_0/sim/shared_mem_axi_bram_ctrl_0_0.vhd" \
"../../../../shared_mem.gen/sources_1/bd/shared_mem/ip/shared_mem_axi_smc_0/bd_0/ip/ip_1/sim/bd_ae06_psr_aclk_0.vhd" \
"../../../../shared_mem.gen/sources_1/bd/shared_mem/ip/shared_mem_rst_ps7_0_50M_0/sim/shared_mem_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
