#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 13 20:59:31 2019
# Process ID: 47220
# Current directory: K:/sola/Zedboard/axi_quad_spi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46600 K:\sola\Zedboard\axi_quad_spi_test\axi_quad_spi_test.xpr
# Log file: K:/sola/Zedboard/axi_quad_spi_test/vivado.log
# Journal file: K:/sola/Zedboard/axi_quad_spi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.xpr
update_compile_order -fileset sources_1
open_bd_design {K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files -ipstatic_source_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/modelsim} {questa=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/questa} {riviera=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/riviera} {activehdl=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_quad_spi_0_SPI_0 }]
delete_bd_objs [get_bd_nets probe0_0_1] [get_bd_nets probe1_0_1] [get_bd_nets probe2_0_1] [get_bd_nets probe3_0_1] [get_bd_cells ila_0]
delete_bd_objs [get_bd_ports probe1_0] [get_bd_ports probe0_0] [get_bd_ports probe2_0] [get_bd_ports probe3_0]
save_bd_design
regenerate_bd_layout
save_bd_design
validate_bd_design
generate_target all [get_files  K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files -ipstatic_source_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/modelsim} {questa=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/questa} {riviera=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/riviera} {activehdl=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO0_I ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO0_O ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO0_T ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO1_I ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO1_O ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_IO1_T ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SCK_I ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SCK_O ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SCK_T ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SS_I ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SS_O ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/axi_quad_spi_0_SPI_0_SS_T ]]
save_constraints -force
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_quad_spi_0_SPI_0 } ]
endgroup
save_bd_design
generate_target all [get_files  K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files -ipstatic_source_dir K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/modelsim} {questa=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/questa} {riviera=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/riviera} {activehdl=K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.runs/impl_1/design_1_wrapper.sysdef K:/sola/Zedboard/axi_quad_spi_test/axi_quad_spi_test.sdk/design_1_wrapper.hdf

