//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30794723
// Cuda compilation tools, release 11.6, V11.6.55
// Based on NVVM 7.0.1
//

.version 6.3
.target sm_52
.address_size 64

	// .globl	update_instances

.visible .entry update_instances(
	.param .u64 update_instances_param_0,
	.param .u64 update_instances_param_1,
	.param .u32 update_instances_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd3, [update_instances_param_0];
	ld.param.u64 	%rd4, [update_instances_param_1];
	ld.param.u32 	%r2, [update_instances_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_3;

	cvta.to.global.u64 	%rd5, %rd4;
	mul.wide.u32 	%rd6, %r1, 64;
	add.s64 	%rd1, %rd5, %rd6;
	ld.global.nc.v4.u32 	{%r6, %r7, %r8, %r9}, [%rd1];
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.u32 	%rd8, %r6, 80;
	add.s64 	%rd9, %rd7, %rd8;
	add.s64 	%rd2, %rd9, 48;
	ld.global.v4.u32 	{%r14, %r15, %r16, %r17}, [%rd9+48];
	ld.global.v4.u32 	{%r19, %r20, %r21, %r22}, [%rd9+64];
	and.b32  	%r25, %r7, 1;
	setp.eq.b32 	%p2, %r25, 1;
	and.b32  	%r26, %r7, 12;
	setp.eq.s32 	%p3, %r26, 0;
	bfe.s32 	%r27, %r7, 2, 1;
	and.b32  	%r28, %r27, 255;
	selp.b32 	%r29, %r16, %r28, %p3;
	mov.u32 	%r30, 5;
	mov.u32 	%r31, 0;
	st.global.v4.u32 	[%rd9+48], {%r6, %r31, %r29, %r30};
	selp.b32 	%r32, %r9, %r20, %p2;
	selp.b32 	%r33, %r8, %r19, %p2;
	st.global.v4.u32 	[%rd9+64], {%r33, %r32, %r21, %r22};
	and.b32  	%r36, %r7, 2;
	setp.eq.s32 	%p4, %r36, 0;
	@%p4 bra 	$L__BB0_3;

	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd1+16];
	ld.global.nc.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd1+32];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd1+48];
	st.global.v4.f32 	[%rd2+-48], {%f1, %f2, %f3, %f4};
	st.global.v4.f32 	[%rd2+-32], {%f9, %f10, %f11, %f12};
	st.global.v4.f32 	[%rd2+-16], {%f17, %f18, %f19, %f20};

$L__BB0_3:
	ret;

}

