#include <cstdint>
#include "ppc_runtime.h"
#include "abi_bridge.h"
#include "memory.h"
#include "recomp_mod_loader.h"

extern "C" void func_80013120(CpuContext* MKW_RESTRICT ctx)
{
    uint32_t cr0_0 = 0;
    uint32_t r7_stbu_ea_0 = 0;
    uint32_t r7_stbu_ea_1 = 0;
    uint32_t r7_stbu_ea_2 = 0;
    uint32_t r7_stbu_ea_3 = 0;
    uint32_t r7_stbu_ea_4 = 0;
    uint32_t r7_stbu_ea_5 = 0;
    uint32_t r7_stbu_ea_6 = 0;
    uint32_t r7_stbu_ea_7 = 0;
    uint32_t r7_stbu_ea_8 = 0;

    uint32_t r0 = ctx->gpr[0];
    uint32_t r3 = ctx->gpr[3];
    uint32_t r4 = ctx->gpr[4];
    uint32_t r5 = ctx->gpr[5];
    uint32_t r6 = ctx->gpr[6];
    uint32_t r7 = ctx->gpr[7];
    uint32_t r8 = ctx->gpr[8];
    uint32_t cr = ctx->cr;
    uint32_t ctr = ctx->ctr;
    uint32_t xer = ctx->xer;

    goto loc_80013120;

loc_80013120:
{
    r0 = (r3 & 3);
    r5 = (r4 & 3);
}

loc_8001312C:
{
    r7 = r3;
    if ((static_cast<uint32_t>(r0) != static_cast<uint32_t>(r5))) {
        goto loc_800131BC;
    }
}

loc_80013134:
{
}

loc_80013138:
{
    if ((static_cast<int32_t>(r5) == static_cast<int32_t>(0))) {
        goto loc_80013178;
    }
}

loc_8001313C:
{
    r0 = MemoryInline::FlatRead8(r4);
    MemoryInline::FlatWrite8(r3, static_cast<uint8_t>(r0));
    SetCRResident(cr, xer, 0, static_cast<int32_t>(r0), static_cast<int32_t>(0));
}

loc_80013148:
{
    if (((cr & 0x20000000u) != 0)) {
        goto loc_return;
    }
}

loc_8001314C:
{
    r0 = (3 - r5);
    xer = (xer & 0xDFFFFFFFu) | ((static_cast<uint32_t>(3) >= static_cast<uint32_t>(r5) ? 1u : 0u) << 29);
    ctr = r0;
}

loc_80013158:
{
    if ((static_cast<int32_t>(r0) == static_cast<int32_t>(0))) {
        goto loc_80013170;
    }
}

loc_8001315C:
{
    r4 = (r4 + 1);
    r0 = MemoryInline::FlatRead8(r4);
    r7_stbu_ea_2 = (r7 + 1);
    MemoryInline::FlatWrite8(r7_stbu_ea_2, static_cast<uint8_t>(r0));
    r7 = r7_stbu_ea_2;
    SetCRResident(cr, xer, 0, static_cast<int32_t>(r0), static_cast<int32_t>(0));
}

loc_80013168:
{
    if (((cr & 0x20000000u) != 0)) {
        goto loc_return;
    }
}

loc_8001316C:
{
    ctr = (ctr + -1);
    if ((ctr != 0)) {
        goto loc_8001315C;
    }
}

loc_80013170:
{
    r7 = (r7 + 1);
    r4 = (r4 + 1);
}

loc_80013178:
{
    r8 = MemoryInline::FlatRead32(r4);
    r5 = 0x80810000u;
    r5 = (r5 + -32640);
    r6 = (r8 + -16842752);
    r6 = (r6 + -257);
    r6 = (r6 & ~r8);
    r0 = (r6 & r5);
    if ((static_cast<int32_t>(r0) != static_cast<int32_t>(0))) {
        goto loc_800131BC;
    }
}

loc_80013198:
{
    r7 = (r7 + -4);
}

loc_8001319C:
{
    MemoryInline::FlatWrite32((r7 + 4), r8);
    r7 = (r7 + 4);
    r4 = (r4 + 4);
    r8 = MemoryInline::FlatRead32(r4);
    r6 = (r8 + -16842752);
    r6 = (r6 + -257);
    r6 = (r6 & ~r8);
    r0 = (r6 & r5);
    if ((static_cast<int32_t>(r0) == static_cast<int32_t>(0))) {
        goto loc_8001319C;
    }
}

loc_800131B8:
{
    r7 = (r7 + 4);
}

loc_800131BC:
{
    r0 = MemoryInline::FlatRead8(r4);
    MemoryInline::FlatWrite8(r7, static_cast<uint8_t>(r0));
    SetCRResident(cr, xer, 0, static_cast<int32_t>(r0), static_cast<int32_t>(0));
}

loc_800131C8:
{
    if (((cr & 0x20000000u) != 0)) {
        goto loc_return;
    }
}

loc_800131CC:
{
    r4 = (r4 + 1);
    r0 = MemoryInline::FlatRead8(r4);
    r7_stbu_ea_7 = (r7 + 1);
    MemoryInline::FlatWrite8(r7_stbu_ea_7, static_cast<uint8_t>(r0));
    r7 = r7_stbu_ea_7;
    SetCRResident(cr, xer, 0, static_cast<int32_t>(r0), static_cast<int32_t>(0));
}

loc_800131D8:
{
    if (((cr & 0x20000000u) == 0)) {
        goto loc_800131CC;
    }
}

loc_800131DC:
{
    ctx->gpr[0] = r0;
    ctx->gpr[4] = r4;
    ctx->gpr[5] = r5;
    ctx->gpr[6] = r6;
    ctx->gpr[7] = r7;
    ctx->gpr[8] = r8;
    ctx->cr = cr;
    ctx->ctr = ctr;
    ctx->xer = xer;
    return;
}

loc_return:
{
    ctx->gpr[0] = r0;
    ctx->gpr[4] = r4;
    ctx->gpr[5] = r5;
    ctx->gpr[6] = r6;
    ctx->gpr[7] = r7;
    ctx->gpr[8] = r8;
    ctx->cr = cr;
    ctx->ctr = ctr;
    ctx->xer = xer;
    return;
}

}

// RECOMP_GUEST_ABI gpr_read=0x000001F9 gpr_write=0x000001F1 gpr_return=0x00000010 fpr_read=0x00000000 fpr_write=0x00000000 fpr_return=0x00000000 cr_read=0x01 cr_write=0x01 xer_read=1 xer_write=1 fence=0
// RECOMP_REGISTRATION base 0x80013120 func_80013120 preserves=true fpr_mask=0x00000000
