$date
	Wed Aug 23 14:09:20 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module problema1_tb $end
$var reg 4 ! binary_input [3:0] $end
$var wire 1 " display [6] $end
$var wire 1 # display [5] $end
$var wire 1 $ display [4] $end
$var wire 1 % display [3] $end
$var wire 1 & display [2] $end
$var wire 1 ' display [1] $end
$var wire 1 ( display [0] $end

$scope module uut $end
$var wire 1 ) binary_input [3] $end
$var wire 1 * binary_input [2] $end
$var wire 1 + binary_input [1] $end
$var wire 1 , binary_input [0] $end
$var wire 1 " display [6] $end
$var wire 1 # display [5] $end
$var wire 1 $ display [4] $end
$var wire 1 % display [3] $end
$var wire 1 & display [2] $end
$var wire 1 ' display [1] $end
$var wire 1 ( display [0] $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 0 d $end
$var wire 1 1 e $end
$var wire 1 2 f $end
$var wire 1 3 g $end
$var wire 1 4 I0 $end
$var wire 1 5 I1 $end
$var wire 1 6 I2 $end
$var wire 1 7 I3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0(
0'
1&
0%
0$
1#
0"
0-
0.
1/
00
01
12
03
04
05
16
07
0,
1+
0*
0)
$end
#10
b1100 !
0+
1*
1)
14
15
06
13
1.
02
1'
0#
1"
#20
b0 !
0*
0)
04
05
0/
0.
0'
0&
