

================================================================
== Vivado HLS Report for 'word_width'
================================================================
* Date:           Fri Apr  9 06:23:33 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.102 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       12| 50.000 ns | 60.000 ns |   10|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       10|       10|         3|          1|          1|     9|    yes   |
        |- WRITE   |        8|        8|         5|          2|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      16|      2|    0|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      94|    226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |x_V_U  |word_width_x_V  |        0|  16|   2|    0|     9|    8|     1|           72|
    +-------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                |        0|  16|   2|    0|     9|    8|     1|           72|
    +-------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_1_fu_219_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln24_fu_205_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln68_1_fu_233_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln68_fu_229_p2       |     +    |      0|  0|   8|           8|           8|
    |i_fu_249_p2              |     +    |      0|  0|  13|           4|           1|
    |idx_fu_168_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln24_fu_190_p2       |     -    |      0|  0|  15|           5|           5|
    |icmp_ln17_fu_243_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_162_p2      |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 107|          47|          37|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_idx_0_phi_fu_143_p4  |   9|          2|    2|          4|
    |i_0_reg_151                     |   9|          2|    4|          8|
    |idx_0_reg_139                   |   9|          2|    2|          4|
    |x_V_address0                    |  15|          3|    4|         12|
    |x_V_address1                    |  15|          3|    4|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 117|         24|   20|         52|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |add_ln68_1_reg_309               |  8|   0|    8|          0|
    |ap_CS_fsm                        |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |  1|   0|    1|          0|
    |i_0_reg_151                      |  4|   0|    4|          0|
    |icmp_ln17_reg_314                |  1|   0|    1|          0|
    |icmp_ln17_reg_314_pp1_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln22_reg_264                |  1|   0|    1|          0|
    |icmp_ln22_reg_264_pp0_iter1_reg  |  1|   0|    1|          0|
    |idx_0_reg_139                    |  2|   0|    2|          0|
    |idx_0_reg_139_pp0_iter1_reg      |  2|   0|    2|          0|
    |idx_reg_268                      |  2|   0|    2|          0|
    |sub_ln24_reg_273                 |  5|   0|    5|          0|
    |x_V_load_1_reg_299               |  8|   0|    8|          0|
    |x_V_load_2_reg_304               |  8|   0|    8|          0|
    |x_V_load_reg_284                 |  8|   0|    8|          0|
    |x_in_V_load_reg_333              |  8|   0|    8|          0|
    |zext_ln19_reg_323                |  4|   0|   64|         60|
    |zext_ln19_reg_323_pp1_iter1_reg  |  4|   0|   64|         60|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 78|   0|  198|        120|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  word_width  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  word_width  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  word_width  | return value |
|x_in_V_address0  | out |    4|  ap_memory |    x_in_V    |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |    x_in_V    |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |    x_in_V    |     array    |
|y_V_address0     | out |    2|  ap_memory |      y_V     |     array    |
|y_V_ce0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0           | out |    8|  ap_memory |      y_V     |     array    |
|load             |  in |    1|   ap_none  |     load     |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

