// Seed: 4123981287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = (id_5);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_6 = 1;
  module_0(
      id_6, id_6, id_6, id_2, id_6, id_4, id_6, id_6, id_6, id_6, id_6
  );
  always @(posedge id_1 or negedge 1 == 1) if (1'h0) assume (id_5[1]);
  assign id_4 = id_3++;
endmodule
