# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 22:23:19  October 12, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CFXS_HWD_TestDev_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name ALLOW_REGISTER_RETIMING OFF
set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD OFF
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS OFF

set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA6U23I7
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:23:19  OCTOBER 12, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name NUM_PARALLEL_PROCESSORS 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_location_assignment PIN_W15 -to o_led[0]
set_location_assignment PIN_AA24 -to o_led[1]
set_location_assignment PIN_V16 -to o_led[2]
set_location_assignment PIN_V15 -to o_led[3]
set_location_assignment PIN_AF26 -to o_led[4]
set_location_assignment PIN_AE26 -to o_led[5]
set_location_assignment PIN_Y16 -to o_led[6]
set_location_assignment PIN_AA23 -to o_led[7]
set_location_assignment PIN_Y24 -to i_switch[0]
set_location_assignment PIN_W24 -to i_switch[1]
set_location_assignment PIN_W21 -to i_switch[2]
set_location_assignment PIN_W20 -to i_switch[3]
set_location_assignment PIN_AH17 -to i_button[0]
set_location_assignment PIN_AH16 -to i_button[1]
set_location_assignment PIN_V11 -to clock_System
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to o_led[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_switch[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_switch[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_switch[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_switch[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_button[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i_button[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clock_System
set_global_assignment -name OPTIMIZATION_MODE BALANCED
set_location_assignment PIN_Y15 -to target_swdio
set_location_assignment PIN_AA15 -to target_swclk
set_location_assignment PIN_AG28 -to target_swo
set_location_assignment PIN_AE25 -to target_nreset
set_location_assignment PIN_AF27 -to dbg_target_nreset
set_location_assignment PIN_AF28 -to dbg_target_swo
set_location_assignment PIN_AD26 -to dbg_target_swclk
set_location_assignment PIN_AC24 -to dbg_target_swdio
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to target_swdio
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to target_swclk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to target_swo
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to target_nreset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dbg_target_nreset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dbg_target_swo
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dbg_target_swclk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dbg_target_swdio
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to target_swdio
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to target_swclk
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to target_swo
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to target_nreset
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to dbg_target_nreset
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to dbg_target_swo
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to dbg_target_swclk
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to dbg_target_swdio









set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Types.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Utils.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/PulseGenerator.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/ClockDivider.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedClockDivider.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/CascadeClockDivider.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" -library CFXS
set_global_assignment -name VHDL_FILE "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/HDL/src/main.vhd"
