#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002568a294bc0 .scope module, "ASYNC_FIFO_tb" "ASYNC_FIFO_tb" 2 3;
 .timescale -9 -12;
P_000002568a2dc430 .param/l "Address_width" 0 2 10, +C4<00000000000000000000000000000011>;
P_000002568a2dc468 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_000002568a2dc4a0 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_000002568a2dc4d8 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
P_000002568a2dc510 .param/l "Rperiod" 0 2 6, +C4<00000000000000000000000000011001>;
P_000002568a2dc548 .param/l "Wperiod" 0 2 5, +C4<00000000000000000000000000001010>;
v000002568a336690_0 .var "Rclk_tb", 0 0;
v000002568a337950_0 .net "Rdata_tb", 7 0, v000002568a333070_0;  1 drivers
v000002568a337090_0 .net "Rempty_tb", 0 0, L_000002568a338210;  1 drivers
v000002568a337450_0 .var "Rinc_tb", 0 0;
v000002568a336af0_0 .var/i "Rindex", 31 0;
v000002568a337310_0 .var "Rrst_tb", 0 0;
v000002568a3379f0_0 .var "Wclk_tb", 0 0;
v000002568a336eb0_0 .net "Wfull_tb", 0 0, L_000002568a2c73e0;  1 drivers
v000002568a337590_0 .var "Winc_tb", 0 0;
v000002568a337a90_0 .var/i "Windex", 31 0;
v000002568a3374f0_0 .var "Wrdata_tb", 7 0;
v000002568a336ff0_0 .var "Wrst_tb", 0 0;
v000002568a337c70_0 .var "done", 0 0;
v000002568a3383f0 .array "expected_output", 0 7, 7 0;
v000002568a338490_0 .var/i "i", 31 0;
S_000002568a28d010 .scope module, "FIFOASYNC" "ASYNC_FIFO" 2 185, 3 6 0, S_000002568a294bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002568a28d1a0 .param/l "Address_width" 0 3 10, +C4<00000000000000000000000000000011>;
P_000002568a28d1d8 .param/l "Data_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_000002568a28d210 .param/l "Depth" 0 3 9, +C4<00000000000000000000000000001000>;
P_000002568a28d248 .param/l "NUM_STAGES" 0 3 11, +C4<00000000000000000000000000000010>;
v000002568a336870_0 .net "R2q_wptr_internal", 3 0, v000002568a3337f0_0;  1 drivers
v000002568a337270_0 .net "Radder_internal", 2 0, L_000002568a338170;  1 drivers
v000002568a3378b0_0 .net "Rclk", 0 0, v000002568a336690_0;  1 drivers
v000002568a338030_0 .net "Rdata", 7 0, v000002568a333070_0;  alias, 1 drivers
v000002568a336b90_0 .net "Rempty", 0 0, L_000002568a338210;  alias, 1 drivers
v000002568a337770_0 .net "Rempty_flag_internal", 0 0, L_000002568a3369b0;  1 drivers
v000002568a336d70_0 .net "Rinc", 0 0, v000002568a337450_0;  1 drivers
v000002568a337e50_0 .net "Rptr_internal", 3 0, v000002568a334510_0;  1 drivers
v000002568a3382b0_0 .net "Rrst", 0 0, v000002568a337310_0;  1 drivers
v000002568a337b30_0 .net "Wadder_internal", 2 0, L_000002568a337db0;  1 drivers
v000002568a338350_0 .net "Wclk", 0 0, v000002568a3379f0_0;  1 drivers
v000002568a3371d0_0 .net "Wclken_internal", 0 0, v000002568a332df0_0;  1 drivers
v000002568a338530_0 .net "Wfull", 0 0, L_000002568a2c73e0;  alias, 1 drivers
v000002568a337810_0 .net "Winc", 0 0, v000002568a337590_0;  1 drivers
v000002568a336730_0 .net "Wptr_internal", 3 0, v000002568a332d50_0;  1 drivers
v000002568a3373b0_0 .net "Wq2_rptr_internal", 3 0, v000002568a2ced10_0;  1 drivers
v000002568a3376d0_0 .net "Wrdata", 7 0, v000002568a3374f0_0;  1 drivers
v000002568a337630_0 .net "Wrst", 0 0, v000002568a336ff0_0;  1 drivers
S_000002568a2e1ba0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 3 97, 4 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002568a2beb00 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000002568a2beb38 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000002568a2ce770_0 .net "ASYNC", 3 0, v000002568a334510_0;  alias, 1 drivers
v000002568a2cdff0_0 .net "CLK", 0 0, v000002568a3379f0_0;  alias, 1 drivers
v000002568a2ce130_0 .net "RST", 0 0, v000002568a336ff0_0;  alias, 1 drivers
v000002568a2ced10_0 .var "SYNC", 3 0;
v000002568a2ce1d0_0 .var/i "i", 31 0;
v000002568a2ce310 .array "sync_reg", 0 3, 1 0;
v000002568a2ce310_0 .array/port v000002568a2ce310, 0;
v000002568a2ce310_1 .array/port v000002568a2ce310, 1;
v000002568a2ce310_2 .array/port v000002568a2ce310, 2;
v000002568a2ce310_3 .array/port v000002568a2ce310, 3;
E_000002568a2d7880 .event anyedge, v000002568a2ce310_0, v000002568a2ce310_1, v000002568a2ce310_2, v000002568a2ce310_3;
E_000002568a2d7e40/0 .event negedge, v000002568a2ce130_0;
E_000002568a2d7e40/1 .event posedge, v000002568a2cdff0_0;
E_000002568a2d7e40 .event/or E_000002568a2d7e40/0, E_000002568a2d7e40/1;
S_000002568a299c10 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 3 110, 4 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002568a2beb80 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000002568a2bebb8 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000002568a2ce450_0 .net "ASYNC", 3 0, v000002568a332d50_0;  alias, 1 drivers
v000002568a2ce950_0 .net "CLK", 0 0, v000002568a336690_0;  alias, 1 drivers
v000002568a2ce9f0_0 .net "RST", 0 0, v000002568a337310_0;  alias, 1 drivers
v000002568a3337f0_0 .var "SYNC", 3 0;
v000002568a3334d0_0 .var/i "i", 31 0;
v000002568a333890 .array "sync_reg", 0 3, 1 0;
v000002568a333890_0 .array/port v000002568a333890, 0;
v000002568a333890_1 .array/port v000002568a333890, 1;
v000002568a333890_2 .array/port v000002568a333890, 2;
v000002568a333890_3 .array/port v000002568a333890, 3;
E_000002568a2d79c0 .event anyedge, v000002568a333890_0, v000002568a333890_1, v000002568a333890_2, v000002568a333890_3;
E_000002568a2d7d80/0 .event negedge, v000002568a2ce9f0_0;
E_000002568a2d7d80/1 .event posedge, v000002568a2ce950_0;
E_000002568a2d7d80 .event/or E_000002568a2d7d80/0, E_000002568a2d7d80/1;
S_000002568a299da0 .scope module, "Clogic" "Comb_logic" 3 53, 5 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002568a332df0_0 .var "Wclken", 0 0;
v000002568a3341f0_0 .net "Wfull", 0 0, L_000002568a2c73e0;  alias, 1 drivers
v000002568a334010_0 .net "Winc", 0 0, v000002568a337590_0;  alias, 1 drivers
E_000002568a2d7ac0 .event anyedge, v000002568a334010_0, v000002568a3341f0_0;
S_000002568a2990a0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 3 66, 6 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000002568a299f30 .param/l "Address_width" 0 6 5, +C4<00000000000000000000000000000011>;
P_000002568a299f68 .param/l "Data_width" 0 6 3, +C4<00000000000000000000000000001000>;
P_000002568a299fa0 .param/l "Depth" 0 6 4, +C4<00000000000000000000000000001000>;
v000002568a332a30 .array "MEM", 0 7, 7 0;
v000002568a332fd0_0 .net "Radder", 2 0, L_000002568a338170;  alias, 1 drivers
v000002568a332b70_0 .net "Rclk", 0 0, v000002568a336690_0;  alias, 1 drivers
v000002568a333070_0 .var "Rdata", 7 0;
v000002568a332c10_0 .net "Rempty_flag", 0 0, L_000002568a3369b0;  alias, 1 drivers
v000002568a333390_0 .net "Wadder", 2 0, L_000002568a337db0;  alias, 1 drivers
v000002568a333610_0 .net "Wclk", 0 0, v000002568a3379f0_0;  alias, 1 drivers
v000002568a3336b0_0 .net "Wclken", 0 0, v000002568a332df0_0;  alias, 1 drivers
v000002568a333570_0 .net "Wrdata", 7 0, v000002568a3374f0_0;  alias, 1 drivers
E_000002568a2d7b00 .event posedge, v000002568a2ce950_0;
E_000002568a2d7bc0 .event posedge, v000002568a2cdff0_0;
S_000002568a299230 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 3 80, 7 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_000002568a2d7c00 .param/l "Address_width" 0 7 1, +C4<00000000000000000000000000000011>;
L_000002568a2c7ca0 .functor XOR 4, v000002568a332990_0, L_000002568a3380d0, C4<0000>, C4<0000>;
v000002568a333750_0 .net "R2q_wptr", 3 0, v000002568a3337f0_0;  alias, 1 drivers
v000002568a333930_0 .net "Radder", 2 0, L_000002568a338170;  alias, 1 drivers
v000002568a332990_0 .var "Radder_binary", 3 0;
v000002568a3339d0_0 .net "Radder_gray", 3 0, L_000002568a2c7ca0;  1 drivers
v000002568a333a70_0 .net "Rclk", 0 0, v000002568a336690_0;  alias, 1 drivers
v000002568a332f30_0 .net "Rempty", 0 0, L_000002568a338210;  alias, 1 drivers
v000002568a334150_0 .net "Rempty_flag", 0 0, L_000002568a3369b0;  alias, 1 drivers
v000002568a333e30_0 .net "Rinc", 0 0, v000002568a337450_0;  alias, 1 drivers
v000002568a334510_0 .var "Rptr", 3 0;
v000002568a333b10_0 .net "Rrst", 0 0, v000002568a337310_0;  alias, 1 drivers
v000002568a333bb0_0 .net *"_ivl_0", 3 0, L_000002568a3380d0;  1 drivers
v000002568a333110_0 .net *"_ivl_2", 2 0, L_000002568a336910;  1 drivers
L_000002568a3500d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002568a333c50_0 .net *"_ivl_4", 0 0, L_000002568a3500d0;  1 drivers
L_000002568a336910 .part v000002568a332990_0, 1, 3;
L_000002568a3380d0 .concat [ 3 1 0 0], L_000002568a336910, L_000002568a3500d0;
L_000002568a338170 .part v000002568a332990_0, 0, 3;
L_000002568a338210 .cmp/eq 4, v000002568a3337f0_0, L_000002568a2c7ca0;
L_000002568a3369b0 .cmp/eq 4, v000002568a3337f0_0, L_000002568a2c7ca0;
S_000002568a2a5610 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 3 42, 8 1 0, S_000002568a28d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002568a2d7c40 .param/l "Address_width" 0 8 2, +C4<00000000000000000000000000000011>;
L_000002568a2c7370 .functor XOR 4, v000002568a332cb0_0, L_000002568a3367d0, C4<0000>, C4<0000>;
L_000002568a2c74c0 .functor XOR 1, L_000002568a337ef0, L_000002568a337f90, C4<0>, C4<0>;
L_000002568a2c7f40 .functor XOR 1, L_000002568a336f50, L_000002568a336e10, C4<0>, C4<0>;
L_000002568a2c7c30 .functor AND 1, L_000002568a2c74c0, L_000002568a2c7f40, C4<1>, C4<1>;
L_000002568a2c73e0 .functor AND 1, L_000002568a2c7c30, L_000002568a337130, C4<1>, C4<1>;
v000002568a332e90_0 .net "Wadder", 2 0, L_000002568a337db0;  alias, 1 drivers
v000002568a332cb0_0 .var "Wbin", 3 0;
v000002568a3331b0_0 .net "Wclk", 0 0, v000002568a3379f0_0;  alias, 1 drivers
v000002568a333250_0 .net "Wfull", 0 0, L_000002568a2c73e0;  alias, 1 drivers
v000002568a333cf0_0 .net "Wgray", 3 0, L_000002568a2c7370;  1 drivers
v000002568a333430_0 .net "Winc", 0 0, v000002568a337590_0;  alias, 1 drivers
v000002568a332d50_0 .var "Wptr", 3 0;
v000002568a333d90_0 .net "Wq2_rptr", 3 0, v000002568a2ced10_0;  alias, 1 drivers
v000002568a3340b0_0 .net "Wrst", 0 0, v000002568a336ff0_0;  alias, 1 drivers
v000002568a333ed0_0 .net *"_ivl_0", 3 0, L_000002568a3367d0;  1 drivers
v000002568a333f70_0 .net *"_ivl_11", 0 0, L_000002568a337ef0;  1 drivers
v000002568a3343d0_0 .net *"_ivl_13", 0 0, L_000002568a337f90;  1 drivers
v000002568a334290_0 .net *"_ivl_14", 0 0, L_000002568a2c74c0;  1 drivers
v000002568a332850_0 .net *"_ivl_17", 0 0, L_000002568a336f50;  1 drivers
v000002568a3332f0_0 .net *"_ivl_19", 0 0, L_000002568a336e10;  1 drivers
v000002568a334330_0 .net *"_ivl_2", 2 0, L_000002568a337d10;  1 drivers
v000002568a334470_0 .net *"_ivl_20", 0 0, L_000002568a2c7f40;  1 drivers
v000002568a332670_0 .net *"_ivl_23", 0 0, L_000002568a2c7c30;  1 drivers
v000002568a332710_0 .net *"_ivl_25", 1 0, L_000002568a336c30;  1 drivers
v000002568a3327b0_0 .net *"_ivl_27", 1 0, L_000002568a336cd0;  1 drivers
v000002568a3328f0_0 .net *"_ivl_28", 0 0, L_000002568a337130;  1 drivers
L_000002568a350088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002568a332ad0_0 .net *"_ivl_4", 0 0, L_000002568a350088;  1 drivers
L_000002568a337d10 .part v000002568a332cb0_0, 1, 3;
L_000002568a3367d0 .concat [ 3 1 0 0], L_000002568a337d10, L_000002568a350088;
L_000002568a337db0 .part v000002568a332cb0_0, 0, 3;
L_000002568a337ef0 .part L_000002568a2c7370, 3, 1;
L_000002568a337f90 .part v000002568a2ced10_0, 3, 1;
L_000002568a336f50 .part L_000002568a2c7370, 2, 1;
L_000002568a336e10 .part v000002568a2ced10_0, 2, 1;
L_000002568a336c30 .part L_000002568a2c7370, 0, 2;
L_000002568a336cd0 .part v000002568a2ced10_0, 0, 2;
L_000002568a337130 .cmp/eq 2, L_000002568a336c30, L_000002568a336cd0;
S_000002568a2a57a0 .scope task, "initialize" "initialize" 2 50, 2 50 0, S_000002568a294bc0;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a336ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a337310_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002568a3374f0_0, 0, 8;
    %end;
S_000002568a2b26b0 .scope task, "read" "read" 2 89, 2 89 0, S_000002568a294bc0;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.read ;
    %wait E_000002568a2d7b00;
    %load/vec4 v000002568a337090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a337450_0, 0, 1;
    %wait E_000002568a2d7b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337450_0, 0, 1;
    %load/vec4 v000002568a337950_0;
    %ix/getv/s 4, v000002568a336af0_0;
    %load/vec4a v000002568a3383f0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 99 "$display", "There is an error with reading the data" {0 0 0};
T_1.2 ;
    %load/vec4 v000002568a336af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a336af0_0, 0, 32;
T_1.0 ;
    %end;
S_000002568a2b2840 .scope task, "reset" "reset" 2 60, 2 60 0, S_000002568a294bc0;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a336ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337310_0, 0, 1;
    %wait E_000002568a2d7b00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a336ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a337310_0, 0, 1;
    %wait E_000002568a2d7b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a337a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a336af0_0, 0, 32;
    %end;
S_000002568a2abee0 .scope task, "write" "write" 2 73, 2 73 0, S_000002568a294bc0;
 .timescale -9 -12;
v000002568a337bd0_0 .var "data", 7 0;
TD_ASYNC_FIFO_tb.write ;
    %wait E_000002568a2d7bc0;
    %load/vec4 v000002568a336eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002568a337bd0_0;
    %store/vec4 v000002568a3374f0_0, 0, 8;
    %load/vec4 v000002568a337bd0_0;
    %ix/getv/s 4, v000002568a337a90_0;
    %store/vec4a v000002568a3383f0, 4, 0;
    %load/vec4 v000002568a337a90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a337a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a337590_0, 0, 1;
    %wait E_000002568a2d7bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337590_0, 0, 1;
T_3.4 ;
    %end;
    .scope S_000002568a2a5610;
T_4 ;
    %wait E_000002568a2d7e40;
    %load/vec4 v000002568a3340b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002568a332cb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002568a333250_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000002568a333430_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002568a332cb0_0;
    %addi 1, 0, 4;
    %store/vec4 v000002568a332cb0_0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002568a2a5610;
T_5 ;
    %wait E_000002568a2d7e40;
    %load/vec4 v000002568a3340b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002568a332d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002568a333cf0_0;
    %assign/vec4 v000002568a332d50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002568a299da0;
T_6 ;
    %wait E_000002568a2d7ac0;
    %load/vec4 v000002568a334010_0;
    %load/vec4 v000002568a3341f0_0;
    %inv;
    %and;
    %store/vec4 v000002568a332df0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002568a2990a0;
T_7 ;
    %wait E_000002568a2d7bc0;
    %load/vec4 v000002568a3336b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002568a333570_0;
    %load/vec4 v000002568a333390_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002568a332a30, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002568a2990a0;
T_8 ;
    %wait E_000002568a2d7b00;
    %load/vec4 v000002568a332c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002568a332fd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002568a332a30, 4;
    %assign/vec4 v000002568a333070_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002568a299230;
T_9 ;
    %wait E_000002568a2d7d80;
    %load/vec4 v000002568a333b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002568a332990_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002568a332f30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000002568a333e30_0;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002568a332990_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002568a332990_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002568a299230;
T_10 ;
    %wait E_000002568a2d7d80;
    %load/vec4 v000002568a333b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002568a334510_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002568a3339d0_0;
    %assign/vec4 v000002568a334510_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002568a2e1ba0;
T_11 ;
    %wait E_000002568a2d7e40;
    %load/vec4 v000002568a2ce130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002568a2ce1d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002568a2ce1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002568a2ce310, 0, 4;
    %load/vec4 v000002568a2ce1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
T_11.4 ;
    %load/vec4 v000002568a2ce1d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v000002568a2ce1d0_0;
    %load/vec4a v000002568a2ce310, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002568a2ce770_0;
    %load/vec4 v000002568a2ce1d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002568a2ce1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002568a2ce310, 0, 4;
    %load/vec4 v000002568a2ce1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002568a2e1ba0;
T_12 ;
    %wait E_000002568a2d7880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000002568a2ce1d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v000002568a2ce1d0_0;
    %load/vec4a v000002568a2ce310, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002568a2ce1d0_0;
    %store/vec4 v000002568a2ced10_0, 4, 1;
    %load/vec4 v000002568a2ce1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a2ce1d0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002568a299c10;
T_13 ;
    %wait E_000002568a2d7d80;
    %load/vec4 v000002568a2ce9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000002568a3334d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002568a3334d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002568a333890, 0, 4;
    %load/vec4 v000002568a3334d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
T_13.4 ;
    %load/vec4 v000002568a3334d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v000002568a3334d0_0;
    %load/vec4a v000002568a333890, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002568a2ce450_0;
    %load/vec4 v000002568a3334d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002568a3334d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002568a333890, 0, 4;
    %load/vec4 v000002568a3334d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002568a299c10;
T_14 ;
    %wait E_000002568a2d79c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002568a3334d0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v000002568a3334d0_0;
    %load/vec4a v000002568a333890, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002568a3334d0_0;
    %store/vec4 v000002568a3337f0_0, 4, 1;
    %load/vec4 v000002568a3334d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a3334d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002568a294bc0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337c70_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000002568a294bc0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a3379f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a3379f0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000002568a294bc0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a336690_0, 0, 1;
    %delay 12500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a336690_0, 0, 1;
    %delay 12500, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002568a294bc0;
T_18 ;
    %vpi_call 2 110 "$dumpfile", "ASYNC_FIFO.vcd" {0 0 0};
    %vpi_call 2 111 "$dumpvars" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.initialize, S_000002568a2a57a0;
    %join;
    %fork TD_ASYNC_FIFO_tb.reset, S_000002568a2b2840;
    %join;
    %vpi_call 2 115 "$display", "Test case 1: trying to fill FIFO to its maximum value" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002568a338490_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002568a338490_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000002568a338490_0;
    %add;
    %pad/u 8;
    %store/vec4 v000002568a337bd0_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000002568a2abee0;
    %join;
    %load/vec4 v000002568a338490_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a338490_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %load/vec4 v000002568a3379f0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 121 "$display", "Number of writes=%0d ,Wfull=%0b , Wempty=%0b", v000002568a337a90_0, v000002568a336eb0_0, v000002568a337090_0 {0 0 0};
    %vpi_call 2 123 "$display", "Test case 2 : trying to store a data when the FIFO is full" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000002568a337bd0_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000002568a2abee0;
    %join;
    %load/vec4 v000002568a3379f0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 126 "$display", "Wfull=%0b , Wempty=%0b", v000002568a336eb0_0, v000002568a337090_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002568a294bc0;
T_19 ;
    %delay 300000, 0;
    %vpi_call 2 135 "$display", "Test case 3: trying to read all the contents in the FIFO " {0 0 0};
T_19.0 ;
    %load/vec4 v000002568a337090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v000002568a336af0_0;
    %load/vec4 v000002568a337a90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz T_19.1, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_000002568a2b26b0;
    %join;
    %jmp T_19.0;
T_19.1 ;
    %load/vec4 v000002568a336690_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 139 "$display", "Number of Reads=%0d ,Wfull=%0b , Wempty=%0b", v000002568a336af0_0, v000002568a336eb0_0, v000002568a337090_0 {0 0 0};
    %vpi_call 2 143 "$display", "Test case 4: trying to read when the FIFO is empty" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.read, S_000002568a2b26b0;
    %join;
    %load/vec4 v000002568a336690_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 146 "$display", "Wfull=%0b , Wempty=%0b", v000002568a336eb0_0, v000002568a337090_0 {0 0 0};
    %vpi_call 2 150 "$display", "Test case 5: trying to read and write simultaneously" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.reset, S_000002568a2b2840;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002568a337c70_0, 0, 1;
    %fork t_1, S_000002568a294bc0;
    %fork t_2, S_000002568a294bc0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002568a338490_0, 0, 32;
T_19.3 ;
    %load/vec4 v000002568a338490_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.4, 5;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v000002568a338490_0;
    %add;
    %pad/u 8;
    %store/vec4 v000002568a337bd0_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000002568a2abee0;
    %join;
    %load/vec4 v000002568a338490_0;
    %addi 1, 0, 32;
    %store/vec4 v000002568a338490_0, 0, 32;
    %jmp T_19.3;
T_19.4 ;
    %end;
t_2 ;
T_19.5 ;
    %load/vec4 v000002568a337c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.6, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_000002568a2b26b0;
    %join;
    %load/vec4 v000002568a336af0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002568a337c70_0, 0, 1;
    %jmp T_19.8;
T_19.7 ;
    %fork TD_ASYNC_FIFO_tb.read, S_000002568a2b26b0;
    %join;
T_19.8 ;
    %jmp T_19.5;
T_19.6 ;
    %end;
    .scope S_000002568a294bc0;
t_0 ;
    %wait E_000002568a2d7b00;
    %vpi_call 2 170 "$display", "Number of Reads=%0d , Number of writes=%0d , Wfull=%0b , Wempty=%0b", v000002568a336af0_0, v000002568a337a90_0, v000002568a336eb0_0, v000002568a337090_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 173 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO_tb.v";
    "./ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
