
ubuntu-preinstalled/ngettext:     file format elf32-littlearm


Disassembly of section .init:

00000d60 <.init>:
 d60:	push	{r3, lr}
 d64:	bl	1504 <__assert_fail@plt+0x494>
 d68:	pop	{r3, pc}

Disassembly of section .plt:

00000d6c <fdopen@plt-0x14>:
     d6c:	push	{lr}		; (str lr, [sp, #-4]!)
     d70:	ldr	lr, [pc, #4]	; d7c <fdopen@plt-0x4>
     d74:	add	lr, pc, lr
     d78:	ldr	pc, [lr, #8]!
     d7c:	andeq	r4, r1, r8, lsr r1

00000d80 <fdopen@plt>:
     d80:	add	ip, pc, #0, 12
     d84:	add	ip, ip, #20, 20	; 0x14000
     d88:	ldr	pc, [ip, #312]!	; 0x138

00000d8c <calloc@plt>:
     d8c:	add	ip, pc, #0, 12
     d90:	add	ip, ip, #20, 20	; 0x14000
     d94:	ldr	pc, [ip, #304]!	; 0x130

00000d98 <iconv_close@plt>:
     d98:	add	ip, pc, #0, 12
     d9c:	add	ip, ip, #20, 20	; 0x14000
     da0:	ldr	pc, [ip, #296]!	; 0x128

00000da4 <iconv@plt>:
     da4:	add	ip, pc, #0, 12
     da8:	add	ip, ip, #20, 20	; 0x14000
     dac:	ldr	pc, [ip, #288]!	; 0x120

00000db0 <strcmp@plt>:
     db0:	add	ip, pc, #0, 12
     db4:	add	ip, ip, #20, 20	; 0x14000
     db8:	ldr	pc, [ip, #280]!	; 0x118

00000dbc <__cxa_finalize@plt>:
     dbc:	add	ip, pc, #0, 12
     dc0:	add	ip, ip, #20, 20	; 0x14000
     dc4:	ldr	pc, [ip, #272]!	; 0x110

00000dc8 <basename@plt>:
     dc8:	add	ip, pc, #0, 12
     dcc:	add	ip, ip, #20, 20	; 0x14000
     dd0:	ldr	pc, [ip, #264]!	; 0x108

00000dd4 <__isoc99_fscanf@plt>:
     dd4:	add	ip, pc, #0, 12
     dd8:	add	ip, ip, #20, 20	; 0x14000
     ddc:	ldr	pc, [ip, #256]!	; 0x100

00000de0 <fflush@plt>:
     de0:	add	ip, pc, #0, 12
     de4:	add	ip, ip, #20, 20	; 0x14000
     de8:	ldr	pc, [ip, #248]!	; 0xf8

00000dec <wcwidth@plt>:
     dec:	add	ip, pc, #0, 12
     df0:	add	ip, ip, #20, 20	; 0x14000
     df4:	ldr	pc, [ip, #240]!	; 0xf0

00000df8 <memmove@plt>:
     df8:	add	ip, pc, #0, 12
     dfc:	add	ip, ip, #20, 20	; 0x14000
     e00:	ldr	pc, [ip, #232]!	; 0xe8

00000e04 <free@plt>:
     e04:			; <UNDEFINED> instruction: 0xe7fd4778
     e08:	add	ip, pc, #0, 12
     e0c:	add	ip, ip, #20, 20	; 0x14000
     e10:	ldr	pc, [ip, #220]!	; 0xdc

00000e14 <ferror@plt>:
     e14:	add	ip, pc, #0, 12
     e18:	add	ip, ip, #20, 20	; 0x14000
     e1c:	ldr	pc, [ip, #212]!	; 0xd4

00000e20 <memcpy@plt>:
     e20:	add	ip, pc, #0, 12
     e24:	add	ip, ip, #20, 20	; 0x14000
     e28:	ldr	pc, [ip, #204]!	; 0xcc

00000e2c <mbsinit@plt>:
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #20, 20	; 0x14000
     e34:	ldr	pc, [ip, #196]!	; 0xc4

00000e38 <memcmp@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #20, 20	; 0x14000
     e40:	ldr	pc, [ip, #188]!	; 0xbc

00000e44 <dcgettext@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #20, 20	; 0x14000
     e4c:	ldr	pc, [ip, #180]!	; 0xb4

00000e50 <strdup@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #20, 20	; 0x14000
     e58:	ldr	pc, [ip, #172]!	; 0xac

00000e5c <__stack_chk_fail@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #20, 20	; 0x14000
     e64:	ldr	pc, [ip, #164]!	; 0xa4

00000e68 <realloc@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #20, 20	; 0x14000
     e70:	ldr	pc, [ip, #156]!	; 0x9c

00000e74 <textdomain@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #20, 20	; 0x14000
     e7c:	ldr	pc, [ip, #148]!	; 0x94

00000e80 <iswcntrl@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #20, 20	; 0x14000
     e88:	ldr	pc, [ip, #140]!	; 0x8c

00000e8c <fwrite@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #20, 20	; 0x14000
     e94:	ldr	pc, [ip, #132]!	; 0x84

00000e98 <__ctype_get_mb_cur_max@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #20, 20	; 0x14000
     ea0:	ldr	pc, [ip, #124]!	; 0x7c

00000ea4 <mbrtowc@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #20, 20	; 0x14000
     eac:	ldr	pc, [ip, #116]!	; 0x74

00000eb0 <error@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #20, 20	; 0x14000
     eb8:	ldr	pc, [ip, #108]!	; 0x6c

00000ebc <open64@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #20, 20	; 0x14000
     ec4:	ldr	pc, [ip, #100]!	; 0x64

00000ec8 <getenv@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #20, 20	; 0x14000
     ed0:	ldr	pc, [ip, #92]!	; 0x5c

00000ed4 <malloc@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #20, 20	; 0x14000
     edc:	ldr	pc, [ip, #84]!	; 0x54

00000ee0 <iconv_open@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #20, 20	; 0x14000
     ee8:	ldr	pc, [ip, #76]!	; 0x4c

00000eec <__libc_start_main@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #20, 20	; 0x14000
     ef4:	ldr	pc, [ip, #68]!	; 0x44

00000ef8 <__gmon_start__@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #20, 20	; 0x14000
     f00:	ldr	pc, [ip, #60]!	; 0x3c

00000f04 <getopt_long@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #20, 20	; 0x14000
     f0c:	ldr	pc, [ip, #52]!	; 0x34

00000f10 <__ctype_b_loc@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #20, 20	; 0x14000
     f18:	ldr	pc, [ip, #44]!	; 0x2c

00000f1c <exit@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #20, 20	; 0x14000
     f24:	ldr	pc, [ip, #36]!	; 0x24

00000f28 <iswspace@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #20, 20	; 0x14000
     f30:	ldr	pc, [ip, #28]!

00000f34 <strtoul@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #20, 20	; 0x14000
     f3c:	ldr	pc, [ip, #20]!

00000f40 <strlen@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #20, 20	; 0x14000
     f48:	ldr	pc, [ip, #12]!

00000f4c <strchr@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #20, 20	; 0x14000
     f54:	ldr	pc, [ip, #4]!

00000f58 <ungetc@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #4092]!	; 0xffc

00000f64 <__errno_location@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #4084]!	; 0xff4

00000f70 <iswalnum@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #4076]!	; 0xfec

00000f7c <__sprintf_chk@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f88 <__cxa_atexit@plt>:
     f88:			; <UNDEFINED> instruction: 0xe7fd4778
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #77824	; 0x13000
     f94:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f98 <memset@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #77824	; 0x13000
     fa0:	ldr	pc, [ip, #4048]!	; 0xfd0

00000fa4 <putchar@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #77824	; 0x13000
     fac:	ldr	pc, [ip, #4040]!	; 0xfc8

00000fb0 <__printf_chk@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #4032]!	; 0xfc0

00000fbc <__fprintf_chk@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #4024]!	; 0xfb8

00000fc8 <memchr@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fd4 <fclose@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fe0 <strnlen@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fec <__uflow@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3992]!	; 0xf98

00000ff8 <setlocale@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3984]!	; 0xf90

00001004 <strrchr@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3976]!	; 0xf88

00001010 <nl_langinfo@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3968]!	; 0xf80

0000101c <fputc@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3960]!	; 0xf78

00001028 <bindtextdomain@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3952]!	; 0xf70

00001034 <fputs@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3944]!	; 0xf68

00001040 <strncmp@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3936]!	; 0xf60

0000104c <abort@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3928]!	; 0xf58

00001058 <close@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3920]!	; 0xf50

00001064 <dcngettext@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3912]!	; 0xf48

00001070 <__assert_fail@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3904]!	; 0xf40

Disassembly of section .text:

0000107c <.text>:
    107c:	blmi	ffad3c2c <__assert_fail@plt+0xffad2bbc>
    1080:	push	{r1, r3, r4, r5, r6, sl, lr}
    1084:			; <UNDEFINED> instruction: 0x46064ff0
    1088:	addlt	r4, r9, r9, ror #17
    108c:			; <UNDEFINED> instruction: 0x460d58d3
    1090:	cfstrdmi	mvd4, [r8], #480	; 0x1e0
    1094:	movwls	r6, #30747	; 0x781b
    1098:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    109c:	svc	0x0014f7ff
    10a0:			; <UNDEFINED> instruction: 0xf8df447c
    10a4:			; <UNDEFINED> instruction: 0xf8df9394
    10a8:	ldrbtmi	fp, [r9], #916	; 0x394
    10ac:			; <UNDEFINED> instruction: 0x468244fb
    10b0:			; <UNDEFINED> instruction: 0xf8cd48e3
    10b4:	ldrbtmi	sl, [r8], #-12
    10b8:	orrge	pc, r8, #14614528	; 0xdf0000
    10bc:	svc	0x0004f7ff
    10c0:	andcs	r4, r0, #230400	; 0x38400
    10c4:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    10c8:	ssatmi	r4, #25, r7, lsl #12
    10cc:	andls	r6, r5, sl, lsl r0
    10d0:			; <UNDEFINED> instruction: 0xf0006828
    10d4:	ldmibmi	sp, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    10d8:	ldrbtmi	r2, [r9], #-6
    10dc:	svc	0x008cf7ff
    10e0:			; <UNDEFINED> instruction: 0x462049db
    10e4:			; <UNDEFINED> instruction: 0xf7ff4479
    10e8:	strtmi	lr, [r0], -r0, lsr #31
    10ec:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    10f0:	blmi	ff653858 <__assert_fail@plt+0xff6527e8>
    10f4:	andeq	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    10f8:	movwls	r4, #17531	; 0x447b
    10fc:			; <UNDEFINED> instruction: 0xf84af003
    1100:	strcs	r4, [r0], #-1619	; 0xfffff9ad
    1104:			; <UNDEFINED> instruction: 0x4629465a
    1108:	strls	r4, [r0], #-1584	; 0xfffff9d0
    110c:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    1110:	rsbsle	r1, r8, r3, asr #24
    1114:	rscsle	r2, r3, r0, lsl #16
    1118:	stmdacs	r3!, {r0, r2, r6, fp, ip, sp}
    111c:	stmdacs	r3!, {r0, r1, r4, r6, fp, ip, lr, pc}
    1120:	movwge	sp, #10321	; 0x2851
    1124:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1128:			; <UNDEFINED> instruction: 0x47184413
    112c:			; <UNDEFINED> instruction: 0xffffffd5
    1130:	muleq	r0, fp, r0
    1134:	muleq	r0, fp, r0
    1138:	muleq	r0, fp, r0
    113c:	muleq	r0, fp, r0
    1140:	muleq	r0, fp, r0
    1144:	muleq	r0, fp, r0
    1148:	muleq	r0, fp, r0
    114c:	muleq	r0, fp, r0
    1150:	muleq	r0, fp, r0
    1154:	muleq	r0, fp, r0
    1158:	muleq	r0, fp, r0
    115c:	muleq	r0, fp, r0
    1160:	muleq	r0, fp, r0
    1164:	muleq	r0, fp, r0
    1168:	muleq	r0, fp, r0
    116c:	muleq	r0, fp, r0
    1170:	muleq	r0, r7, r0
    1174:	muleq	r0, fp, r0
    1178:	muleq	r0, fp, r0
    117c:	muleq	r0, fp, r0
    1180:	muleq	r0, fp, r0
    1184:	muleq	r0, fp, r0
    1188:	muleq	r0, fp, r0
    118c:	muleq	r0, fp, r0
    1190:	muleq	r0, fp, r0
    1194:	muleq	r0, fp, r0
    1198:	muleq	r0, fp, r0
    119c:	muleq	r0, fp, r0
    11a0:	muleq	r0, fp, r0
    11a4:	muleq	r0, fp, r0
    11a8:	andeq	r0, r0, pc, asr #1
    11ac:	andeq	r0, r0, r7, asr #1
    11b0:	muleq	r0, fp, r0
    11b4:	muleq	r0, fp, r0
    11b8:	muleq	r0, r1, r0
    11bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    11c0:			; <UNDEFINED> instruction: 0x2701e79e
    11c4:	blmi	fe97b03c <__assert_fail@plt+0xfe979fcc>
    11c8:	stmibmi	r5!, {r0, r2, r9, sp}
    11cc:			; <UNDEFINED> instruction: 0xf8592000
    11d0:	ldrbtmi	r3, [r9], #-3
    11d4:			; <UNDEFINED> instruction: 0xf7ff681c
    11d8:	blmi	fe8bcab8 <__assert_fail@plt+0xfe8bba48>
    11dc:			; <UNDEFINED> instruction: 0xf8592101
    11e0:	ldmdavs	fp, {r0, r1, ip, sp}
    11e4:	strtmi	r4, [r0], -r2, lsl #12
    11e8:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    11ec:			; <UNDEFINED> instruction: 0xf7ff2001
    11f0:	bls	13cc50 <__assert_fail@plt+0x13bbe0>
    11f4:	andsvs	r2, r3, r1, lsl #6
    11f8:	blmi	fe6fb008 <__assert_fail@plt+0xfe6f9f98>
    11fc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1200:	movwls	r6, #14363	; 0x381b
    1204:	svccs	0x0000e77c
    1208:			; <UNDEFINED> instruction: 0xf1b8d15a
    120c:			; <UNDEFINED> instruction: 0xf0400f00
    1210:	blmi	fe5a148c <__assert_fail@plt+0xfe5a041c>
    1214:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1218:	bne	ffcdb2ac <__assert_fail@plt+0xffcda23c>
    121c:	andle	r2, pc, r3, lsl #22
    1220:	addhi	pc, fp, r0, lsl #6
    1224:	vqdmulh.s<illegal width 8>	d2, d0, d2
    1228:	ldmibmi	r1, {r0, r1, r3, r5, r6, r7, pc}
    122c:	strbmi	r2, [r0], -r5, lsl #4
    1230:			; <UNDEFINED> instruction: 0xf7ff4479
    1234:	strbmi	lr, [r1], -r8, lsl #28
    1238:	andcs	r4, r1, r2, lsl #12
    123c:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1240:	ldclne	8, cr6, [sl], {35}	; 0x23
    1244:	orreq	lr, r3, r5, lsl #22
    1248:			; <UNDEFINED> instruction: 0xf85542b2
    124c:	ldmib	r1, {r0, r1, r5, ip, lr}^
    1250:	eorvs	r7, r2, r1, lsl #16
    1254:	rschi	pc, r5, r0, asr #32
    1258:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    125c:	andcs	r2, sl, #0, 6
    1260:	strmi	sl, [r6], -r6, lsl #18
    1264:	strbmi	r6, [r0], -r3
    1268:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    126c:			; <UNDEFINED> instruction: 0x46046832
    1270:			; <UNDEFINED> instruction: 0xf898b922
    1274:	blcs	d27c <__assert_fail@plt+0xc20c>
    1278:	adcshi	pc, r0, r0, asr #32
    127c:	blmi	1f4a410 <__assert_fail@plt+0x1f493a0>
    1280:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1284:			; <UNDEFINED> instruction: 0xf0402b00
    1288:	blls	e1558 <__assert_fail@plt+0xe04e8>
    128c:	suble	r2, r7, r0, lsl #22
    1290:	blcs	1f304 <__assert_fail@plt+0x1e294>
    1294:	blls	1753ac <__assert_fail@plt+0x17433c>
    1298:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
    129c:			; <UNDEFINED> instruction: 0xf0402b00
    12a0:			; <UNDEFINED> instruction: 0x462380bb
    12a4:	strcs	r9, [r5], #-2051	; 0xfffff7fd
    12a8:			; <UNDEFINED> instruction: 0x4629463a
    12ac:			; <UNDEFINED> instruction: 0xf7ff9400
    12b0:	blmi	1c7ce20 <__assert_fail@plt+0x1c7bdb0>
    12b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    12b8:			; <UNDEFINED> instruction: 0xf7ff6819
    12bc:	ldrht	lr, [r9], -ip
    12c0:	vstmdbmi	lr!, {d20-<overflow reg d71>}
    12c4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    12c8:	ldmdavs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    12cc:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    12d0:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
    12d4:	strls	r4, [r0, #-1147]	; 0xfffffb85
    12d8:			; <UNDEFINED> instruction: 0x46024479
    12dc:			; <UNDEFINED> instruction: 0xf7ff2001
    12e0:	stmdbmi	r9!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    12e4:	strtmi	r2, [r0], -r5, lsl #4
    12e8:			; <UNDEFINED> instruction: 0xf7ff4479
    12ec:	bmi	19fc9a4 <__assert_fail@plt+0x19fb934>
    12f0:			; <UNDEFINED> instruction: 0x4601447a
    12f4:			; <UNDEFINED> instruction: 0xf7ff2001
    12f8:	stmdbmi	r5!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    12fc:	strtmi	r2, [r0], -r5, lsl #4
    1300:			; <UNDEFINED> instruction: 0xf7ff4479
    1304:	andls	lr, r3, r0, lsr #27
    1308:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    130c:	ldc2l	0, cr15, [ip]
    1310:	strmi	r9, [r2], -r3, lsl #18
    1314:			; <UNDEFINED> instruction: 0xf7ff2001
    1318:	strtmi	lr, [r0], -ip, asr #28
    131c:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    1320:			; <UNDEFINED> instruction: 0x2c014b55
    1324:	strtmi	fp, [r8], -ip, lsl #30
    1328:			; <UNDEFINED> instruction: 0xf8594638
    132c:	ldmdavs	r9, {r0, r1, ip, sp}
    1330:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1334:			; <UNDEFINED> instruction: 0xf7ff2000
    1338:	blcs	13cb08 <__assert_fail@plt+0x13ba98>
    133c:	stmdavs	r3!, {r5, r6, r8, ip, lr, pc}
    1340:	eorvs	r1, r2, sl, asr ip
    1344:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1348:	ldrb	r9, [r9, -r3, lsl #6]!
    134c:	andcs	r4, r5, #1343488	; 0x148000
    1350:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1354:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1358:			; <UNDEFINED> instruction: 0xf8594b42
    135c:	ldmdavs	sl, {r0, r1, ip, sp}
    1360:	andcs	r4, r1, r1, lsl #12
    1364:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1368:			; <UNDEFINED> instruction: 0xf7ff200a
    136c:	stmdbmi	fp, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    1370:	ldrtmi	r2, [r8], -r5, lsl #4
    1374:			; <UNDEFINED> instruction: 0xf7ff4479
    1378:	strmi	lr, [r1], -r6, ror #26
    137c:			; <UNDEFINED> instruction: 0xf7ff2001
    1380:	andcs	lr, sl, r8, lsl lr
    1384:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1388:	andcs	r4, r5, #1130496	; 0x114000
    138c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1390:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1394:	andcs	r4, r1, r1, lsl #12
    1398:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    139c:			; <UNDEFINED> instruction: 0xf7ff200a
    13a0:	stmdbmi	r0, {r1, r9, sl, fp, sp, lr, pc}^
    13a4:	ldrtmi	r2, [r8], -r5, lsl #4
    13a8:			; <UNDEFINED> instruction: 0xf7ff4479
    13ac:	strmi	lr, [r1], -ip, asr #26
    13b0:	tstls	r3, sp, lsr r8
    13b4:			; <UNDEFINED> instruction: 0xf7ff4478
    13b8:	stmdbls	r3, {r3, r7, r8, sl, fp, sp, lr, pc}
    13bc:	bmi	eeda44 <__assert_fail@plt+0xeec9d4>
    13c0:	andcs	r4, r1, sl, ror r4
    13c4:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    13c8:			; <UNDEFINED> instruction: 0xf7ff200a
    13cc:	ldmdbmi	r8!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    13d0:	andcs	r2, r0, r5, lsl #4
    13d4:			; <UNDEFINED> instruction: 0xf7ff4479
    13d8:			; <UNDEFINED> instruction: 0xe76aed36
    13dc:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    13e0:	svclt	0x00182b00
    13e4:	strb	r2, [sl, -r3, ror #8]
    13e8:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
    13ec:	strtmi	lr, [r8], -r9, ror #15
    13f0:			; <UNDEFINED> instruction: 0xf8ecf000
    13f4:	ldrtmi	r4, [r8], -r5, lsl #12
    13f8:			; <UNDEFINED> instruction: 0xf8e8f000
    13fc:	strb	r4, [r4, -r7, lsl #12]
    1400:	andcs	r4, r5, #737280	; 0xb4000
    1404:	ldrbtmi	r2, [r9], #-0
    1408:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    140c:	strmi	r2, [r2], -r0, lsl #2
    1410:			; <UNDEFINED> instruction: 0xf7ff2001
    1414:	ldr	lr, [r2, lr, asr #26]
    1418:	stmdals	r3, {r0, r2, r8, fp, ip, pc}
    141c:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1420:			; <UNDEFINED> instruction: 0xf7ffe73f
    1424:	svclt	0x0000ee14
    1428:	andeq	r3, r1, r0, lsr lr
    142c:	andeq	r0, r0, r8, lsl r1
    1430:	andeq	r3, r0, r0, asr r1
    1434:	andeq	r3, r0, ip, asr r1
    1438:	andeq	r3, r1, r6, lsl #28
    143c:	andeq	r3, r0, r8, lsl #3
    1440:	andeq	r3, r0, r6, lsr r1
    1444:	andeq	r3, r1, ip, lsr #25
    1448:	andeq	r3, r1, r6, asr #30
    144c:	andeq	r3, r0, sl, ror r1
    1450:	ldrdeq	r3, [r0], -ip
    1454:	andeq	r0, r0, r4, lsr #2
    1458:	andeq	r3, r1, r4, lsl pc
    145c:	andeq	r0, r0, r0, lsr #2
    1460:	andeq	r3, r0, sl, lsr r0
    1464:	andeq	r0, r0, ip, lsr r1
    1468:	andeq	r0, r0, r8, asr #2
    146c:	andeq	r0, r0, ip, lsl r1
    1470:	andeq	r3, r0, r8, lsl #11
    1474:	andeq	r3, r1, ip, lsl #27
    1478:	andeq	r0, r0, r0, lsr r1
    147c:	andeq	r2, r0, r4, lsl #31
    1480:	andeq	r2, r0, r8, lsr #30
    1484:	andeq	r2, r0, r4, ror #30
    1488:	andeq	r2, r0, r0, ror pc
    148c:	andeq	r3, r0, r0, rrx
    1490:	andeq	r3, r0, r8, rrx
    1494:	andeq	r3, r0, lr, rrx
    1498:	andeq	r3, r0, r6, lsr r0
    149c:	andeq	r3, r0, r0, asr r0
    14a0:	muleq	r0, lr, r0
    14a4:	andeq	r3, r0, r8, lsr #5
    14a8:			; <UNDEFINED> instruction: 0x000033b8
    14ac:	andeq	r2, r0, r4, lsl lr
    14b0:	andeq	r3, r0, r4, lsr #7
    14b4:	ldrdeq	r2, [r0], -r6
    14b8:	muleq	r0, lr, r3
    14bc:	bleq	3d600 <__assert_fail@plt+0x3c590>
    14c0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    14c4:	strbtmi	fp, [sl], -r2, lsl #24
    14c8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14cc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14d0:	ldrmi	sl, [sl], #776	; 0x308
    14d4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14d8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14dc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14e0:			; <UNDEFINED> instruction: 0xf85a4b06
    14e4:	stmdami	r6, {r0, r1, ip, sp}
    14e8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14ec:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    14f0:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    14f4:	andeq	r3, r1, r0, asr #19
    14f8:	andeq	r0, r0, r8, lsl #2
    14fc:	andeq	r0, r0, ip, lsr #2
    1500:	andeq	r0, r0, r4, lsr r1
    1504:	ldr	r3, [pc, #20]	; 1520 <__assert_fail@plt+0x4b0>
    1508:	ldr	r2, [pc, #20]	; 1524 <__assert_fail@plt+0x4b4>
    150c:	add	r3, pc, r3
    1510:	ldr	r2, [r3, r2]
    1514:	cmp	r2, #0
    1518:	bxeq	lr
    151c:	b	ef8 <__gmon_start__@plt>
    1520:	andeq	r3, r1, r0, lsr #19
    1524:	andeq	r0, r0, r8, lsr #2
    1528:	blmi	1d3548 <__assert_fail@plt+0x1d24d8>
    152c:	bmi	1d2714 <__assert_fail@plt+0x1d16a4>
    1530:	addmi	r4, r3, #2063597568	; 0x7b000000
    1534:	andle	r4, r3, sl, ror r4
    1538:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    153c:	ldrmi	fp, [r8, -r3, lsl #2]
    1540:	svclt	0x00004770
    1544:	ldrdeq	r3, [r1], -ip
    1548:	ldrdeq	r3, [r1], -r8
    154c:	andeq	r3, r1, ip, ror r9
    1550:	andeq	r0, r0, r0, lsl r1
    1554:	stmdbmi	r9, {r3, fp, lr}
    1558:	bmi	252740 <__assert_fail@plt+0x2516d0>
    155c:	bne	252748 <__assert_fail@plt+0x2516d8>
    1560:	svceq	0x00cb447a
    1564:			; <UNDEFINED> instruction: 0x01a1eb03
    1568:	andle	r1, r3, r9, asr #32
    156c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1570:	ldrmi	fp, [r8, -r3, lsl #2]
    1574:	svclt	0x00004770
    1578:			; <UNDEFINED> instruction: 0x00013ab0
    157c:	andeq	r3, r1, ip, lsr #21
    1580:	andeq	r3, r1, r0, asr r9
    1584:	andeq	r0, r0, r4, asr #2
    1588:	blmi	2ae9b0 <__assert_fail@plt+0x2ad940>
    158c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1590:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1594:	blmi	26fb48 <__assert_fail@plt+0x26ead8>
    1598:	ldrdlt	r5, [r3, -r3]!
    159c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    15a0:			; <UNDEFINED> instruction: 0xf7ff6818
    15a4:			; <UNDEFINED> instruction: 0xf7ffec0c
    15a8:	blmi	1c14ac <__assert_fail@plt+0x1c043c>
    15ac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    15b0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    15b4:	andeq	r3, r1, sl, ror sl
    15b8:	andeq	r3, r1, r0, lsr #18
    15bc:	andeq	r0, r0, ip, lsl #2
    15c0:	andeq	r3, r1, r2, ror #20
    15c4:	andeq	r3, r1, sl, asr sl
    15c8:	svclt	0x0000e7c4
    15cc:	svcmi	0x00f8e92d
    15d0:	cdpmi	6, 5, cr4, cr5, cr7, {0}
    15d4:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    15d8:	strtmi	r7, [ip], -fp, lsr #16
    15dc:	strcc	r4, [r1, #-1584]	; 0xfffff9d0
    15e0:	svclt	0x00182b00
    15e4:	mvnsle	r2, ip, asr fp
    15e8:	suble	r2, r8, r0, lsl #22
    15ec:	stmdbcs	r0, {r0, r3, r5, fp, ip, sp, lr}
    15f0:			; <UNDEFINED> instruction: 0xf7ffd045
    15f4:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    15f8:	ldrtmi	sp, [r8], -lr, ror #1
    15fc:	beq	2fd740 <__assert_fail@plt+0x2fc6d0>
    1600:	ldc	7, cr15, [lr], {255}	; 0xff
    1604:	stmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1608:			; <UNDEFINED> instruction: 0xffd0f000
    160c:	ldrtmi	r1, [r9], -r2, ror #23
    1610:	stmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1614:	stmne	r5, {r3, r8, r9, sl, sp}
    1618:			; <UNDEFINED> instruction: 0xf7ff4606
    161c:	cmpcs	ip, r2, lsl #24
    1620:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    1624:	stceq	0, cr15, [ip], {79}	; 0x4f
    1628:	stmdavc	r3!, {r0, r1, r2, sp}^
    162c:	blcs	11902f4 <__assert_fail@plt+0x118f284>
    1630:	ldm	pc, {r0, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1634:	cdpcc	0, 3, cr15, cr14, cr3, {0}
    1638:	mrccc	14, 1, r3, cr14, cr14, {1}
    163c:	stmdacs	r8!, {r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1640:	stmdacs	r8!, {r3, r5, fp, sp}
    1644:	stmdacs	r8!, {r3, r5, fp, sp}
    1648:	stmdacs	r8!, {r3, r5, fp, sp}
    164c:	stmdacs	r8!, {r3, r5, fp, sp}
    1650:	stmdacs	r8!, {r3, r5, fp, sp}
    1654:	stmdacs	r8!, {r3, r5, fp, sp}
    1658:	stmdacs	r8!, {r3, r5, fp, sp}
    165c:	stmdacs	r8!, {r3, r5, fp, sp}
    1660:	ldmdacs	sl, {r3, r5, fp, sp}^
    1664:			; <UNDEFINED> instruction: 0x61282828
    1668:	stmdacs	r8!, {r0, r2, r3, r4, r6, fp, sp}
    166c:	stmdacs	r8!, {r0, r4, r5, r6, fp, sp}
    1670:	stmdacs	r8!, {r3, r5, fp, sp}
    1674:	stmdacs	r8!, {r0, r2, r3, r5, r6, fp, sp}
    1678:	stmdacs	r5!, {r0, r3, r5, r6, fp, sp}^
    167c:			; <UNDEFINED> instruction: 0x463e0056
    1680:	pop	{r4, r5, r9, sl, lr}
    1684:	strcc	r8, [r1], #-4088	; 0xfffff008
    1688:	stmdavc	r3!, {r0, r3, r5, ip, sp, lr}
    168c:	svclt	0x00182b00
    1690:	svclt	0x00182b5c
    1694:	andle	r1, r8, r2, ror #24
    1698:			; <UNDEFINED> instruction: 0xf8054614
    169c:			; <UNDEFINED> instruction: 0xf8123b01
    16a0:	blcs	102ac <__assert_fail@plt+0xf23c>
    16a4:	blcs	173130c <__assert_fail@plt+0x173029c>
    16a8:	blcs	35e88 <__assert_fail@plt+0x34e18>
    16ac:	strhtvc	sp, [fp], -sp
    16b0:	stmiavc	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    16b4:	blx	17cff7c <__assert_fail@plt+0x17cef0c>
    16b8:			; <UNDEFINED> instruction: 0xf1bbfb82
    16bc:	stmdale	pc!, {r0, r1, r2, r8, r9, sl, fp}	; <UNPREDICTABLE>
    16c0:	mullt	r3, r4, r8
    16c4:	biceq	lr, r3, #2048	; 0x800
    16c8:	eorseq	pc, r0, #-1073741782	; 0xc000002a
    16cc:	blx	fe0c0052 <__assert_fail@plt+0xfe0befe2>
    16d0:	svceq	0x0007f1bb
    16d4:	bl	b1534 <__assert_fail@plt+0xb04c4>
    16d8:	strcc	r0, [r3], #-963	; 0xfffffc3d
    16dc:	eorvc	r3, fp, r4, lsl #8
    16e0:	strcc	lr, [r2], #-2003	; 0xfffff82d
    16e4:	blge	7f700 <__assert_fail@plt+0x7e690>
    16e8:	strcc	lr, [r2], #-1999	; 0xfffff831
    16ec:	strb	r7, [ip, r9, lsr #32]
    16f0:			; <UNDEFINED> instruction: 0xf8053402
    16f4:	strb	r7, [r8, r1, lsl #22]
    16f8:			; <UNDEFINED> instruction: 0xf8053402
    16fc:	strb	r0, [r4, r1, lsl #22]
    1700:			; <UNDEFINED> instruction: 0xf8053402
    1704:	strb	r9, [r0, r1, lsl #22]
    1708:			; <UNDEFINED> instruction: 0xf8053402
    170c:	ldr	r8, [ip, r1, lsl #22]!
    1710:			; <UNDEFINED> instruction: 0xf8053402
    1714:	ldr	lr, [r8, r1, lsl #22]!
    1718:			; <UNDEFINED> instruction: 0xf8053402
    171c:	ldr	ip, [r4, r1, lsl #22]!
    1720:	eorvc	r3, fp, r2, lsl #8
    1724:	svclt	0x0000e7b1
    1728:	ldrdeq	r2, [r0], -r6
    172c:	mrcmi	5, 0, fp, cr12, cr0, {3}
    1730:	ldrbtmi	r4, [lr], #-2844	; 0xfffff4e4
    1734:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1738:			; <UNDEFINED> instruction: 0xf89af000
    173c:			; <UNDEFINED> instruction: 0xf7ff4605
    1740:			; <UNDEFINED> instruction: 0x4604ec12
    1744:	blmi	62fdc0 <__assert_fail@plt+0x62ed50>
    1748:	eorvs	r2, r2, r0, lsl #4
    174c:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    1750:	bl	183f754 <__assert_fail@plt+0x183e6e4>
    1754:	stmdavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    1758:	bl	10bf75c <__assert_fail@plt+0x10be6ec>
    175c:	stmdavs	r8!, {r3, r6, r7, r8, fp, ip, sp, pc}
    1760:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    1764:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    1768:	tstle	pc, r9, lsl #22
    176c:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    1770:	stmdavs	r5, {r0, r2, r9, sp}
    1774:	ldrbtmi	r2, [r9], #-0
    1778:	bl	193f77c <__assert_fail@plt+0x193e70c>
    177c:	strtmi	r4, [r9], -ip, lsl #20
    1780:			; <UNDEFINED> instruction: 0x4603447a
    1784:			; <UNDEFINED> instruction: 0xf7ff2001
    1788:	bfi	lr, r4, #23, #6
    178c:			; <UNDEFINED> instruction: 0xf7ff2001
    1790:	stmdavs	r8!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    1794:	ldc	7, cr15, [lr], {255}	; 0xff
    1798:			; <UNDEFINED> instruction: 0xf7ff2001
    179c:	svclt	0x0000ebc0
    17a0:	andeq	r3, r1, lr, ror r7
    17a4:	andeq	r0, r0, r0, lsr r1
    17a8:	andeq	r0, r0, r0, lsr #2
    17ac:	andeq	r3, r0, lr, rrx
    17b0:	andeq	r3, r0, r0, ror r0
    17b4:			; <UNDEFINED> instruction: 0x4604b5f8
    17b8:	strmi	r4, [lr], -r9, lsr #22
    17bc:	ldrbtmi	r4, [fp], #-2601	; 0xfffff5d7
    17c0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    17c4:	andsle	r4, pc, r3, lsl #5
    17c8:	bl	ff33f7cc <__assert_fail@plt+0xff33e75c>
    17cc:	strmi	r2, [r5], -r0, lsl #6
    17d0:	eorvs	r4, fp, r0, lsr #12
    17d4:	bl	7bf7d8 <__assert_fail@plt+0x7be768>
    17d8:			; <UNDEFINED> instruction: 0x4620b9f0
    17dc:			; <UNDEFINED> instruction: 0xf7ffb176
    17e0:	cmnlt	r8, #0, 22
    17e4:			; <UNDEFINED> instruction: 0xf1b7682f
    17e8:	svclt	0x00180620
    17ec:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    17f0:			; <UNDEFINED> instruction: 0xf7ff4620
    17f4:			; <UNDEFINED> instruction: 0x4630ebf0
    17f8:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    17fc:	bl	ffabf800 <__assert_fail@plt+0xffabe790>
    1800:			; <UNDEFINED> instruction: 0x2600bb38
    1804:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    1808:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    180c:	bcs	1f87c <__assert_fail@plt+0x1e80c>
    1810:	andcs	sp, r1, #-1073741763	; 0xc000003d
    1814:	bfi	r7, sl, #0, #24
    1818:			; <UNDEFINED> instruction: 0xf7ff4620
    181c:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    1820:	strtmi	sp, [r1], -r0, ror #3
    1824:	bl	ffebf828 <__assert_fail@plt+0xffebe7b8>
    1828:	sbcsle	r3, fp, r1
    182c:			; <UNDEFINED> instruction: 0xf7ff4620
    1830:			; <UNDEFINED> instruction: 0x4607ead8
    1834:	bicsle	r2, r5, r0, lsl #16
    1838:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    183c:	ldrb	r6, [r7, r8, lsr #32]
    1840:			; <UNDEFINED> instruction: 0xf7ff4620
    1844:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    1848:	stmdavs	lr!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    184c:	sbcsle	r2, r8, r9, lsl #28
    1850:	stmdavs	lr!, {sp, lr, pc}
    1854:	svclt	0x00183e20
    1858:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    185c:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    1860:	strdeq	r3, [r1], -r2
    1864:	andeq	r0, r0, r0, lsr r1
    1868:	andeq	r3, r1, r6, lsl #16
    186c:	str	r2, [r1, r0, lsl #2]!
    1870:	ldr	r2, [pc, r1, lsl #2]
    1874:	mrcmi	5, 0, fp, cr10, cr8, {7}
    1878:	teqlt	r0, #2113929216	; 0x7e000000
    187c:	strmi	r2, [r4], -pc, lsr #2
    1880:	bl	ff03f884 <__assert_fail@plt+0xff03e814>
    1884:			; <UNDEFINED> instruction: 0xb1b84605
    1888:	blne	ec89ac <__assert_fail@plt+0xec793c>
    188c:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    1890:	stmdacc	r6, {r2, r4, r8, fp, lr}
    1894:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    1898:	bl	ff4bf89c <__assert_fail@plt+0xff4be82c>
    189c:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    18a0:	tstle	r0, ip, ror #22
    18a4:	blcs	1d1fa98 <__assert_fail@plt+0x1d1ea28>
    18a8:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    18ac:	tstle	sl, sp, lsr #22
    18b0:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    18b4:			; <UNDEFINED> instruction: 0x601c58f3
    18b8:	blmi	3540f0 <__assert_fail@plt+0x353080>
    18bc:	andsvs	r4, r4, sl, ror r4
    18c0:			; <UNDEFINED> instruction: 0x601c58f3
    18c4:			; <UNDEFINED> instruction: 0x463cbdf8
    18c8:	blmi	2bb8a8 <__assert_fail@plt+0x2ba838>
    18cc:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    18d0:	ldmpl	r3!, {r0, r8, sp}^
    18d4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    18d8:	b	ff63f8dc <__assert_fail@plt+0xff63e86c>
    18dc:	bl	fedbf8e0 <__assert_fail@plt+0xfedbe870>
    18e0:	andeq	r3, r1, r8, lsr r6
    18e4:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    18e8:	andeq	r0, r0, r0, asr #2
    18ec:	andeq	r3, r1, r8, asr r7
    18f0:	andeq	r0, r0, r8, lsr r1
    18f4:	andeq	r0, r0, r0, lsr #2
    18f8:	andeq	r2, r0, r0, lsr #30
    18fc:	adcscs	r4, r3, #4, 18	; 0x10000
    1900:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    1904:	blmi	112af0 <__assert_fail@plt+0x111a80>
    1908:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    190c:	bl	fec3f910 <__assert_fail@plt+0xfec3e8a0>
    1910:	andeq	r2, r0, r0, lsr pc
    1914:	andeq	r2, r0, r8, lsr pc
    1918:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    191c:	svcmi	0x00f0e92d
    1920:	stc	6, cr4, [sp, #-16]!
    1924:	strmi	r8, [r8], -r2, lsl #22
    1928:	strcs	pc, [r4, #2271]!	; 0x8df
    192c:			; <UNDEFINED> instruction: 0xf8df2102
    1930:	ldrbtmi	r3, [sl], #-1444	; 0xfffffa5c
    1934:	strge	pc, [r0, #2271]!	; 0x8df
    1938:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    193c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    1940:			; <UNDEFINED> instruction: 0xf04f931f
    1944:			; <UNDEFINED> instruction: 0xf0000300
    1948:	stmdavc	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    194c:	beq	43d174 <__assert_fail@plt+0x43c104>
    1950:			; <UNDEFINED> instruction: 0xf0002b00
    1954:	blge	621f04 <__assert_fail@plt+0x620e94>
    1958:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    195c:	mla	r8, r0, sl, r3
    1960:	beq	43d1c8 <__assert_fail@plt+0x43c158>
    1964:	b	ffb3f968 <__assert_fail@plt+0xffb3e8f8>
    1968:	strmi	r4, [r5], -r0, lsr #11
    196c:			; <UNDEFINED> instruction: 0xf7ffd908
    1970:			; <UNDEFINED> instruction: 0xf818ead0
    1974:	stmdavs	r3, {r0, sl, fp, sp}
    1978:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    197c:	strle	r0, [ip], #-1818	; 0xfffff8e6
    1980:	andmi	pc, r5, r8, lsl r8	; <UNPREDICTABLE>
    1984:			; <UNDEFINED> instruction: 0xf0002c00
    1988:			; <UNDEFINED> instruction: 0xf7ff827f
    198c:	stmdavs	r3, {r1, r6, r7, r9, fp, sp, lr, pc}
    1990:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    1994:			; <UNDEFINED> instruction: 0xf140071b
    1998:			; <UNDEFINED> instruction: 0xf8988277
    199c:	blcs	d9a4 <__assert_fail@plt+0xc934>
    19a0:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    19a4:	mulcc	r1, r8, r8
    19a8:	streq	pc, [r1], #-264	; 0xfffffef8
    19ac:			; <UNDEFINED> instruction: 0xf0002b00
    19b0:	mrc	1, 0, r8, cr8, cr12, {1}
    19b4:			; <UNDEFINED> instruction: 0x46201a10
    19b8:	ldc2	0, cr15, [ip], #-4
    19bc:	stmdacs	r0, {r7, r9, sl, lr}
    19c0:	teqhi	r3, r0	; <UNPREDICTABLE>
    19c4:	b	1a3f9c8 <__assert_fail@plt+0x1a3e958>
    19c8:	stmible	r9, {r0, fp, sp}^
    19cc:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    19d0:	strls	r4, [r4], -r0, lsr #11
    19d4:	andsvs	pc, r8, sp, lsl #17
    19d8:			; <UNDEFINED> instruction: 0xf88d9407
    19dc:			; <UNDEFINED> instruction: 0xf8c9600c
    19e0:	vhadd.s8	d22, d0, d4
    19e4:	svcge	0x000a81c6
    19e8:			; <UNDEFINED> instruction: 0xf89d2501
    19ec:	blcs	da24 <__assert_fail@plt+0xc9b4>
    19f0:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    19f4:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    19f8:			; <UNDEFINED> instruction: 0xf85a7823
    19fc:			; <UNDEFINED> instruction: 0xf0031002
    1a00:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    1a04:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1a08:			; <UNDEFINED> instruction: 0x07da40d3
    1a0c:	msrhi	SPSR_x, r0, asr #2
    1a10:			; <UNDEFINED> instruction: 0xf8949508
    1a14:			; <UNDEFINED> instruction: 0xf88db000
    1a18:			; <UNDEFINED> instruction: 0xf88d5024
    1a1c:			; <UNDEFINED> instruction: 0xf8cd5018
    1a20:			; <UNDEFINED> instruction: 0xf1bbb028
    1a24:			; <UNDEFINED> instruction: 0xf0000f00
    1a28:	sfmls	f0, 1, [r7], {81}	; 0x51
    1a2c:			; <UNDEFINED> instruction: 0xf88d9b08
    1a30:	ldrmi	r6, [ip], #-24	; 0xffffffe8
    1a34:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1a38:	strls	r4, [r7], #-1348	; 0xfffffabc
    1a3c:	blcs	36998 <__assert_fail@plt+0x35928>
    1a40:	orrshi	pc, r7, r0
    1a44:			; <UNDEFINED> instruction: 0xf7ff4658
    1a48:	blx	fec3c4a0 <__assert_fail@plt+0xfec3b430>
    1a4c:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    1a50:			; <UNDEFINED> instruction: 0xf88d9300
    1a54:			; <UNDEFINED> instruction: 0xf10d6044
    1a58:			; <UNDEFINED> instruction: 0xf89d0b48
    1a5c:	strcs	r3, [r1, -r4, asr #32]
    1a60:	andshi	pc, ip, sp, asr #17
    1a64:	andvs	pc, r4, r9, asr #17
    1a68:			; <UNDEFINED> instruction: 0xf88d9612
    1a6c:			; <UNDEFINED> instruction: 0xf8cd6050
    1a70:	cdp	0, 1, cr8, cr8, cr4, {0}
    1a74:	vmov	r5, s16
    1a78:	vstr	s16, [sp, #576]	; 0x240
    1a7c:			; <UNDEFINED> instruction: 0xf88d8a15
    1a80:			; <UNDEFINED> instruction: 0xf8c9600c
    1a84:			; <UNDEFINED> instruction: 0xf88d6000
    1a88:			; <UNDEFINED> instruction: 0xf8cb6018
    1a8c:	blcs	19aa4 <__assert_fail@plt+0x18a34>
    1a90:			; <UNDEFINED> instruction: 0xf8dfd149
    1a94:	stmdavc	fp!, {r3, r6, sl, sp}
    1a98:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1a9c:	andseq	pc, pc, #3
    1aa0:			; <UNDEFINED> instruction: 0xf851095b
    1aa4:	sbcsmi	r3, r3, r3, lsr #32
    1aa8:			; <UNDEFINED> instruction: 0xf14007db
    1aac:	ldrls	r8, [r6, -sl, lsl #2]
    1ab0:			; <UNDEFINED> instruction: 0xf88d782c
    1ab4:			; <UNDEFINED> instruction: 0xf88d705c
    1ab8:	ldrls	r7, [r8], #-80	; 0xffffffb0
    1abc:	rsble	r2, r2, r0, lsl #24
    1ac0:	mulscc	r8, sp, r8
    1ac4:			; <UNDEFINED> instruction: 0xf0402b00
    1ac8:			; <UNDEFINED> instruction: 0xf89d80f5
    1acc:	stcls	0, cr3, [r7], {12}
    1ad0:			; <UNDEFINED> instruction: 0xf0402b00
    1ad4:			; <UNDEFINED> instruction: 0xf8df80c7
    1ad8:	stmdavc	r3!, {r2, sl, sp}
    1adc:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1ae0:	andseq	pc, pc, #3
    1ae4:			; <UNDEFINED> instruction: 0xf851095b
    1ae8:	sbcsmi	r3, r3, r3, lsr #32
    1aec:			; <UNDEFINED> instruction: 0xf14007d8
    1af0:			; <UNDEFINED> instruction: 0x970880b1
    1af4:			; <UNDEFINED> instruction: 0xf88d7824
    1af8:			; <UNDEFINED> instruction: 0xf88d7024
    1afc:	strls	r7, [sl], #-24	; 0xffffffe8
    1b00:			; <UNDEFINED> instruction: 0xf0002c00
    1b04:	stflsd	f0, [r7], {227}	; 0xe3
    1b08:	tstpl	r5, #3620864	; 0x374000
    1b0c:	ldrmi	r9, [sp], #-2568	; 0xfffff5f8
    1b10:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    1b14:			; <UNDEFINED> instruction: 0xf88d4414
    1b18:			; <UNDEFINED> instruction: 0xf88d6018
    1b1c:	strls	r6, [r7], #-80	; 0xffffffb0
    1b20:	blcs	26f7c <__assert_fail@plt+0x25f0c>
    1b24:			; <UNDEFINED> instruction: 0xf7ffd0b5
    1b28:			; <UNDEFINED> instruction: 0x4601e9b8
    1b2c:			; <UNDEFINED> instruction: 0xf0004628
    1b30:			; <UNDEFINED> instruction: 0x4629fb1d
    1b34:			; <UNDEFINED> instruction: 0x4602465b
    1b38:			; <UNDEFINED> instruction: 0xf0004640
    1b3c:	mcrrne	13, 10, pc, r5, cr9	; <UNPREDICTABLE>
    1b40:	svclt	0x00029016
    1b44:	subsvs	pc, ip, sp, lsl #17
    1b48:			; <UNDEFINED> instruction: 0xf88d9716
    1b4c:	adcsle	r7, r7, r0, asr r0
    1b50:			; <UNDEFINED> instruction: 0xf0001c84
    1b54:	ldcls	0, cr8, [r8], {246}	; 0xf6
    1b58:	blls	570080 <__assert_fail@plt+0x56f010>
    1b5c:	ldmdavc	fp, {r1, r2, r4, r8, r9, sl, ip, pc}
    1b60:			; <UNDEFINED> instruction: 0xf0402b00
    1b64:	ldflsd	f0, [r8], {166}	; 0xa6
    1b68:			; <UNDEFINED> instruction: 0xf0402c00
    1b6c:			; <UNDEFINED> instruction: 0x46588199
    1b70:	subsvc	pc, ip, sp, lsl #17
    1b74:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b78:			; <UNDEFINED> instruction: 0xf88db108
    1b7c:			; <UNDEFINED> instruction: 0xf88d6044
    1b80:	stccs	0, cr7, [r0], {80}	; 0x50
    1b84:			; <UNDEFINED> instruction: 0xf89dd19c
    1b88:			; <UNDEFINED> instruction: 0xf8dd3018
    1b8c:	blcs	21ba4 <__assert_fail@plt+0x20b34>
    1b90:	msrhi	CPSR_fsxc, r0, asr #32
    1b94:	mulcc	ip, sp, r8
    1b98:	blcs	28bbc <__assert_fail@plt+0x27b4c>
    1b9c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    1ba0:	stmdavc	r3!, {r1, r2, r3, r6, r7, r9, fp, lr}
    1ba4:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1ba8:	andseq	pc, pc, #3
    1bac:			; <UNDEFINED> instruction: 0xf851095b
    1bb0:	sbcsmi	r3, r3, r3, lsr #32
    1bb4:			; <UNDEFINED> instruction: 0xf14007d9
    1bb8:	movwcs	r8, #4332	; 0x10ec
    1bbc:	stmdavc	r4!, {r3, r8, r9, ip, pc}
    1bc0:	eorcc	pc, r4, sp, lsl #17
    1bc4:	andscc	pc, r8, sp, lsl #17
    1bc8:	teqlt	r4, sl, lsl #8
    1bcc:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1bd0:			; <UNDEFINED> instruction: 0x4620b11b
    1bd4:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bd8:	blls	30000 <__assert_fail@plt+0x2ef90>
    1bdc:	bmi	feff08d0 <__assert_fail@plt+0xfefef860>
    1be0:	strvs	lr, [r0], -r9, asr #19
    1be4:	andshi	pc, ip, sp, asr #17
    1be8:	andvs	pc, ip, sp, lsl #17
    1bec:	andsvs	pc, r8, sp, lsl #17
    1bf0:	mulcc	r0, r8, r8
    1bf4:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1bf8:	andseq	pc, pc, #3
    1bfc:			; <UNDEFINED> instruction: 0xf851095b
    1c00:	sbcsmi	r3, r3, r3, lsr #32
    1c04:			; <UNDEFINED> instruction: 0xf14007df
    1c08:	andcs	r8, r1, #251	; 0xfb
    1c0c:			; <UNDEFINED> instruction: 0xf8989208
    1c10:			; <UNDEFINED> instruction: 0xf88d3000
    1c14:	movwls	r2, #40996	; 0xa024
    1c18:			; <UNDEFINED> instruction: 0xf0002b00
    1c1c:	stflsd	f0, [r8], {54}	; 0x36
    1c20:	stmdavc	r3!, {r2, r6, sl, lr}
    1c24:			; <UNDEFINED> instruction: 0xf47f2b00
    1c28:	movwcs	sl, #3780	; 0xec4
    1c2c:	cdp	3, 1, cr9, cr8, cr0, {0}
    1c30:			; <UNDEFINED> instruction: 0xf7ff0a10
    1c34:	bmi	feabbfe4 <__assert_fail@plt+0xfeabaf74>
    1c38:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    1c3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c40:	subsmi	r9, sl, pc, lsl fp
    1c44:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    1c48:	eorlt	r9, r1, r0, lsl #16
    1c4c:	blhi	bcf48 <__assert_fail@plt+0xbbed8>
    1c50:	svchi	0x00f0e8bd
    1c54:			; <UNDEFINED> instruction: 0xf7ff4648
    1c58:	stmdacs	r0, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    1c5c:	tsthi	r7, r0	; <UNPREDICTABLE>
    1c60:	andvc	pc, ip, sp, lsl #17
    1c64:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c68:	strtmi	r4, [r0], -r1, lsl #12
    1c6c:	blx	1fbdc74 <__assert_fail@plt+0x1fbcc04>
    1c70:	strbmi	r4, [fp], -r1, lsr #12
    1c74:	stmdage	sl, {r1, r9, sl, lr}
    1c78:	stc2	0, cr15, [sl, #-0]
    1c7c:	andls	r1, r8, r1, asr #24
    1c80:	stcne	0, cr13, [r2], {90}	; 0x5a
    1c84:	stcls	0, cr13, [sl], {102}	; 0x66
    1c88:			; <UNDEFINED> instruction: 0x9c07b948
    1c8c:	stmdavc	r3!, {r3, r8, r9, sl, ip, pc}
    1c90:			; <UNDEFINED> instruction: 0xf0402b00
    1c94:	stflsd	f0, [sl], {14}
    1c98:			; <UNDEFINED> instruction: 0xf0402c00
    1c9c:	strbmi	r8, [r8], -r1, lsl #2
    1ca0:	eorvc	pc, r4, sp, lsl #17
    1ca4:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ca8:			; <UNDEFINED> instruction: 0xf88db108
    1cac:			; <UNDEFINED> instruction: 0xf88d600c
    1cb0:			; <UNDEFINED> instruction: 0xe7257018
    1cb4:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1cb8:	blcs	28ce8 <__assert_fail@plt+0x27c78>
    1cbc:	svcge	0x0023f43f
    1cc0:			; <UNDEFINED> instruction: 0x4658e71e
    1cc4:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cc8:			; <UNDEFINED> instruction: 0xf0002800
    1ccc:			; <UNDEFINED> instruction: 0xf88d80e0
    1cd0:	str	r7, [r8, -r4, asr #32]!
    1cd4:			; <UNDEFINED> instruction: 0xf7ff4648
    1cd8:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    1cdc:	sbcshi	pc, r7, r0
    1ce0:	andpl	pc, ip, sp, lsl #17
    1ce4:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ce8:	strtmi	r4, [r0], -r1, lsl #12
    1cec:	blx	fbdcf4 <__assert_fail@plt+0xfbcc84>
    1cf0:	strtmi	r4, [r1], -fp, asr #12
    1cf4:	ldrtmi	r4, [r8], -r2, lsl #12
    1cf8:	stc2l	0, cr15, [sl], {0}
    1cfc:	andls	r1, r8, r3, asr #24
    1d00:	stcne	0, cr13, [r4], {48}	; 0x30
    1d04:	stmdacs	r0, {r3, r4, r5, ip, lr, pc}
    1d08:	stflsd	f5, [r7], {64}	; 0x40
    1d0c:	stmdavc	r3!, {r3, r8, sl, ip, pc}
    1d10:			; <UNDEFINED> instruction: 0xf0402b00
    1d14:			; <UNDEFINED> instruction: 0xf8dd80ce
    1d18:			; <UNDEFINED> instruction: 0xf1bbb028
    1d1c:			; <UNDEFINED> instruction: 0xf0400f00
    1d20:			; <UNDEFINED> instruction: 0x464880bf
    1d24:	eorpl	pc, r4, sp, lsl #17
    1d28:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d2c:			; <UNDEFINED> instruction: 0xf88db108
    1d30:			; <UNDEFINED> instruction: 0xf88d600c
    1d34:			; <UNDEFINED> instruction: 0xe6745018
    1d38:	strls	r9, [r8, -r7, lsl #24]
    1d3c:	eorvs	pc, r4, sp, lsl #17
    1d40:	ldmdals	r5, {r1, r5, r6, r7, r9, sl, sp, lr, pc}
    1d44:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d48:	subsvs	pc, ip, sp, lsl #17
    1d4c:	subsvc	pc, r0, sp, lsl #17
    1d50:	ssat	r9, #22, r6
    1d54:	strtmi	r9, [r0], -r7, lsl #24
    1d58:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d5c:	eorvs	pc, r4, sp, lsl #17
    1d60:	ldrb	r9, [r1], r8
    1d64:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1d68:	strls	r9, [r8, #-3079]	; 0xfffff3f9
    1d6c:	eorvs	pc, r4, sp, lsl #17
    1d70:	movwcs	lr, #5724	; 0x165c
    1d74:	strbt	r9, [ip], -r0, lsl #6
    1d78:	strtmi	r9, [r0], -r7, lsl #24
    1d7c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d80:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1d84:	eorvs	pc, r4, sp, lsl #17
    1d88:	strb	r9, [pc], -r8
    1d8c:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1d90:	strbmi	lr, [r8], -r7, asr #15
    1d94:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d98:	rsbsle	r2, r8, r0, lsl #16
    1d9c:			; <UNDEFINED> instruction: 0xf88d2301
    1da0:			; <UNDEFINED> instruction: 0xf7ff300c
    1da4:			; <UNDEFINED> instruction: 0x4601e87a
    1da8:			; <UNDEFINED> instruction: 0xf0004620
    1dac:			; <UNDEFINED> instruction: 0x464bf9df
    1db0:	strmi	r4, [r2], -r1, lsr #12
    1db4:			; <UNDEFINED> instruction: 0xf000a80a
    1db8:	mcrrne	12, 6, pc, r2, cr11	; <UNPREDICTABLE>
    1dbc:	suble	r9, r9, r8
    1dc0:	suble	r1, pc, r3, lsl #25
    1dc4:	cmple	sp, r0, lsl #16
    1dc8:	andcs	r9, r1, #7168	; 0x1c00
    1dcc:	ldmdavc	fp, {r3, r9, ip, pc}
    1dd0:	cmnle	lr, r0, lsl #22
    1dd4:	stccs	12, cr9, [r0], {10}
    1dd8:			; <UNDEFINED> instruction: 0x4648d174
    1ddc:			; <UNDEFINED> instruction: 0xf88d2501
    1de0:			; <UNDEFINED> instruction: 0xf7ff5024
    1de4:	tstlt	r8, r4, lsr #16
    1de8:	andvs	pc, ip, sp, lsl #17
    1dec:	andspl	pc, r8, sp, lsl #17
    1df0:			; <UNDEFINED> instruction: 0xf89de6eb
    1df4:	stcls	0, cr3, [sl], {36}	; 0x24
    1df8:			; <UNDEFINED> instruction: 0xf43f2b00
    1dfc:	strbt	sl, [r4], r7, ror #29
    1e00:			; <UNDEFINED> instruction: 0xf7ff4648
    1e04:	stmdacs	r0, {r2, r4, fp, sp, lr, pc}
    1e08:	strcs	sp, [r1], #-65	; 0xffffffbf
    1e0c:	andmi	pc, ip, sp, lsl #17
    1e10:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e14:	strbmi	r4, [r0], -r1, lsl #12
    1e18:			; <UNDEFINED> instruction: 0xf9a8f000
    1e1c:	strbmi	r4, [r1], -fp, asr #12
    1e20:	stmdage	sl, {r1, r9, sl, lr}
    1e24:	ldc2	0, cr15, [r4], #-0
    1e28:	andls	r1, r8, r5, asr #24
    1e2c:	strls	fp, [r8], #-3848	; 0xfffff0f8
    1e30:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
    1e34:	eorle	r1, r0, r1, lsl #25
    1e38:	ldmdblt	r8!, {r1, r3, r8, r9, fp, ip, pc}
    1e3c:	strls	r9, [r8], #-2823	; 0xfffff4f9
    1e40:	blcs	1feb4 <__assert_fail@plt+0x1ee44>
    1e44:	blls	2b6320 <__assert_fail@plt+0x2b52b0>
    1e48:	teqle	fp, r0, lsl #22
    1e4c:			; <UNDEFINED> instruction: 0xf88d2201
    1e50:	strbt	r2, [r1], r4, lsr #32
    1e54:	stcls	3, cr2, [sl], {1}
    1e58:	eorvs	pc, r4, sp, lsl #17
    1e5c:			; <UNDEFINED> instruction: 0xf88d9308
    1e60:	ssat	r3, #20, r8
    1e64:			; <UNDEFINED> instruction: 0xf7ff9807
    1e68:	movwcs	lr, #6252	; 0x186c
    1e6c:			; <UNDEFINED> instruction: 0xf88d9c0a
    1e70:			; <UNDEFINED> instruction: 0xf88d6024
    1e74:	andls	r3, r8, r8, lsl r0
    1e78:	stmdals	r7, {r3, r5, r7, r9, sl, sp, lr, pc}
    1e7c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e80:	strb	r9, [ip], r8
    1e84:	str	r9, [r8, sl, lsl #24]!
    1e88:	movwls	r2, #769	; 0x301
    1e8c:	blmi	57b9d0 <__assert_fail@plt+0x57a960>
    1e90:	ldmdbmi	r5, {r1, r2, r4, r7, r9, sp}
    1e94:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    1e98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1e9c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ea0:	adcscs	r4, r3, #19456	; 0x4c00
    1ea4:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    1ea8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1eac:			; <UNDEFINED> instruction: 0xf7ff4478
    1eb0:	blmi	4bc238 <__assert_fail@plt+0x4bb1c8>
    1eb4:	ldmdbmi	r2, {r1, r4, r5, r7, r9, sp}
    1eb8:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    1ebc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1ec0:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec4:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    1ec8:	svc	0x00c8f7fe
    1ecc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ed0:	andeq	r3, r1, lr, ror r5
    1ed4:	andeq	r0, r0, r8, lsl r1
    1ed8:	andeq	r3, r1, r4, ror r5
    1edc:	andeq	r0, r0, r4, lsl r1
    1ee0:	andeq	r3, r1, r6, ror r2
    1ee4:	andeq	r2, r0, sl, lsl #20
    1ee8:	muleq	r0, ip, r9
    1eec:			; <UNDEFINED> instruction: 0x000029ba
    1ef0:	strdeq	r2, [r0], -r8
    1ef4:	andeq	r2, r0, sl, lsl #19
    1ef8:	muleq	r0, r4, r9
    1efc:	andeq	r2, r0, r6, ror #19
    1f00:	andeq	r2, r0, r8, ror r9
    1f04:	andeq	r2, r0, lr, lsr #19
    1f08:			; <UNDEFINED> instruction: 0x4604b570
    1f0c:	andcs	fp, r5, #130	; 0x82
    1f10:	strtmi	r2, [r1], -r0
    1f14:	svc	0x0096f7fe
    1f18:	strmi	r4, [r5], -r4, lsl #5
    1f1c:	strtmi	sp, [r1], -r3
    1f20:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    1f24:			; <UNDEFINED> instruction: 0x4628b110
    1f28:	ldcllt	0, cr11, [r0, #-8]!
    1f2c:			; <UNDEFINED> instruction: 0xf7ff4628
    1f30:	strmi	lr, [r6], -r8, lsl #16
    1f34:			; <UNDEFINED> instruction: 0xf7ff4620
    1f38:	ldrtmi	lr, [r0], #-2052	; 0xfffff7fc
    1f3c:			; <UNDEFINED> instruction: 0xf0003004
    1f40:	blmi	1c0c1c <__assert_fail@plt+0x1bfbac>
    1f44:			; <UNDEFINED> instruction: 0xf04f9500
    1f48:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    1f4c:	strls	r2, [r1], #-257	; 0xfffffeff
    1f50:			; <UNDEFINED> instruction: 0xf7ff4605
    1f54:			; <UNDEFINED> instruction: 0x4628e814
    1f58:	ldcllt	0, cr11, [r0, #-8]!
    1f5c:	andeq	r2, r0, sl, lsr r9
    1f60:	svcmi	0x00f0e92d
    1f64:	addlt	r2, r3, r5, lsl #4
    1f68:	strmi	r4, [ip], -r7, lsl #12
    1f6c:	andcs	r4, r0, r1, lsl #12
    1f70:	ldrdge	pc, [ip, #143]!	; 0x8f
    1f74:	svc	0x0066f7fe
    1f78:			; <UNDEFINED> instruction: 0x460544fa
    1f7c:	blx	ffebdf86 <__assert_fail@plt+0xffebcf16>
    1f80:	pkhtbmi	r4, r1, r1, asr #12
    1f84:	blx	feebdf8e <__assert_fail@plt+0xfeebcf1e>
    1f88:	teqle	r6, r0, lsl #16
    1f8c:	ldrtmi	r4, [r9], -r6, lsl #12
    1f90:	strtmi	r4, [r1], r8, lsr #12
    1f94:	svc	0x000cf7fe
    1f98:	teqlt	ip, #160, 12	; 0xa000000
    1f9c:			; <UNDEFINED> instruction: 0xf0002800
    1fa0:	ldrtmi	r8, [r9], -r9, lsr #1
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4628
    1fa8:			; <UNDEFINED> instruction: 0x4682fcb9
    1fac:			; <UNDEFINED> instruction: 0xf1b8b9b0
    1fb0:	andle	r0, r4, r0, lsl #30
    1fb4:	strtmi	r4, [r8], -r1, asr #12
    1fb8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    1fbc:			; <UNDEFINED> instruction: 0xf1b9b940
    1fc0:	rsble	r0, pc, r0, lsl #30
    1fc4:	strtmi	r4, [r8], -r9, asr #12
    1fc8:	stc2	7, cr15, [r8], #1020	; 0x3fc
    1fcc:	rsble	r2, r9, r0, lsl #16
    1fd0:	svceq	0x0000f1ba
    1fd4:	ldrbmi	sp, [r0], -r2
    1fd8:	svc	0x0016f7fe
    1fdc:			; <UNDEFINED> instruction: 0x4630b116
    1fe0:	svc	0x0012f7fe
    1fe4:	andlt	r4, r3, r8, lsr #12
    1fe8:	svchi	0x00f0e8bd
    1fec:	cmple	r0, r0, lsl #16
    1ff0:			; <UNDEFINED> instruction: 0x4628463d
    1ff4:	pop	{r0, r1, ip, sp, pc}
    1ff8:			; <UNDEFINED> instruction: 0x464a8ff0
    1ffc:			; <UNDEFINED> instruction: 0x46204651
    2000:	blx	e3e00a <__assert_fail@plt+0xe3cf9a>
    2004:	strbmi	r4, [r8], -r0, lsl #13
    2008:	svc	0x009af7fe
    200c:	andcc	r4, fp, r3, lsl #13
    2010:	blx	ff33e018 <__assert_fail@plt+0xff33cfa8>
    2014:	ldrbmi	r4, [sl], -r9, asr #12
    2018:			; <UNDEFINED> instruction: 0xf7fe4606
    201c:	blmi	147dc2c <__assert_fail@plt+0x147cbbc>
    2020:			; <UNDEFINED> instruction: 0x0c0beb06
    2024:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    2028:			; <UNDEFINED> instruction: 0xf846cb03
    202c:	strtmi	r0, [r0], -fp
    2030:	ldmvc	fp, {r2, r3, r4, fp, pc}
    2034:	andne	pc, r4, ip, asr #17
    2038:			; <UNDEFINED> instruction: 0xf8ac4651
    203c:			; <UNDEFINED> instruction: 0xf88c4008
    2040:			; <UNDEFINED> instruction: 0xf000300a
    2044:			; <UNDEFINED> instruction: 0x4604fb17
    2048:			; <UNDEFINED> instruction: 0xf7fe4630
    204c:	stccs	14, cr14, [r0], {222}	; 0xde
    2050:	teqcs	pc, r2, asr r0	; <UNPREDICTABLE>
    2054:			; <UNDEFINED> instruction: 0xf7fe4620
    2058:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    205c:			; <UNDEFINED> instruction: 0x4620d038
    2060:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    2064:			; <UNDEFINED> instruction: 0x46284639
    2068:	svceq	0x0000f1b8
    206c:			; <UNDEFINED> instruction: 0xf7fed054
    2070:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
    2074:	ldrtmi	sp, [r9], -lr, asr #32
    2078:			; <UNDEFINED> instruction: 0xf7ff4628
    207c:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    2080:	strmi	sp, [r1], r7, ror #2
    2084:	strmi	r4, [r6], -r2, asr #13
    2088:			; <UNDEFINED> instruction: 0xf1b84644
    208c:	orrsle	r0, r1, r0, lsl #30
    2090:			; <UNDEFINED> instruction: 0x4639e795
    2094:			; <UNDEFINED> instruction: 0xf7ff4628
    2098:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    209c:	strtmi	sp, [r6], -r2, lsr #3
    20a0:	ldrtmi	r4, [ip], -r2, lsr #13
    20a4:			; <UNDEFINED> instruction: 0xf7fe4628
    20a8:	strmi	lr, [r7], -ip, asr #30
    20ac:			; <UNDEFINED> instruction: 0xf7fe4620
    20b0:	ldrtmi	lr, [r8], #-3912	; 0xfffff0b8
    20b4:			; <UNDEFINED> instruction: 0xf0003004
    20b8:	blmi	b00aa4 <__assert_fail@plt+0xaffa34>
    20bc:			; <UNDEFINED> instruction: 0xf04f9500
    20c0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    20c4:	strls	r2, [r1], #-257	; 0xfffffeff
    20c8:			; <UNDEFINED> instruction: 0xf7fe4605
    20cc:			; <UNDEFINED> instruction: 0xe77fef58
    20d0:			; <UNDEFINED> instruction: 0x46284639
    20d4:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    20d8:	svceq	0x0000f1b8
    20dc:	bllt	1436178 <__assert_fail@plt+0x1435108>
    20e0:	andsle	r4, r7, r0, lsr #11
    20e4:	strbmi	r4, [r5], -r0, lsr #12
    20e8:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    20ec:	andlt	r4, r3, r8, lsr #12
    20f0:	svchi	0x00f0e8bd
    20f4:	ldrb	r4, [r5, -r5, lsr #12]!
    20f8:			; <UNDEFINED> instruction: 0x46284639
    20fc:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    2100:	svceq	0x0000f1b8
    2104:			; <UNDEFINED> instruction: 0x46c1d1b5
    2108:	ldrtmi	r4, [ip], -r6, asr #12
    210c:			; <UNDEFINED> instruction: 0xf47f2800
    2110:	strb	sl, [pc, r8, asr #30]!
    2114:	strb	r4, [r5, -r5, asr #12]!
    2118:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    211c:	strbmi	r4, [r6], -r1, asr #13
    2120:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, lr}
    2124:	svcge	0x003df47f
    2128:	strtmi	lr, [r1], r4, ror #15
    212c:	stmdacs	r0, {r1, r2, r5, r9, sl, lr}
    2130:	svcge	0x0037f47f
    2134:			; <UNDEFINED> instruction: 0x4639e7de
    2138:			; <UNDEFINED> instruction: 0xf7ff4628
    213c:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    2140:	strtmi	r4, [r6], -r1, lsr #13
    2144:	strbmi	r4, [r4], -r2, asr #13
    2148:	svceq	0x0000f1b8
    214c:	svcge	0x0032f47f
    2150:			; <UNDEFINED> instruction: 0x46c2e735
    2154:	ldr	r2, [fp, -r0, lsl #12]!
    2158:	strbmi	r4, [r2], r6, lsr #12
    215c:	svclt	0x0000e73b
    2160:	andeq	r2, r0, r4, lsl r9
    2164:	andeq	r2, r0, lr, ror #16
    2168:	andeq	r2, r0, r2, asr #15
    216c:			; <UNDEFINED> instruction: 0x460cb538
    2170:	tstcs	r0, r2, lsr #12
    2174:			; <UNDEFINED> instruction: 0xf7fe4605
    2178:	tstlt	r0, r8, lsr #30
    217c:	andcc	r1, r1, r0, asr #22
    2180:			; <UNDEFINED> instruction: 0x4620bd38
    2184:	svclt	0x0000bd38
    2188:	adccs	r4, sl, #4, 18	; 0x10000
    218c:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2190:	blmi	11337c <__assert_fail@plt+0x11230c>
    2194:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    2198:	svc	0x006af7fe
    219c:	andeq	r2, r0, r4, lsr #14
    21a0:	andeq	r2, r0, ip, lsr #13
    21a4:	andeq	r2, r0, sl, lsr #14
    21a8:	svcmi	0x00f0e92d
    21ac:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    21b0:	bmi	ff8e4dc0 <__assert_fail@plt+0xff8e3d50>
    21b4:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
    21b8:	orrhi	pc, ip, #14614528	; 0xdf0000
    21bc:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    21c0:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    21c4:			; <UNDEFINED> instruction: 0xf04f9311
    21c8:			; <UNDEFINED> instruction: 0xf7fe0300
    21cc:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    21d0:	orrshi	pc, pc, r0
    21d4:			; <UNDEFINED> instruction: 0xf7fe4604
    21d8:	stmdacs	r1, {r5, r6, r9, sl, fp, sp, lr, pc}
    21dc:	adcshi	pc, fp, r0, asr #4
    21e0:			; <UNDEFINED> instruction: 0xf0402d00
    21e4:	svcge	0x000480fc
    21e8:	strls	r4, [r7], #-1568	; 0xfffff9e0
    21ec:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    21f0:	strls	r2, [r4, #-1280]	; 0xfffffb00
    21f4:	andpl	pc, ip, sp, lsl #17
    21f8:			; <UNDEFINED> instruction: 0xf88d607d
    21fc:	bl	116264 <__assert_fail@plt+0x1151f4>
    2200:			; <UNDEFINED> instruction: 0xf8cd0b00
    2204:	strmi	fp, [r3, #8]!
    2208:	blge	2b874c <__assert_fail@plt+0x2b76dc>
    220c:	strtmi	r4, [r1], -r9, lsr #13
    2210:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx1
    2214:	ands	r3, r1, r0, lsl sl
    2218:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    221c:	subsle	r2, r3, r0, lsl #16
    2220:	tstls	r0, sl, lsl #16
    2224:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2228:	blx	fec28630 <__assert_fail@plt+0xfec275c0>
    222c:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    2230:			; <UNDEFINED> instruction: 0xf88d4451
    2234:	ldrbmi	r9, [r9, #-24]	; 0xffffffe8
    2238:	eorsle	r9, r3, #-1073741823	; 0xc0000001
    223c:	mulcc	ip, sp, r8
    2240:	cmple	sp, r0, lsl #22
    2244:	stmdavc	fp, {r0, r6, r7, fp, lr}
    2248:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    224c:	ldceq	0, cr15, [pc], {3}
    2250:			; <UNDEFINED> instruction: 0xf850095b
    2254:	blx	8ce2e8 <__assert_fail@plt+0x8cd278>
    2258:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
    225c:			; <UNDEFINED> instruction: 0x9608d536
    2260:	beq	7e3a4 <__assert_fail@plt+0x7d334>
    2264:			; <UNDEFINED> instruction: 0xf8dd7809
    2268:			; <UNDEFINED> instruction: 0xf88db008
    226c:	tstls	sl, r4, lsr #32
    2270:			; <UNDEFINED> instruction: 0xf88d9907
    2274:	stccs	0, cr6, [r0, #-96]	; 0xffffffa0
    2278:	stccs	0, cr13, [r1, #-824]	; 0xfffffcc8
    227c:	stccs	0, cr13, [r2, #-360]	; 0xfffffe98
    2280:			; <UNDEFINED> instruction: 0xf89dd122
    2284:	mvnslt	r0, r4, lsr #32
    2288:	tstls	r0, sl, lsl #16
    228c:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2290:			; <UNDEFINED> instruction: 0xf88d9900
    2294:	ldrbmi	r9, [r1], #-24	; 0xffffffe8
    2298:	stmdacs	r0, {r0, r1, r2, r8, ip, pc}
    229c:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    22a0:	bicle	r4, fp, #373293056	; 0x16400000
    22a4:			; <UNDEFINED> instruction: 0xf0002d02
    22a8:	bmi	fea626bc <__assert_fail@plt+0xfea6164c>
    22ac:	ldrbtmi	r4, [sl], #-2981	; 0xfffff45b
    22b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22b4:	subsmi	r9, sl, r1, lsl fp
    22b8:	msrhi	CPSR_fc, r0, asr #32
    22bc:	andslt	r4, r3, r0, lsr #12
    22c0:	blhi	bd5bc <__assert_fail@plt+0xbc54c>
    22c4:	svchi	0x00f0e8bd
    22c8:	ldr	r2, [r1, r1, lsl #10]!
    22cc:	tstls	r0, r8, lsr r6
    22d0:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    22d4:			; <UNDEFINED> instruction: 0xf0002800
    22d8:	stmdbls	r0, {r0, r1, r2, r5, r8, pc}
    22dc:	andvs	pc, ip, sp, lsl #17
    22e0:	beq	43db48 <__assert_fail@plt+0x43cad8>
    22e4:	andeq	lr, r1, #175104	; 0x2ac00
    22e8:			; <UNDEFINED> instruction: 0xf000463b
    22ec:			; <UNDEFINED> instruction: 0xf1b0f9d1
    22f0:			; <UNDEFINED> instruction: 0x46823fff
    22f4:	rsble	r9, r0, r8
    22f8:	svceq	0x0002f110
    22fc:	rsble	r9, r5, r7, lsl #18
    2300:			; <UNDEFINED> instruction: 0x9608b950
    2304:	blcs	20338 <__assert_fail@plt+0x1f2c8>
    2308:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    230c:	blcs	28f3c <__assert_fail@plt+0x27ecc>
    2310:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    2314:	beq	7e458 <__assert_fail@plt+0x7d3e8>
    2318:	tstls	r0, r8, lsr r6
    231c:	eorvs	pc, r4, sp, lsl #17
    2320:	stc	7, cr15, [r4, #1016]	; 0x3f8
    2324:	ldrdlt	pc, [r8], -sp
    2328:	stmdacs	r0, {r8, fp, ip, pc}
    232c:			; <UNDEFINED> instruction: 0xf88dd0a1
    2330:	ldr	r9, [lr, ip]
    2334:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    2338:			; <UNDEFINED> instruction: 0xf43f2800
    233c:	stmdals	sl, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    2340:			; <UNDEFINED> instruction: 0xf7fe9100
    2344:	ldmib	sp, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2348:	stmdacs	r0, {r8, r9, ip}
    234c:			; <UNDEFINED> instruction: 0x460bbf1c
    2350:	movwls	r2, #5378	; 0x1502
    2354:	biclt	lr, sp, ip, ror #14
    2358:	cdpcs	8, 0, cr7, cr0, cr6, {1}
    235c:	sbcshi	pc, r5, r0
    2360:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2364:	stmdavs	r2, {r0, r1, r2, r5, r9, sl, lr}
    2368:			; <UNDEFINED> instruction: 0xf817e002
    236c:	tstlt	lr, r1, lsl #30
    2370:	andscc	pc, r6, r2, lsr r8	; <UNPREDICTABLE>
    2374:	ldrbtle	r0, [r8], #1177	; 0x499
    2378:			; <UNDEFINED> instruction: 0xf7fe4638
    237c:	ldrtmi	lr, [r9], -r2, ror #27
    2380:	strtmi	r1, [r0], -r2, asr #24
    2384:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2388:	addle	r2, lr, r1, lsl #26
    238c:			; <UNDEFINED> instruction: 0xf7fe4620
    2390:	stmdacc	r1, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2394:	addle	r1, r8, #2424832	; 0x250000
    2398:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    239c:	stmdavs	r2, {r8, sp}
    23a0:	and	r4, r3, r8, lsr #12
    23a4:	subvc	r4, r1, r4, lsl #5
    23a8:	svcge	0x007ff63f
    23ac:	stmdbcc	r1, {r4, fp, ip, sp, lr, pc}
    23b0:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    23b4:	ldrbtle	r0, [r5], #1179	; 0x49b
    23b8:			; <UNDEFINED> instruction: 0xf8dde777
    23bc:			; <UNDEFINED> instruction: 0xf04fb008
    23c0:	stmdbls	r7, {r0, r9, fp}
    23c4:			; <UNDEFINED> instruction: 0xf88d9608
    23c8:	ldrb	r9, [r2, -r4, lsr #32]
    23cc:	ldrdlt	pc, [r8], -sp
    23d0:	eorls	pc, r4, sp, lsl #17
    23d4:	beq	7d288 <__assert_fail@plt+0x7c218>
    23d8:	eorge	pc, r0, sp, asr #17
    23dc:	strtmi	lr, [r0], -r9, asr #14
    23e0:			; <UNDEFINED> instruction: 0xf7fe9407
    23e4:	svcge	0x0004edae
    23e8:	strls	r2, [r4], -r0, lsl #12
    23ec:	andvs	pc, ip, sp, lsl #17
    23f0:			; <UNDEFINED> instruction: 0xf88d607e
    23f4:	stmdane	r2!, {r3, r4, sp, lr}
    23f8:	adcmi	r9, r2, #536870912	; 0x20000000
    23fc:	ssatmi	fp, #4, r8, lsl #31
    2400:			; <UNDEFINED> instruction: 0xf10dd96c
    2404:	strtmi	r0, [r3], r8, lsr #20
    2408:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    240c:	stmdami	pc, {r1, r2, r5, sp, lr, pc}^	; <UNPREDICTABLE>
    2410:	mulcc	r0, fp, r8
    2414:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2418:	ldceq	0, cr15, [pc], {3}
    241c:			; <UNDEFINED> instruction: 0xf850095b
    2420:	blx	8ce4b4 <__assert_fail@plt+0x8cd444>
    2424:	ldrbeq	pc, [r9, ip, lsl #6]	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf8cdd546
    242c:			; <UNDEFINED> instruction: 0xf89b9020
    2430:			; <UNDEFINED> instruction: 0xf8dd3000
    2434:			; <UNDEFINED> instruction: 0xf88db01c
    2438:			; <UNDEFINED> instruction: 0xf88d9024
    243c:	movwls	r9, #40984	; 0xa018
    2440:			; <UNDEFINED> instruction: 0xf7fe4618
    2444:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2448:	blls	236570 <__assert_fail@plt+0x235500>
    244c:	ldrmi	r9, [fp], #2562	; 0xa02
    2450:	andsvs	pc, r8, sp, lsl #17
    2454:			; <UNDEFINED> instruction: 0xf8cd4593
    2458:	eorsle	fp, pc, #28
    245c:	mulcc	ip, sp, r8
    2460:	sbcsle	r2, r4, r0, lsl #22
    2464:	andeq	lr, fp, #165888	; 0x28800
    2468:			; <UNDEFINED> instruction: 0x463b4659
    246c:			; <UNDEFINED> instruction: 0xf0004650
    2470:	mcrrne	9, 0, pc, r2, cr15	; <UNPREDICTABLE>
    2474:	eorle	r9, r8, r8
    2478:			; <UNDEFINED> instruction: 0xf8dd1c83
    247c:	eorsle	fp, r9, ip, lsl r0
    2480:	stmdblt	r0, {r1, r3, r8, r9, fp, ip, pc}^
    2484:	eorls	pc, r0, sp, asr #17
    2488:	mulcc	r0, fp, r8
    248c:	cmple	r2, r0, lsl #22
    2490:	blcs	290c0 <__assert_fail@plt+0x28050>
    2494:			; <UNDEFINED> instruction: 0x4638d151
    2498:			; <UNDEFINED> instruction: 0xf88d9300
    249c:			; <UNDEFINED> instruction: 0xf7fe9024
    24a0:	blls	3d7c0 <__assert_fail@plt+0x3c750>
    24a4:			; <UNDEFINED> instruction: 0xf88db108
    24a8:			; <UNDEFINED> instruction: 0xf88d600c
    24ac:	bfi	r9, r8, #0, #8
    24b0:			; <UNDEFINED> instruction: 0xf8839b01
    24b4:	ldrbt	r9, [r8], r0
    24b8:	andls	r4, r0, #56, 12	; 0x3800000
    24bc:	ldc	7, cr15, [r6], #1016	; 0x3f8
    24c0:	orrlt	r9, r8, #0, 20
    24c4:	andls	pc, ip, sp, lsl #17
    24c8:			; <UNDEFINED> instruction: 0xf8dde7cc
    24cc:	movwcs	fp, #4124	; 0x101c
    24d0:			; <UNDEFINED> instruction: 0xf88d9308
    24d4:	movwcs	r3, #24
    24d8:	eorcc	pc, r4, sp, lsl #17
    24dc:			; <UNDEFINED> instruction: 0xf7fe4658
    24e0:			; <UNDEFINED> instruction: 0x4659ed30
    24e4:	strtmi	r1, [r0], -r2, asr #24
    24e8:	stc	7, cr15, [r6], {254}	; 0xfe
    24ec:			; <UNDEFINED> instruction: 0xf43f2d01
    24f0:			; <UNDEFINED> instruction: 0xe679aedc
    24f4:	andcs	r9, r0, #2048	; 0x800
    24f8:	eorcs	pc, r4, sp, lsl #17
    24fc:	bl	fe8cad08 <__assert_fail@plt+0xfe8c9c98>
    2500:			; <UNDEFINED> instruction: 0xf88d030b
    2504:	movwls	r2, #32792	; 0x8018
    2508:	strtmi	lr, [r7], -r8, ror #15
    250c:			; <UNDEFINED> instruction: 0xf7fee734
    2510:			; <UNDEFINED> instruction: 0xf000eca6
    2514:	blmi	4005c8 <__assert_fail@plt+0x3ff558>
    2518:	stmdbmi	pc, {r0, r3, r5, r7, r9, sp}	; <UNPREDICTABLE>
    251c:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    2520:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2524:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    2528:	addcs	r4, lr, #13312	; 0x3400
    252c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    2530:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2534:			; <UNDEFINED> instruction: 0xf7fe4478
    2538:			; <UNDEFINED> instruction: 0xf7ffed9c
    253c:	svclt	0x0000fe25
    2540:	strdeq	r2, [r1], -sl
    2544:	andeq	r0, r0, r8, lsl r1
    2548:	strdeq	r2, [r1], -r0
    254c:	andeq	r0, r0, r4, lsl r1
    2550:	andeq	r2, r1, r2, lsl #24
    2554:	andeq	r2, r0, r2, lsr #7
    2558:	muleq	r0, r4, r3
    255c:	andeq	r2, r0, sl, asr #6
    2560:	muleq	r0, r0, r3
    2564:	andeq	r2, r0, r2, lsl #7
    2568:	andeq	r2, r0, r0, lsr #6
    256c:	andcs	fp, r5, #8, 10	; 0x2000000
    2570:	andcs	r4, r0, r7, lsl #22
    2574:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    2578:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    257c:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    2580:	strmi	r2, [r2], -r0, lsl #2
    2584:			; <UNDEFINED> instruction: 0xf7fe4620
    2588:	mulcs	r1, r4, ip
    258c:	stcl	7, cr15, [r6], {254}	; 0xfe
    2590:	andeq	r2, r1, lr, lsl #21
    2594:	andeq	r2, r0, ip, asr r3
    2598:	stmdblt	r0!, {r3, r8, sl, ip, sp, pc}
    259c:			; <UNDEFINED> instruction: 0xf7fe2001
    25a0:			; <UNDEFINED> instruction: 0xb100ec9a
    25a4:			; <UNDEFINED> instruction: 0xf7ffbd08
    25a8:	svclt	0x0000ffe1
    25ac:			; <UNDEFINED> instruction: 0x4604b510
    25b0:	ldc	7, cr15, [r0], {254}	; 0xfe
    25b4:	ldfltd	f3, [r0, #-0]
    25b8:	pop	{r5, r9, sl, lr}
    25bc:			; <UNDEFINED> instruction: 0xe7eb4010
    25c0:	movwcs	pc, #2977	; 0xba1	; <UNPREDICTABLE>
    25c4:	ldmdblt	r3!, {r4, r8, sl, ip, sp, pc}
    25c8:			; <UNDEFINED> instruction: 0xf400fb01
    25cc:			; <UNDEFINED> instruction: 0xf7fe4620
    25d0:	tstlt	r0, r2, lsl #25
    25d4:			; <UNDEFINED> instruction: 0xf7ffbd10
    25d8:	strtmi	pc, [r0], -r9, asr #31
    25dc:			; <UNDEFINED> instruction: 0x4010e8bd
    25e0:	svclt	0x0000e7da
    25e4:	addlt	fp, r2, r0, lsl r5
    25e8:			; <UNDEFINED> instruction: 0xf7ff9001
    25ec:	bls	82570 <__assert_fail@plt+0x81500>
    25f0:	strmi	r2, [r4], -r0, lsl #2
    25f4:	ldcl	7, cr15, [r0], {254}	; 0xfe
    25f8:	andlt	r4, r2, r0, lsr #12
    25fc:	svclt	0x0000bd10
    2600:			; <UNDEFINED> instruction: 0x4604b510
    2604:	bl	ff0c0604 <__assert_fail@plt+0xff0bf594>
    2608:	ldfltd	f3, [r0, #-0]
    260c:	pop	{r5, r9, sl, lr}
    2610:	bfi	r4, r0, #0, #2
    2614:			; <UNDEFINED> instruction: 0x460cb510
    2618:			; <UNDEFINED> instruction: 0xf7feb118
    261c:			; <UNDEFINED> instruction: 0xb128ec26
    2620:	pop	{r4, r8, sl, fp, ip, sp, pc}
    2624:			; <UNDEFINED> instruction: 0x46084010
    2628:	svclt	0x00c0f7ff
    262c:	pop	{r5, r9, sl, lr}
    2630:			; <UNDEFINED> instruction: 0xe7b14010
    2634:	addlt	fp, r2, r0, lsl r5
    2638:	strls	r9, [r0], #-3076	; 0xfffff3fc
    263c:	blx	fe1be648 <__assert_fail@plt+0xfe1bd5d8>
    2640:	blle	89e58 <__assert_fail@plt+0x88de8>
    2644:	andlt	r4, r2, r0, lsr #12
    2648:			; <UNDEFINED> instruction: 0xf7febd10
    264c:	stmdavs	r3, {r2, r3, r7, sl, fp, sp, lr, pc}
    2650:	mvnsle	r2, ip, lsl #22
    2654:			; <UNDEFINED> instruction: 0xff8af7ff
    2658:			; <UNDEFINED> instruction: 0xf001b510
    265c:	strmi	pc, [r4], -r9, ror #22
    2660:	strtmi	fp, [r0], -r8, lsl #2
    2664:			; <UNDEFINED> instruction: 0xf7febd10
    2668:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    266c:	mvnsle	r2, ip, lsl #22
    2670:			; <UNDEFINED> instruction: 0xff7cf7ff
    2674:			; <UNDEFINED> instruction: 0xf001b510
    2678:	strmi	pc, [r4], -pc, lsl #24
    267c:	strtmi	fp, [r0], -r8, lsl #2
    2680:			; <UNDEFINED> instruction: 0xf7febd10
    2684:	stmdavs	r3, {r4, r5, r6, sl, fp, sp, lr, pc}
    2688:	mvnsle	r2, ip, lsl #22
    268c:			; <UNDEFINED> instruction: 0xff6ef7ff
    2690:			; <UNDEFINED> instruction: 0x460fb5f0
    2694:			; <UNDEFINED> instruction: 0x46164916
    2698:	addlt	r4, r3, r6, lsl sl
    269c:			; <UNDEFINED> instruction: 0x466c4479
    26a0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    26a4:			; <UNDEFINED> instruction: 0xf04f9201
    26a8:	mrslt	r0, R8_usr
    26ac:	ldrtmi	r4, [r2], -r4, lsl #12
    26b0:			; <UNDEFINED> instruction: 0x46204639
    26b4:	bl	ffdc06b4 <__assert_fail@plt+0xffdbf644>
    26b8:	svclt	0x00182e00
    26bc:	svceq	0x0003f110
    26c0:	stmdale	sl, {r0, r2, r9, sl, lr}
    26c4:	blmi	2d4efc <__assert_fail@plt+0x2d3e8c>
    26c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26cc:	blls	5c73c <__assert_fail@plt+0x5b6cc>
    26d0:	qaddle	r4, sl, fp
    26d4:	andlt	r4, r3, r8, lsr #12
    26d8:	strdcs	fp, [r0], -r0
    26dc:			; <UNDEFINED> instruction: 0xf832f000
    26e0:	mvnle	r2, r0, lsl #16
    26e4:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    26e8:	strb	r6, [fp, r3, lsr #32]!
    26ec:	bl	fedc06ec <__assert_fail@plt+0xfedbf67c>
    26f0:	andeq	r2, r1, r4, lsl r8
    26f4:	andeq	r0, r0, r8, lsl r1
    26f8:	andeq	r2, r1, r8, ror #15
    26fc:	andsle	r4, pc, r8, lsl #5
    2700:	stmdbcc	r1, {r4, r5, r6, r7, sl, ip, sp, pc}
    2704:			; <UNDEFINED> instruction: 0xf8141e44
    2708:			; <UNDEFINED> instruction: 0xf8112f01
    270c:			; <UNDEFINED> instruction: 0xf1a23f01
    2710:	svccs	0x00190741
    2714:	strbeq	pc, [r1], -r3, lsr #3	; <UNPREDICTABLE>
    2718:			; <UNDEFINED> instruction: 0x461d4610
    271c:			; <UNDEFINED> instruction: 0xf102d80d
    2720:	cdpcs	0, 1, cr0, cr9, cr0, {1}
    2724:	stmdale	r3, {r1, r6, r7, r9, ip, sp, pc}
    2728:	streq	pc, [r0, #-259]!	; 0xfffffefd
    272c:	smlattlt	r8, fp, r2, fp
    2730:	smlalle	r4, r8, sl, r2
    2734:	vldmialt	r0!, {d17-<overflow reg d48>}
    2738:	mrccs	7, 0, r4, cr9, cr0, {3}
    273c:	udf	#15751	; 0x3d87
    2740:	ldrbmi	r2, [r0, -r0]!
    2744:	tstcs	r0, r8, lsl #10
    2748:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    274c:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    2750:	tstle	r3, r3, asr #22
    2754:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    2758:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    275c:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    2760:	bl	9c0760 <__assert_fail@plt+0x9bf6f0>
    2764:	svclt	0x00183800
    2768:	stclt	0, cr2, [r8, #-4]
    276c:	stclt	0, cr2, [r8, #-4]
    2770:	andeq	r2, r0, sl, lsl #3
    2774:	svcmi	0x00f0e92d
    2778:	stc	0, cr2, [sp, #-56]!	; 0xffffffc8
    277c:	bmi	feae538c <__assert_fail@plt+0xfeae431c>
    2780:	ldrbtmi	r4, [sl], #-2987	; 0xfffff455
    2784:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    2788:	tstls	sp, #1769472	; 0x1b0000
    278c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2790:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2794:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2798:	blmi	fe9b6874 <__assert_fail@plt+0xfe9b5804>
    279c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    27a0:	eorsle	r2, r3, r0, lsl #24
    27a4:	stmdblt	r6!, {r1, r2, r5, fp, ip, sp, lr}^
    27a8:			; <UNDEFINED> instruction: 0x4620e01a
    27ac:	bl	ff2407ac <__assert_fail@plt+0xff23f73c>
    27b0:	stmdane	r6!, {r0, ip, sp}
    27b4:			; <UNDEFINED> instruction: 0xf7fe4630
    27b8:	andcc	lr, r1, r4, asr #23
    27bc:	ldcpl	8, cr1, [r6], #-208	; 0xffffff30
    27c0:			; <UNDEFINED> instruction: 0x4621b176
    27c4:			; <UNDEFINED> instruction: 0xf7fe4628
    27c8:	strdlt	lr, [r0, -r4]!
    27cc:	mvnle	r2, sl, lsr #28
    27d0:	blcs	20964 <__assert_fail@plt+0x1f8f4>
    27d4:	strtmi	sp, [r0], -r9, ror #3
    27d8:	bl	fecc07d8 <__assert_fail@plt+0xfecbf768>
    27dc:	stmdane	r5!, {r0, ip, sp}
    27e0:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    27e4:	ldrbtmi	r4, [sp], #-3476	; 0xfffff26c
    27e8:	blmi	fe455240 <__assert_fail@plt+0xfe4541d0>
    27ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27f0:	blls	75c860 <__assert_fail@plt+0x75b7f0>
    27f4:			; <UNDEFINED> instruction: 0xf040405a
    27f8:	strtmi	r8, [r8], -sl, lsl #2
    27fc:	ldc	0, cr11, [sp], #124	; 0x7c
    2800:	pop	{r1, r8, r9, fp, pc}
    2804:	stcmi	15, cr8, [lr, #960]	; 0x3c0
    2808:			; <UNDEFINED> instruction: 0xe7c6447d
    280c:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    2810:	bl	16c0810 <__assert_fail@plt+0x16bf7a0>
    2814:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2818:	sbcshi	pc, r8, r0
    281c:	bllt	1ee0830 <__assert_fail@plt+0x1edf7c0>
    2820:	andscs	r4, r7, r9, lsl #29
    2824:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2828:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    282c:			; <UNDEFINED> instruction: 0xf7fe447e
    2830:			; <UNDEFINED> instruction: 0x4607eb52
    2834:			; <UNDEFINED> instruction: 0xf0002800
    2838:	ldrtmi	r8, [r1], -r1, ror #1
    283c:			; <UNDEFINED> instruction: 0xf7fe464a
    2840:			; <UNDEFINED> instruction: 0x232feaf0
    2844:	andcc	pc, r9, r7, lsl #16
    2848:	bl	1d5650 <__assert_fail@plt+0x1d45e0>
    284c:	ldrbtmi	r0, [fp], #-1544	; 0xfffff9f8
    2850:	ldmdahi	fp, {r0, r1, r2, r8, r9, fp, lr, pc}
    2854:	andeq	pc, r8, r7, asr #16
    2858:	rsbsvs	r4, r1, r8, lsr r6
    285c:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    2860:	ldrhtvs	r8, [r2], r3
    2864:	bl	ac0864 <__assert_fail@plt+0xabf7f4>
    2868:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    286c:			; <UNDEFINED> instruction: 0x4c78da1b
    2870:			; <UNDEFINED> instruction: 0x4638447c
    2874:	b	ff240874 <__assert_fail@plt+0xff23f804>
    2878:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    287c:			; <UNDEFINED> instruction: 0xe791601c
    2880:	bl	17c0880 <__assert_fail@plt+0x17bf810>
    2884:	andcs	r4, lr, r0, lsl #13
    2888:	svceq	0x0000f1b8
    288c:	adchi	pc, r6, r0, asr #32
    2890:	bl	840890 <__assert_fail@plt+0x83f820>
    2894:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2898:	adcshi	pc, r0, r0
    289c:			; <UNDEFINED> instruction: 0x46424631
    28a0:	b	fefc08a0 <__assert_fail@plt+0xfefbf830>
    28a4:	stmdbmi	ip!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    28a8:			; <UNDEFINED> instruction: 0xf7fe4479
    28ac:	strmi	lr, [r6], -sl, ror #20
    28b0:			; <UNDEFINED> instruction: 0xf0002800
    28b4:	blmi	1a62b54 <__assert_fail@plt+0x1a61ae4>
    28b8:	bpl	fe43e0e0 <__assert_fail@plt+0xfe43d070>
    28bc:	mcr	4, 0, r4, cr8, cr11, {3}
    28c0:	movwcs	r3, #2576	; 0xa10
    28c4:	strcc	lr, [r0, -sp, asr #19]
    28c8:	andcc	lr, r1, #3506176	; 0x358000
    28cc:	svclt	0x003e4293
    28d0:	rsbsvs	r1, r2, sl, asr ip
    28d4:	rsbsle	r7, r3, #24, 16	; 0x180000
    28d8:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    28dc:	svclt	0x00182820
    28e0:	ldmible	r1!, {r0, r8, r9, fp, sp}^
    28e4:	eorsle	r2, fp, r3, lsr #16
    28e8:	beq	103ed24 <__assert_fail@plt+0x103dcb4>
    28ec:	bleq	33ed28 <__assert_fail@plt+0x33dcb8>
    28f0:			; <UNDEFINED> instruction: 0xf7fe4631
    28f4:	vmov.s16	lr, d8[0]
    28f8:			; <UNDEFINED> instruction: 0x46531a10
    28fc:			; <UNDEFINED> instruction: 0x4630465a
    2900:	b	1a40900 <__assert_fail@plt+0x1a3f890>
    2904:	ldcle	8, cr2, [ip, #-4]!
    2908:			; <UNDEFINED> instruction: 0xf7fe4658
    290c:			; <UNDEFINED> instruction: 0x4607eb1a
    2910:			; <UNDEFINED> instruction: 0xf7fe4650
    2914:	blls	3d574 <__assert_fail@plt+0x3c504>
    2918:	blcs	14134 <__assert_fail@plt+0x130c4>
    291c:	bl	1f6e1c <__assert_fail@plt+0x1f5dac>
    2920:			; <UNDEFINED> instruction: 0xf1080800
    2924:	cps	#3
    2928:	movwls	r0, #770	; 0x302
    292c:	b	ff4c092c <__assert_fail@plt+0xff4bf8bc>
    2930:			; <UNDEFINED> instruction: 0xf1b94681
    2934:	rsble	r0, ip, r0, lsl #30
    2938:			; <UNDEFINED> instruction: 0x1c7a9b00
    293c:			; <UNDEFINED> instruction: 0x464c4659
    2940:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    2944:	andeq	lr, r7, r8, lsr #23
    2948:	strbmi	r3, [r8], #-2050	; 0xfffff7fe
    294c:	b	1a4094c <__assert_fail@plt+0x1a3f8dc>
    2950:	rscscc	pc, pc, r8, lsl #2
    2954:	cfstrdne	mvd4, [sl], #-288	; 0xfffffee0
    2958:			; <UNDEFINED> instruction: 0xf7fe4651
    295c:	ldr	lr, [r3, r2, ror #20]!
    2960:	andcc	lr, r1, #3506176	; 0x358000
    2964:	eorle	r4, r4, #805306377	; 0x30000009
    2968:	rsbsvs	r1, r2, sl, asr ip
    296c:	movwcs	r7, #6168	; 0x1818
    2970:	svclt	0x000c280a
    2974:			; <UNDEFINED> instruction: 0xf0032300
    2978:	blcs	3584 <__assert_fail@plt+0x2514>
    297c:	strdcc	sp, [r1], -r0
    2980:	ldrtmi	sp, [r0], -r2, lsr #3
    2984:			; <UNDEFINED> instruction: 0xf7fe9f01
    2988:	bls	3d628 <__assert_fail@plt+0x3c5b8>
    298c:	bpl	fe43e1f4 <__assert_fail@plt+0xfe43d184>
    2990:			; <UNDEFINED> instruction: 0xf43f2a00
    2994:	movwcs	sl, #3948	; 0xf6c
    2998:	strb	r5, [sl, -r3, lsr #9]!
    299c:	ldmdane	r9!, {r8, r9, fp, ip, pc}
    29a0:	strmi	r4, [fp], #-1568	; 0xfffff9e0
    29a4:	movwcc	r1, #11481	; 0x2cd9
    29a8:			; <UNDEFINED> instruction: 0xf7fe9300
    29ac:	pkhtbmi	lr, r1, lr, asr #20
    29b0:			; <UNDEFINED> instruction: 0x4630e7bf
    29b4:	bl	6c09b4 <__assert_fail@plt+0x6bf944>
    29b8:	svclt	0x00181c43
    29bc:	ldrb	r2, [r7, r1, lsl #6]
    29c0:			; <UNDEFINED> instruction: 0xf7fe4630
    29c4:	vmovne	d4, lr, r3
    29c8:	ldrb	sp, [sl, r6, lsl #3]
    29cc:	andscs	r4, r7, r4, lsr #28
    29d0:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29d4:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29d8:			; <UNDEFINED> instruction: 0xe728447e
    29dc:	movweq	lr, #35590	; 0x8b06
    29e0:	stccc	8, cr15, [r1], {19}
    29e4:	svclt	0x001e2b2f
    29e8:	andeq	pc, pc, r8, lsl #2
    29ec:			; <UNDEFINED> instruction: 0xf10846c1
    29f0:			; <UNDEFINED> instruction: 0xf47f0801
    29f4:			; <UNDEFINED> instruction: 0xf108af1c
    29f8:	strb	r0, [r9, -lr]
    29fc:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    2a00:	ldcmi	7, cr14, [r9], {58}	; 0x3a
    2a04:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
    2a08:	bl	9c0a08 <__assert_fail@plt+0x9bf998>
    2a0c:			; <UNDEFINED> instruction: 0xf7fee731
    2a10:	strtmi	lr, [r0], -r6, lsr #20
    2a14:	svcls	0x00014c15
    2a18:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a1c:	mrc	6, 0, r4, cr8, cr0, {1}
    2a20:	ldrbtmi	r5, [ip], #-2704	; 0xfffff570
    2a24:	b	ff5c0a24 <__assert_fail@plt+0xff5bf9b4>
    2a28:	svclt	0x0000e723
    2a2c:	andeq	r2, r1, lr, lsr #14
    2a30:	andeq	r0, r0, r8, lsl r1
    2a34:	andeq	r2, r1, ip, ror r8
    2a38:	andeq	r2, r0, sl, lsl #2
    2a3c:	andeq	r2, r1, r4, asr #13
    2a40:	andeq	r1, r0, ip, asr #20
    2a44:	strdeq	r2, [r0], -r6
    2a48:	andeq	r2, r0, ip, asr #1
    2a4c:	andeq	r2, r0, r6, asr #1
    2a50:	andeq	r1, r0, r4, ror #19
    2a54:	muleq	r1, lr, r7
    2a58:	andeq	r2, r0, ip, ror r0
    2a5c:	andeq	r2, r0, ip, rrx
    2a60:	andeq	r1, r0, r0, lsr #30
    2a64:	andeq	r1, r0, r6, asr r8
    2a68:	andeq	r1, r0, lr, asr #16
    2a6c:	andeq	r1, r0, r2, lsr r8
    2a70:			; <UNDEFINED> instruction: 0x4604b510
    2a74:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a78:	blle	ca80 <__assert_fail@plt+0xba10>
    2a7c:			; <UNDEFINED> instruction: 0x4620bd10
    2a80:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a84:			; <UNDEFINED> instruction: 0xf080fab0
    2a88:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    2a8c:			; <UNDEFINED> instruction: 0x460bb538
    2a90:	strmi	r6, [ip], -sl, asr #16
    2a94:	blne	440be8 <__assert_fail@plt+0x43fb78>
    2a98:	addsmi	r4, r9, #5242880	; 0x500000
    2a9c:	andvs	fp, r1, r8, lsl pc
    2aa0:	bvc	8f6ac0 <__assert_fail@plt+0x8f5a50>
    2aa4:	eorvc	r6, fp, #106	; 0x6a
    2aa8:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
    2aac:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    2ab0:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    2ab4:			; <UNDEFINED> instruction: 0xf7fe4618
    2ab8:	stmdavs	r2!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    2abc:	ldrb	r6, [r0, r8, lsr #32]!
    2ac0:			; <UNDEFINED> instruction: 0xf0004b05
    2ac4:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
    2ac8:			; <UNDEFINED> instruction: 0xf853447b
    2acc:	sbcsmi	r0, r0, r0, lsr #32
    2ad0:	andeq	pc, r1, r0
    2ad4:	svclt	0x00004770
    2ad8:	andeq	r1, r0, ip, ror #28
    2adc:	svcmi	0x00f0e92d
    2ae0:	bmi	ed4534 <__assert_fail@plt+0xed34c4>
    2ae4:	blmi	ed4550 <__assert_fail@plt+0xed34e0>
    2ae8:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    2aec:	svcmi	0x0080f1bb
    2af0:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
    2af4:	rsbsvs	r6, fp, fp, lsl r8
    2af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2afc:			; <UNDEFINED> instruction: 0xf640d250
    2b00:	bl	fed1fde4 <__assert_fail@plt+0xfed1ed74>
    2b04:	strmi	r0, [r0], fp, lsl #31
    2b08:	b	13d4538 <__assert_fail@plt+0x13d34c8>
    2b0c:	movtle	r0, #8331	; 0x208b
    2b10:			; <UNDEFINED> instruction: 0xf020300f
    2b14:	bl	feb42b38 <__assert_fail@plt+0xfeb41ac8>
    2b18:	cdpge	13, 0, cr0, cr2, cr0, {0}
    2b1c:	svceq	0x0002f1bb
    2b20:	andeq	pc, r1, pc, asr #32
    2b24:	ldmdble	r8, {r4, r5, r6, sp, lr}
    2b28:	strcs	r4, [r0], #-1750	; 0xfffff92a
    2b2c:			; <UNDEFINED> instruction: 0xf81e2002
    2b30:			; <UNDEFINED> instruction: 0xf81acf01
    2b34:	strbmi	r5, [r5, #-4]!
    2b38:	stccs	0, cr13, [r0], {8}
    2b3c:			; <UNDEFINED> instruction: 0xf856d041
    2b40:	blne	1916bd8 <__assert_fail@plt+0x1915b68>
    2b44:	andpl	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2b48:	mvnsle	r4, r5, ror #10
    2b4c:	blne	14fb58 <__assert_fail@plt+0x14eae8>
    2b50:	eorpl	pc, r0, r6, asr #16
    2b54:	strmi	r3, [r3, #1]
    2b58:	strcs	sp, [r0], #-489	; 0xfffffe17
    2b5c:	andmi	pc, r0, r9, asr #17
    2b60:	muleq	r0, r8, r8
    2b64:			; <UNDEFINED> instruction: 0x4645b190
    2b68:	teqlt	r4, #6
    2b6c:	eoreq	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    2b70:	bne	913d78 <__assert_fail@plt+0x912d08>
    2b74:	cmplt	r8, r8, lsr #16
    2b78:	andgt	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2b7c:	mvnsle	r4, r4, lsl #11
    2b80:	strcc	r3, [r1, #-1025]	; 0xfffffbff
    2b84:	mvnsle	r4, r3, lsr #11
    2b88:	andhi	pc, r0, r9, asr #17
    2b8c:			; <UNDEFINED> instruction: 0xf0014630
    2b90:	andcs	pc, r1, r9, ror #19
    2b94:			; <UNDEFINED> instruction: 0xf001e005
    2b98:			; <UNDEFINED> instruction: 0x4606f9bd
    2b9c:			; <UNDEFINED> instruction: 0xd1bd2800
    2ba0:	bmi	34aba8 <__assert_fail@plt+0x349b38>
    2ba4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bac:	subsmi	r6, sl, fp, ror r8
    2bb0:	strcc	sp, [ip, -fp, lsl #2]
    2bb4:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    2bb8:			; <UNDEFINED> instruction: 0xf1088ff0
    2bbc:	strcc	r0, [r1, #-2049]	; 0xfffff7ff
    2bc0:	strcs	lr, [r0], #-2008	; 0xfffff828
    2bc4:	eoreq	pc, r0, r6, asr #16
    2bc8:			; <UNDEFINED> instruction: 0xf7fee7c4
    2bcc:	svclt	0x0000e948
    2bd0:	andeq	r2, r1, r6, asr #7
    2bd4:	andeq	r0, r0, r8, lsl r1
    2bd8:	andeq	r2, r1, sl, lsl #6
    2bdc:	adcscs	r4, r3, #4, 18	; 0x10000
    2be0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2be4:	blmi	113dd0 <__assert_fail@plt+0x112d60>
    2be8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    2bec:	b	1040bec <__assert_fail@plt+0x103fb7c>
    2bf0:	andeq	r1, r0, r0, asr ip
    2bf4:	andeq	r1, r0, r8, asr ip
    2bf8:	andeq	r1, r0, sl, ror #26
    2bfc:	svcmi	0x00f0e92d
    2c00:	stc	6, cr4, [sp, #-12]!
    2c04:	strmi	r8, [r8], -r2, lsl #22
    2c08:	adcslt	r4, r3, sp, lsl #12
    2c0c:	stmib	r7, {r8, r9, sl, fp, sp, pc}^
    2c10:			; <UNDEFINED> instruction: 0xf8df2302
    2c14:			; <UNDEFINED> instruction: 0xf8df25f4
    2c18:	ldrbtmi	r3, [sl], #-1524	; 0xfffffa0c
    2c1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c20:	sbccc	pc, r4, r7, asr #17
    2c24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c28:			; <UNDEFINED> instruction: 0xf9cef001
    2c2c:	cmpmi	sp, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    2c30:	bicspl	pc, r1, #192, 4
    2c34:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2c38:	teqvs	sl, sl, ror r4
    2c3c:			; <UNDEFINED> instruction: 0x61784298
    2c40:	msrhi	(UNDEF: 97), r0
    2c44:	eorcs	r6, ip, sl, ror r9
    2c48:			; <UNDEFINED> instruction: 0x73b7f640
    2c4c:			; <UNDEFINED> instruction: 0xf002fb00
    2c50:	vqsub.s8	d4, d16, d8
    2c54:			; <UNDEFINED> instruction: 0xf1008152
    2c58:			; <UNDEFINED> instruction: 0xf023030f
    2c5c:	bl	feb43880 <__assert_fail@plt+0xfeb42810>
    2c60:			; <UNDEFINED> instruction: 0xf10d0d03
    2c64:			; <UNDEFINED> instruction: 0xf1070808
    2c68:	movwcs	r0, #2848	; 0xb20
    2c6c:			; <UNDEFINED> instruction: 0x773b4699
    2c70:	andcc	pc, r4, fp, asr #17
    2c74:	beq	a3edb8 <__assert_fail@plt+0xa3dd48>
    2c78:			; <UNDEFINED> instruction: 0xf108623b
    2c7c:			; <UNDEFINED> instruction: 0xf8870410
    2c80:	strcs	r3, [r1], -r8, lsr #32
    2c84:			; <UNDEFINED> instruction: 0xf8c7697b
    2c88:	rscsvs	r8, sp, #4
    2c8c:	bhi	1018bc <__assert_fail@plt+0x10084c>
    2c90:			; <UNDEFINED> instruction: 0xf8d77f3b
    2c94:	bllt	fe4e2cdc <__assert_fail@plt+0xfe4e1c6c>
    2c98:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2c9c:			; <UNDEFINED> instruction: 0xf858782b
    2ca0:			; <UNDEFINED> instruction: 0xf0031002
    2ca4:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2ca8:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2cac:			; <UNDEFINED> instruction: 0x07da40d3
    2cb0:	teqhi	sl, r0, asr #2	; <UNPREDICTABLE>
    2cb4:	stmdavc	sp!, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2cb8:	eorsvs	pc, r4, r7, lsl #17
    2cbc:	eorvs	pc, r8, r7, lsl #17
    2cc0:	stccs	3, cr6, [r0, #-756]	; 0xfffffd0c
    2cc4:	strcs	sp, [r1, #-71]	; 0xffffffb9
    2cc8:	andne	lr, fp, #3522560	; 0x35c000
    2ccc:	teqeq	ip, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2cd0:	svclt	0x00184299
    2cd4:	ldcne	8, cr15, [r0], {68}	; 0x44
    2cd8:	msrhi	CPSR_fsx, r0
    2cdc:	stccs	8, cr15, [ip], {68}	; 0x44
    2ce0:	stcpl	8, cr15, [r8], {4}
    2ce4:	blvs	feeef140 <__assert_fail@plt+0xfeeee0d0>
    2ce8:	stccc	8, cr15, [r4], {68}	; 0x44
    2cec:	strtcc	r7, [r8], #-3899	; 0xfffff0c5
    2cf0:			; <UNDEFINED> instruction: 0xf8876afd
    2cf4:	ldrmi	r9, [r5], #-40	; 0xffffffd8
    2cf8:	blcs	1b8f4 <__assert_fail@plt+0x1a884>
    2cfc:			; <UNDEFINED> instruction: 0xf7fed0cc
    2d00:	strmi	lr, [r1], -ip, asr #17
    2d04:			; <UNDEFINED> instruction: 0xf7ff4628
    2d08:			; <UNDEFINED> instruction: 0x465bfa31
    2d0c:	strmi	r4, [r2], -r9, lsr #12
    2d10:	eorseq	pc, r8, r7, lsl #2
    2d14:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    2d18:	teqvs	r8, #17152	; 0x4300
    2d1c:	tsthi	r5, r0	; <UNPREDICTABLE>
    2d20:			; <UNDEFINED> instruction: 0xf0001c85
    2d24:	blvs	fef63190 <__assert_fail@plt+0xfef62120>
    2d28:	bvs	ffef1250 <__assert_fail@plt+0xffef01e0>
    2d2c:	ldmdavc	fp, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2d30:			; <UNDEFINED> instruction: 0xf0402b00
    2d34:	blvs	fef636b0 <__assert_fail@plt+0xfef62640>
    2d38:			; <UNDEFINED> instruction: 0xf0402d00
    2d3c:	ldrbmi	r8, [r8], -r2, ror #4
    2d40:	eorsvs	pc, r4, r7, lsl #17
    2d44:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d48:			; <UNDEFINED> instruction: 0xf887b108
    2d4c:			; <UNDEFINED> instruction: 0xf887901c
    2d50:	stccs	0, cr6, [r0, #-160]	; 0xffffff60
    2d54:	movwcs	sp, #4535	; 0x11b7
    2d58:	andcc	pc, r4, sl, asr #17
    2d5c:			; <UNDEFINED> instruction: 0xf8d7697b
    2d60:	blcs	a2d78 <__assert_fail@plt+0xa1d08>
    2d64:	movwcs	sp, #10545	; 0x2931
    2d68:	strtmi	r4, [ip], -r6, asr #12
    2d6c:	bleq	a3eeb0 <__assert_fail@plt+0xa3de40>
    2d70:			; <UNDEFINED> instruction: 0x607d4699
    2d74:	mlaspl	r0, r6, r8, pc	; <UNPREDICTABLE>
    2d78:	movwhi	pc, #19211	; 0x4b0b	; <UNPREDICTABLE>
    2d7c:	bvc	6af378 <__assert_fail@plt+0x6ae308>
    2d80:	ldmvs	fp, {r1, r3, r5, r6, r8, ip, sp, pc}^
    2d84:	addsmi	r6, sl, #116736	; 0x1c800
    2d88:	stccs	0, cr13, [r0], {19}
    2d8c:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    2d90:	eorcc	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    2d94:	blx	2c992e <__assert_fail@plt+0x2c88be>
    2d98:	stccs	3, cr8, [r0, #-16]
    2d9c:	bvs	ffcb7560 <__assert_fail@plt+0xffcb64f0>
    2da0:	addmi	r6, sl, #5832704	; 0x590000
    2da4:	ldmdavs	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2da8:			; <UNDEFINED> instruction: 0xf7fe6ab0
    2dac:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
    2db0:	strcc	sp, [r1], #-491	; 0xfffffe15
    2db4:	andeq	lr, r4, #173056	; 0x2a400
    2db8:	eorcs	pc, r9, sl, asr #16
    2dbc:			; <UNDEFINED> instruction: 0xf109697b
    2dc0:	strtcc	r0, [r8], -r1, lsl #18
    2dc4:	bicsle	r4, r5, fp, asr #10
    2dc8:	ldmvs	r8!, {r0, r2, r3, r4, r5, r6, fp, sp, lr}
    2dcc:	ldmvs	sl!, {r8, r9, sp}^
    2dd0:	orrseq	pc, r0, r7, lsl #2
    2dd4:	andge	pc, ip, r7, asr #17
    2dd8:	bleq	163f1fc <__assert_fail@plt+0x163e18c>
    2ddc:			; <UNDEFINED> instruction: 0xf1076003
    2de0:			; <UNDEFINED> instruction: 0xf8d700a8
    2de4:	mcr	0, 0, sl, cr8, cr0, {0}
    2de8:	vmov	s16, r1
    2dec:			; <UNDEFINED> instruction: 0x667a0a90
    2df0:	addscs	pc, ip, r7, asr #17
    2df4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2df8:			; <UNDEFINED> instruction: 0xf8cb461a
    2dfc:			; <UNDEFINED> instruction: 0xf8873004
    2e00:	ldrvs	r3, [fp, #84]!	; 0x54
    2e04:	rsbcc	pc, r0, r7, lsl #17
    2e08:	addcc	pc, ip, r7, lsl #17
    2e0c:	addscc	pc, r0, r7, asr #17
    2e10:	addscc	pc, r8, r7, lsl #17
    2e14:	addscc	pc, r4, r7, asr #17
    2e18:			; <UNDEFINED> instruction: 0x609cf8d7
    2e1c:	suble	r2, r4, r0, lsl #20
    2e20:	umlalcc	pc, r4, r7, r8	; <UNPREDICTABLE>
    2e24:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    2e28:	cmple	r8, r0, lsl #22
    2e2c:	blx	cbad6 <__assert_fail@plt+0xcaa66>
    2e30:	ldmdavs	sl, {r0, r2, r8, r9, pc}^
    2e34:	ldrdmi	pc, [r0], r7	; <UNPREDICTABLE>
    2e38:			; <UNDEFINED> instruction: 0xf00042a2
    2e3c:	stccs	0, cr8, [r0, #-604]	; 0xfffffda4
    2e40:	rscshi	pc, r1, r0, asr #32
    2e44:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    2e48:			; <UNDEFINED> instruction: 0xf0402b00
    2e4c:			; <UNDEFINED> instruction: 0xf89781af
    2e50:	mrcvs	0, 3, r3, cr12, cr4, {2}
    2e54:			; <UNDEFINED> instruction: 0xf0402b00
    2e58:	bmi	ffba3428 <__assert_fail@plt+0xffba23b8>
    2e5c:			; <UNDEFINED> instruction: 0xf85a7823
    2e60:			; <UNDEFINED> instruction: 0xf0031002
    2e64:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2e68:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2e6c:			; <UNDEFINED> instruction: 0x07db40d3
    2e70:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
    2e74:	rsbls	pc, r8, r7, asr #17
    2e78:			; <UNDEFINED> instruction: 0xf8877824
    2e7c:			; <UNDEFINED> instruction: 0xf887906c
    2e80:	ldrvs	r9, [ip, -r0, rrx]!
    2e84:			; <UNDEFINED> instruction: 0xf0002c00
    2e88:	expvse	f0, f0
    2e8c:	movwcs	r6, #3770	; 0xeba
    2e90:			; <UNDEFINED> instruction: 0x609cf8d7
    2e94:			; <UNDEFINED> instruction: 0xf8d74414
    2e98:			; <UNDEFINED> instruction: 0xf88720a0
    2e9c:	ldrmi	r3, [r6], #-96	; 0xffffffa0
    2ea0:			; <UNDEFINED> instruction: 0xf887667c
    2ea4:			; <UNDEFINED> instruction: 0xf8c73098
    2ea8:			; <UNDEFINED> instruction: 0xf897609c
    2eac:	blcs	f0e4 <__assert_fail@plt+0xe074>
    2eb0:	addhi	pc, r1, r0, asr #32
    2eb4:	ldmdavc	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
    2eb8:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2ebc:	andseq	pc, pc, #3
    2ec0:			; <UNDEFINED> instruction: 0xf851095b
    2ec4:	sbcsmi	r3, r3, r3, lsr #32
    2ec8:	strble	r0, [fp, #-2009]!	; 0xfffff827
    2ecc:	adcls	pc, r0, r7, asr #17
    2ed0:			; <UNDEFINED> instruction: 0xf8877834
    2ed4:			; <UNDEFINED> instruction: 0xf88790a4
    2ed8:			; <UNDEFINED> instruction: 0xf8c79098
    2edc:	stccs	0, cr4, [r0], {168}	; 0xa8
    2ee0:			; <UNDEFINED> instruction: 0x2328d05b
    2ee4:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
    2ee8:	bcs	21758 <__assert_fail@plt+0x206e8>
    2eec:	ldmvs	fp, {r0, r5, r7, ip, lr, pc}^
    2ef0:			; <UNDEFINED> instruction: 0xd1a442a3
    2ef4:	strtvs	lr, [r7], #-2519	; 0xfffff629
    2ef8:			; <UNDEFINED> instruction: 0xf001e042
    2efc:	strmi	pc, [r0], fp, lsl #16
    2f00:			; <UNDEFINED> instruction: 0xf47f2800
    2f04:			; <UNDEFINED> instruction: 0x2000aeb0
    2f08:	blmi	ff015a1c <__assert_fail@plt+0xff0149ac>
    2f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f10:			; <UNDEFINED> instruction: 0xf8d7681a
    2f14:	subsmi	r3, sl, r4, asr #1
    2f18:	msrhi	SPSR_f, r0, asr #32
    2f1c:	ldrtmi	r3, [sp], ip, asr #15
    2f20:	blhi	be21c <__assert_fail@plt+0xbd1ac>
    2f24:	svchi	0x00f0e8bd
    2f28:			; <UNDEFINED> instruction: 0xf7fd4658
    2f2c:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    2f30:	cmphi	r3, r0	; <UNPREDICTABLE>
    2f34:			; <UNDEFINED> instruction: 0xe6e2773e
    2f38:			; <UNDEFINED> instruction: 0xf7fd4620
    2f3c:			; <UNDEFINED> instruction: 0xf897ef72
    2f40:	blvs	e97018 <__assert_fail@plt+0xe95fa8>
    2f44:	ldcmi	8, cr15, [r0], {68}	; 0x44
    2f48:	strcs	lr, [r0, #-1736]	; 0xfffff938
    2f4c:			; <UNDEFINED> instruction: 0xf887633e
    2f50:			; <UNDEFINED> instruction: 0xf8879034
    2f54:	ldrt	r6, [r7], r8, lsr #32
    2f58:	strcs	r6, [r0, #-2808]	; 0xfffff508
    2f5c:	svc	0x00f0f7fd
    2f60:	eorsls	pc, r4, r7, lsl #17
    2f64:	eorvs	pc, r8, r7, lsl #17
    2f68:			; <UNDEFINED> instruction: 0xe6ad6338
    2f6c:			; <UNDEFINED> instruction: 0x609cf8d7
    2f70:	ldmdavs	r8, {r1, r5, r9, sl, lr}
    2f74:			; <UNDEFINED> instruction: 0xf7fd4631
    2f78:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2f7c:	svcge	0x005ff47f
    2f80:			; <UNDEFINED> instruction: 0xf8872300
    2f84:	ldmdbvs	fp!, {r3, r4, r7, ip, sp}^
    2f88:	strtmi	r3, [r6], #-1281	; 0xfffffaff
    2f8c:	addsvs	pc, ip, r7, asr #17
    2f90:	orrle	r4, sl, fp, lsr #5
    2f94:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
    2f98:			; <UNDEFINED> instruction: 0x46406013
    2f9c:			; <UNDEFINED> instruction: 0xffe2f000
    2fa0:	ldr	r2, [r1, r1]!
    2fa4:	beq	43e80c <__assert_fail@plt+0x43d79c>
    2fa8:	svc	0x0040f7fd
    2fac:			; <UNDEFINED> instruction: 0xf0002800
    2fb0:			; <UNDEFINED> instruction: 0xf8878114
    2fb4:			; <UNDEFINED> instruction: 0xf7fd908c
    2fb8:			; <UNDEFINED> instruction: 0x4601ef70
    2fbc:			; <UNDEFINED> instruction: 0xf7ff4630
    2fc0:	mrc	8, 0, APSR_nzcv, cr8, cr5, {6}
    2fc4:			; <UNDEFINED> instruction: 0x46313a10
    2fc8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    2fcc:			; <UNDEFINED> instruction: 0xf7ff0a90
    2fd0:	mcrrne	11, 5, pc, r2, cr15	; <UNPREDICTABLE>
    2fd4:	adceq	pc, r0, r7, asr #17
    2fd8:	adchi	pc, r2, r0
    2fdc:			; <UNDEFINED> instruction: 0xf0001c83
    2fe0:			; <UNDEFINED> instruction: 0xf8d780d9
    2fe4:	stmdblt	r0!, {r3, r5, r7, lr}^
    2fe8:			; <UNDEFINED> instruction: 0x609cf8d7
    2fec:	adcls	pc, r0, r7, asr #17
    2ff0:	blcs	210c4 <__assert_fail@plt+0x20054>
    2ff4:	rscshi	pc, ip, r0, asr #32
    2ff8:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    2ffc:			; <UNDEFINED> instruction: 0xf0402c00
    3000:	mnfe	f0, f0
    3004:			; <UNDEFINED> instruction: 0xf8870a10
    3008:			; <UNDEFINED> instruction: 0xf7fd90a4
    300c:			; <UNDEFINED> instruction: 0xf887ef10
    3010:	stmdacs	r0, {r3, r4, r7, ip, pc}
    3014:	svcge	0x0063f43f
    3018:			; <UNDEFINED> instruction: 0xf8872300
    301c:	ldrb	r3, [lr, -ip, lsl #1]
    3020:	eorls	pc, r9, sl, asr #16
    3024:	ldmvs	fp!, {r1, r3, r6, r7, r9, sl, sp, lr, pc}^
    3028:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    302c:	teqvs	fp, fp, lsr #23
    3030:	rsble	r2, r9, r0, lsl #28
    3034:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    3038:	smclt	46828	; 0xb6ec
    303c:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    3040:	bllt	ded38 <__assert_fail@plt+0xddcc8>
    3044:	mrcvs	14, 5, r6, cr11, cr12, {3}
    3048:			; <UNDEFINED> instruction: 0xf04f3e01
    304c:			; <UNDEFINED> instruction: 0xf8870200
    3050:	ldrmi	r2, [ip], #-96	; 0xffffffa0
    3054:	subsle	r6, r6, ip, ror r6
    3058:			; <UNDEFINED> instruction: 0x3054f897
    305c:	bmi	1b71850 <__assert_fail@plt+0x1b707e0>
    3060:			; <UNDEFINED> instruction: 0xf85a7823
    3064:			; <UNDEFINED> instruction: 0xf0031002
    3068:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    306c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    3070:			; <UNDEFINED> instruction: 0x07d840d3
    3074:			; <UNDEFINED> instruction: 0xf8c7d50b
    3078:	stmdavc	r4!, {r3, r5, r6, ip, pc}
    307c:	rsbls	pc, ip, r7, lsl #17
    3080:	rsbls	pc, r0, r7, lsl #17
    3084:	stccs	7, cr6, [r0], {60}	; 0x3c
    3088:			; <UNDEFINED> instruction: 0xf7fdd1dc
    308c:	ldrbmi	lr, [r8], -r0, ror #31
    3090:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3094:			; <UNDEFINED> instruction: 0xf0002800
    3098:			; <UNDEFINED> instruction: 0xf88780a0
    309c:			; <UNDEFINED> instruction: 0xf7fd9054
    30a0:			; <UNDEFINED> instruction: 0x4601eefc
    30a4:			; <UNDEFINED> instruction: 0xf7ff4620
    30a8:	strtmi	pc, [r1], -r1, ror #16
    30ac:			; <UNDEFINED> instruction: 0x4602465b
    30b0:	rsbseq	pc, r0, r7, lsl #2
    30b4:	blx	ffb410b8 <__assert_fail@plt+0xffb40048>
    30b8:	ldrtvs	r1, [r8], r1, asr #24
    30bc:	stcne	0, cr13, [r2], {29}
    30c0:	svcvs	0x003cd025
    30c4:			; <UNDEFINED> instruction: 0x6e7cb950
    30c8:	rsbls	pc, r8, r7, asr #17
    30cc:	blcs	21160 <__assert_fail@plt+0x200f0>
    30d0:	addhi	pc, lr, r0, asr #32
    30d4:	stccs	15, cr6, [r0], {60}	; 0x3c
    30d8:	addshi	pc, r3, r0, asr #32
    30dc:			; <UNDEFINED> instruction: 0xf8874658
    30e0:			; <UNDEFINED> instruction: 0xf7fd906c
    30e4:			; <UNDEFINED> instruction: 0xf887eea4
    30e8:	stmdacs	r0, {r5, r6, ip, pc}
    30ec:	movwcs	sp, #203	; 0xcb
    30f0:	subscc	pc, r4, r7, lsl #17
    30f4:			; <UNDEFINED> instruction: 0xd1a52c00
    30f8:	movwcs	lr, #1991	; 0x7c7
    30fc:	rsbls	pc, r8, r7, asr #17
    3100:	rsbcc	pc, ip, r7, lsl #17
    3104:	ldmdbvs	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3108:	umullscs	pc, r8, r7, r8	; <UNPREDICTABLE>
    310c:	cdpvs	6, 7, cr14, cr12, cr4, {4}
    3110:			; <UNDEFINED> instruction: 0xf7fd4620
    3114:	movwcs	lr, #3862	; 0xf16
    3118:	rsbcc	pc, ip, r7, lsl #17
    311c:			; <UNDEFINED> instruction: 0xe79266b8
    3120:			; <UNDEFINED> instruction: 0xf8c72300
    3124:			; <UNDEFINED> instruction: 0xf88790a0
    3128:			; <UNDEFINED> instruction: 0xf8879098
    312c:	ldrbt	r3, [sp], -r4, lsr #1
    3130:			; <UNDEFINED> instruction: 0xf7fd4658
    3134:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3138:			; <UNDEFINED> instruction: 0xf887d04f
    313c:			; <UNDEFINED> instruction: 0xf7fd9054
    3140:	strmi	lr, [r1], -ip, lsr #29
    3144:			; <UNDEFINED> instruction: 0xf7ff4620
    3148:			; <UNDEFINED> instruction: 0x465bf811
    314c:	strmi	r4, [r2], -r1, lsr #12
    3150:	rsbseq	pc, r0, r7, lsl #2
    3154:	blx	fe741158 <__assert_fail@plt+0xfe7400e8>
    3158:	ldrtvs	r1, [r8], r6, asr #24
    315c:	stcne	0, cr13, [r4], {45}	; 0x2d
    3160:	svcvs	0x003cd032
    3164:	vsubvs.f16	s23, s24, s0	; <UNPREDICTABLE>
    3168:	rsbls	pc, r8, r7, asr #17
    316c:	blcs	21200 <__assert_fail@plt+0x20190>
    3170:	svcvs	0x003cd13e
    3174:	cmple	r4, r0, lsl #24
    3178:			; <UNDEFINED> instruction: 0xf8874658
    317c:			; <UNDEFINED> instruction: 0xf7fd906c
    3180:			; <UNDEFINED> instruction: 0xf887ee56
    3184:	stmdacs	r0, {r5, r6, ip, pc}
    3188:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {1}
    318c:			; <UNDEFINED> instruction: 0xf8872300
    3190:			; <UNDEFINED> instruction: 0xe6773054
    3194:			; <UNDEFINED> instruction: 0x009cf8d7
    3198:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    319c:			; <UNDEFINED> instruction: 0xf8872300
    31a0:			; <UNDEFINED> instruction: 0xf8879098
    31a4:			; <UNDEFINED> instruction: 0xf8c730a4
    31a8:	ldrt	r0, [pc], -r0, lsr #1
    31ac:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    31b0:	blcs	1eea8 <__assert_fail@plt+0x1de38>
    31b4:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    31b8:	movwcs	lr, #1636	; 0x664
    31bc:			; <UNDEFINED> instruction: 0xf8c76e7c
    31c0:			; <UNDEFINED> instruction: 0xf8879068
    31c4:	strbt	r3, [r1], -ip, rrx
    31c8:			; <UNDEFINED> instruction: 0x46206e7c
    31cc:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    31d0:			; <UNDEFINED> instruction: 0xf8872300
    31d4:	ldrtvs	r3, [r8], ip, rrx
    31d8:	blmi	43cb40 <__assert_fail@plt+0x43bad0>
    31dc:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
    31e0:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    31e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    31e8:	svc	0x0042f7fd
    31ec:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    31f0:	adcscs	r4, r2, #13312	; 0x3400
    31f4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    31f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    31fc:			; <UNDEFINED> instruction: 0xf7fd4478
    3200:			; <UNDEFINED> instruction: 0xf7ffef38
    3204:	svclt	0x0000fceb
    3208:	muleq	r1, r6, r2
    320c:	andeq	r0, r0, r8, lsl r1
    3210:	andeq	r2, r1, r8, ror r2
    3214:	andeq	r0, r0, r4, lsl r1
    3218:	andeq	r1, r1, r4, lsr #31
    321c:	andeq	r1, r0, r2, ror r7
    3220:	andeq	r1, r0, r0, asr r6
    3224:	andeq	r1, r0, lr, ror #12
    3228:	andeq	r1, r0, ip, asr r7
    322c:	andeq	r1, r0, sl, lsr r6
    3230:	andeq	r1, r0, r0, ror r6
    3234:	svcmi	0x00f0e92d
    3238:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    323c:			; <UNDEFINED> instruction: 0xf8df8b02
    3240:			; <UNDEFINED> instruction: 0xf8df28e0
    3244:	ldrbtmi	r3, [sl], #-2272	; 0xfffff720
    3248:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    324c:	ldrbtmi	fp, [ip], #-209	; 0xffffff2f
    3250:	tstls	r2, r5
    3254:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3258:			; <UNDEFINED> instruction: 0xf04f934f
    325c:			; <UNDEFINED> instruction: 0xf7fd0300
    3260:	stmdacs	r1, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    3264:	blls	b93cc <__assert_fail@plt+0xb835c>
    3268:	mulhi	r0, r3, r8
    326c:	svceq	0x0000f1b8
    3270:	bls	177458 <__assert_fail@plt+0x1763e8>
    3274:	beq	7f688 <__assert_fail@plt+0x7e618>
    3278:	stccs	8, cr7, [r0], {20}
    327c:	addshi	pc, fp, r0
    3280:	strcs	r9, [r0, #-2818]	; 0xfffff4fe
    3284:	bleq	83f6c0 <__assert_fail@plt+0x83e650>
    3288:	andge	pc, ip, sp, asr #17
    328c:	andeq	pc, r1, #-1073741776	; 0xc0000030
    3290:	andslt	pc, r0, sp, asr #17
    3294:			; <UNDEFINED> instruction: 0xe014f8dd
    3298:	strtmi	r4, [r9], ip, lsr #13
    329c:	ldrmi	r2, [sl], r1
    32a0:	andls	r4, r2, #162529280	; 0x9b00000
    32a4:	movwls	lr, #4128	; 0x1020
    32a8:	svceq	0x0000f1ba
    32ac:	ldrbmi	sp, [r0], -ip
    32b0:	smlatbeq	r9, r6, fp, lr
    32b4:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    32b8:	strmi	r9, [r2], #2817	; 0xb01
    32bc:	mulcs	r0, sl, r8
    32c0:			; <UNDEFINED> instruction: 0xf0402a00
    32c4:			; <UNDEFINED> instruction: 0x46b182f7
    32c8:			; <UNDEFINED> instruction: 0xf7fd4658
    32cc:	blls	13ebbc <__assert_fail@plt+0x13db4c>
    32d0:			; <UNDEFINED> instruction: 0x46024659
    32d4:			; <UNDEFINED> instruction: 0xf7ff4638
    32d8:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    32dc:	strhi	pc, [r5], #-64	; 0xffffffc0
    32e0:			; <UNDEFINED> instruction: 0x4682783c
    32e4:			; <UNDEFINED> instruction: 0x46b446be
    32e8:			; <UNDEFINED> instruction: 0xf10545a0
    32ec:			; <UNDEFINED> instruction: 0xf10c0501
    32f0:			; <UNDEFINED> instruction: 0xf10e0601
    32f4:	suble	r0, r6, r1, lsl #14
    32f8:	stccs	8, cr7, [r0], {60}	; 0x3c
    32fc:	stccs	0, cr13, [r9, #-364]	; 0xfffffe94
    3300:	movwcs	fp, #3988	; 0xf94
    3304:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    3308:	rscle	r2, fp, r0, lsl #22
    330c:	addeq	lr, r5, #5120	; 0x1400
    3310:	sbcle	r4, r8, #1610612745	; 0x60000009
    3314:			; <UNDEFINED> instruction: 0xe7e54618
    3318:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    331c:	ldmdavc	r0!, {r1, r3, r8, sl, fp, sp, pc}
    3320:	strls	r2, [sp], -r0, lsl #6
    3324:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3328:	andcc	pc, ip, r9, lsl #17
    332c:	ldreq	pc, [pc], -r0
    3330:	movwcc	lr, #2501	; 0x9c5
    3334:			; <UNDEFINED> instruction: 0xf8890942
    3338:			; <UNDEFINED> instruction: 0xf8543000
    333c:			; <UNDEFINED> instruction: 0xf8588001
    3340:	rscsmi	r2, r2, r2, lsr #32
    3344:	streq	pc, [r1], #-18	; 0xffffffee
    3348:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf8c92301
    3350:			; <UNDEFINED> instruction: 0xf8c9001c
    3354:			; <UNDEFINED> instruction: 0xf8893014
    3358:			; <UNDEFINED> instruction: 0xf8893018
    335c:			; <UNDEFINED> instruction: 0xf8d9300c
    3360:	bllt	fe8cf3d8 <__assert_fail@plt+0xfe8ce368>
    3364:			; <UNDEFINED> instruction: 0xf8df9805
    3368:			; <UNDEFINED> instruction: 0xf8df27c8
    336c:	ldrbtmi	r3, [sl], #-1976	; 0xfffff848
    3370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3374:	subsmi	r9, sl, pc, asr #22
    3378:	bichi	pc, lr, #64	; 0x40
    337c:	ldc	0, cr11, [sp], #324	; 0x144
    3380:	pop	{r1, r8, r9, fp, pc}
    3384:			; <UNDEFINED> instruction: 0xf89b8ff0
    3388:	blcs	f394 <__assert_fail@plt+0xe324>
    338c:			; <UNDEFINED> instruction: 0x83a1f000
    3390:	bl	a9ba0 <__assert_fail@plt+0xa8b30>
    3394:	bls	c43cc <__assert_fail@plt+0xc335c>
    3398:	strd	r4, [r8], -r4	; <UNPREDICTABLE>
    339c:	bl	93e08 <__assert_fail@plt+0x92d98>
    33a0:			; <UNDEFINED> instruction: 0xd1a90604
    33a4:	svccc	0x0001f812
    33a8:			; <UNDEFINED> instruction: 0xf0002b00
    33ac:			; <UNDEFINED> instruction: 0xf81c82e2
    33b0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    33b4:	strdcs	sp, [r0], -r2
    33b8:			; <UNDEFINED> instruction: 0xf8d9e7d5
    33bc:			; <UNDEFINED> instruction: 0xf7fd0010
    33c0:			; <UNDEFINED> instruction: 0xf889edc0
    33c4:			; <UNDEFINED> instruction: 0xf8894018
    33c8:			; <UNDEFINED> instruction: 0xf8c9600c
    33cc:	movwcs	r0, #20
    33d0:			; <UNDEFINED> instruction: 0xc014f8dd
    33d4:	ldrmi	r9, [pc], -r2, lsl #16
    33d8:	movwls	r4, #5662	; 0x161e
    33dc:	bge	628000 <__assert_fail@plt+0x626f90>
    33e0:	subscc	pc, ip, sp, lsl #17
    33e4:	tstls	r8, #622592	; 0x98000
    33e8:			; <UNDEFINED> instruction: 0xf88d2501
    33ec:	cdp	0, 0, cr3, cr8, cr8, {3}
    33f0:			; <UNDEFINED> instruction: 0xf88d2a10
    33f4:	mcr	0, 0, r3, cr8, cr4, {4}
    33f8:			; <UNDEFINED> instruction: 0x93261a90
    33fc:			; <UNDEFINED> instruction: 0xf88d4664
    3400:	tstls	r9, #160	; 0xa0
    3404:			; <UNDEFINED> instruction: 0xf89d9327
    3408:	strls	r3, [r4, #-148]	; 0xffffff6c
    340c:			; <UNDEFINED> instruction: 0xf8cd901b
    3410:			; <UNDEFINED> instruction: 0xf8cdc0a4
    3414:	blcs	2744c <__assert_fail@plt+0x263dc>
    3418:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    341c:			; <UNDEFINED> instruction: 0xf0037823
    3420:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    3424:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3428:			; <UNDEFINED> instruction: 0x07db40d3
    342c:			; <UNDEFINED> instruction: 0x81b1f140
    3430:			; <UNDEFINED> instruction: 0x932a2301
    3434:			; <UNDEFINED> instruction: 0xf88d7824
    3438:			; <UNDEFINED> instruction: 0xf88d50ac
    343c:	strtls	r5, [ip], #-160	; 0xffffff60
    3440:	adcsle	r2, r8, r0, lsl #24
    3444:	bls	6a05c <__assert_fail@plt+0x68fec>
    3448:	svclt	0x00942a09
    344c:			; <UNDEFINED> instruction: 0xf0032300
    3450:	blcs	405c <__assert_fail@plt+0x2fec>
    3454:	orrshi	pc, fp, r0
    3458:	bl	a9c64 <__assert_fail@plt+0xa8bf4>
    345c:	addsmi	r0, r6, #536870920	; 0x20000008
    3460:	movwls	fp, #20284	; 0x4f3c
    3464:			; <UNDEFINED> instruction: 0xf0803601
    3468:	stmdbls	r3, {r0, r2, r4, r5, r7, r8, pc}
    346c:	blcs	22ca0 <__assert_fail@plt+0x21c30>
    3470:	msrhi	SPSR_x, r0
    3474:	stmibvs	fp, {r2, r3, r5, r9, fp, ip, pc}^
    3478:			; <UNDEFINED> instruction: 0xf040429a
    347c:			; <UNDEFINED> instruction: 0xf10d80d3
    3480:			; <UNDEFINED> instruction: 0xf10d0e94
    3484:			; <UNDEFINED> instruction: 0xf50d0ccc
    3488:	ldm	lr!, {r2, r7, r8, fp, ip, sp, lr}
    348c:	stmia	ip!, {r0, r1, r2, r3}
    3490:	ldm	lr!, {r0, r1, r2, r3}
    3494:			; <UNDEFINED> instruction: 0xf88d000f
    3498:	stmia	ip!, {r3, r4, r6, r7, ip, sp, lr}
    349c:	ldm	lr!, {r0, r1, r2, r3}
    34a0:	ldcls	0, cr0, [r7], #-60	; 0xffffffc4
    34a4:	andeq	lr, pc, ip, lsr #17
    34a8:	muleq	r3, lr, r8
    34ac:	stm	ip, {r3, r4, r5, r8, r9, fp, ip, pc}
    34b0:	ldrmi	r0, [ip], #-3
    34b4:	blls	a8598 <__assert_fail@plt+0xa7528>
    34b8:			; <UNDEFINED> instruction: 0xf88d9742
    34bc:	ldmdavc	sl, {r4, r8, ip, sp, lr}
    34c0:			; <UNDEFINED> instruction: 0xf0029345
    34c4:			; <UNDEFINED> instruction: 0xf88d0b1f
    34c8:	ldmdbeq	r3, {r2, r8, ip, sp, lr}^
    34cc:	andvc	pc, r4, r9, asr #17
    34d0:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    34d4:	blx	301d6a <__assert_fail@plt+0x300cfa>
    34d8:	bleq	7f54c <__assert_fail@plt+0x7e4dc>
    34dc:	subhi	pc, sp, #0
    34e0:	movwcs	r4, #5652	; 0x1614
    34e4:	movtls	r9, #25160	; 0x6248
    34e8:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    34ec:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    34f0:			; <UNDEFINED> instruction: 0xf0002c00
    34f4:	mcrrls	3, 1, r8, r5, cr3
    34f8:	strcc	r9, [r1], -r6, asr #22
    34fc:	blvc	fe440938 <__assert_fail@plt+0xfe43f8c8>
    3500:	tstvc	r0, sp, lsl #17	; <UNPREDICTABLE>
    3504:			; <UNDEFINED> instruction: 0xf89d441c
    3508:	strbls	r3, [r5], #-260	; 0xfffffefc
    350c:	cmple	r1, r0, lsl #22
    3510:			; <UNDEFINED> instruction: 0xf0037823
    3514:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    3518:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    351c:			; <UNDEFINED> instruction: 0x07da40d3
    3520:	tsthi	r0, r0, asr #2	; <UNPREDICTABLE>
    3524:	movtls	r2, #25345	; 0x6301
    3528:			; <UNDEFINED> instruction: 0xf88d7824
    352c:			; <UNDEFINED> instruction: 0xf88d511c
    3530:	strbls	r5, [r8], #-272	; 0xfffffef0
    3534:	rsble	r2, r9, r0, lsl #24
    3538:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    353c:			; <UNDEFINED> instruction: 0xf0402b00
    3540:			; <UNDEFINED> instruction: 0xf89d80df
    3544:			; <UNDEFINED> instruction: 0xf10d30cc
    3548:			; <UNDEFINED> instruction: 0x9c370ad0
    354c:			; <UNDEFINED> instruction: 0xf0402b00
    3550:	stmdavc	r3!, {r1, r2, r3, r5, r7, pc}
    3554:	andseq	pc, pc, #3
    3558:			; <UNDEFINED> instruction: 0xf858095b
    355c:	sbcsmi	r3, r3, r3, lsr #32
    3560:			; <UNDEFINED> instruction: 0xf14007d9
    3564:	movwcs	r8, #4250	; 0x109a
    3568:	stmdavc	r4!, {r3, r4, r5, r8, r9, ip, pc}
    356c:	rscpl	pc, r4, sp, lsl #17
    3570:	sbcspl	pc, r8, sp, lsl #17
    3574:	cfstrscs	mvf9, [r0], {58}	; 0x3a
    3578:	svcge	0x001df43f
    357c:			; <UNDEFINED> instruction: 0x311cf89d
    3580:	suble	r2, fp, r0, lsl #22
    3584:	blne	296ac <__assert_fail@plt+0x2863c>
    3588:	andcs	fp, r1, r8, lsl pc
    358c:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, ip}
    3590:	blls	df7ab8 <__assert_fail@plt+0xdf6a48>
    3594:	bls	e14df4 <__assert_fail@plt+0xe13d84>
    3598:	ldrmi	r9, [r3], #-3141	; 0xfffff3bb
    359c:			; <UNDEFINED> instruction: 0xf89d9337
    35a0:	bls	118f9b8 <__assert_fail@plt+0x118e948>
    35a4:	sbcseq	pc, r8, sp, lsl #17
    35a8:			; <UNDEFINED> instruction: 0xf88d4414
    35ac:	strbls	r0, [r5], #-272	; 0xfffffef0
    35b0:	adcle	r2, sp, r0, lsl #22
    35b4:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    35b8:	strtmi	r4, [r0], -r1, lsl #12
    35bc:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    35c0:	strtmi	r4, [r1], -fp, asr #12
    35c4:	ldrbmi	r4, [r8], -r2, lsl #12
    35c8:			; <UNDEFINED> instruction: 0xf862f7ff
    35cc:	subls	r1, r6, r3, asr #24
    35d0:	sbchi	pc, r4, r0
    35d4:			; <UNDEFINED> instruction: 0xf0001c84
    35d8:	mcrrls	0, 12, r8, r8, cr8
    35dc:	blls	1171b24 <__assert_fail@plt+0x1170ab4>
    35e0:	subls	r2, r6, #268435456	; 0x10000000
    35e4:	blcs	21658 <__assert_fail@plt+0x205e8>
    35e8:	addhi	pc, sp, #64	; 0x40
    35ec:	stccs	12, cr9, [r0], {72}	; 0x48
    35f0:	eorhi	pc, r4, #64	; 0x40
    35f4:			; <UNDEFINED> instruction: 0xf88d4648
    35f8:			; <UNDEFINED> instruction: 0xf7fd511c
    35fc:	tstlt	r8, r8, lsl ip
    3600:	smlabbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
    3604:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    3608:	orrsle	r2, r5, r0, lsl #24
    360c:	strt	r9, [sl], r9, lsr #16
    3610:			; <UNDEFINED> instruction: 0xf88d2301
    3614:	teqls	r8, #228	; 0xe4
    3618:	sbcspl	pc, r8, sp, lsl #17
    361c:	blls	11a9f04 <__assert_fail@plt+0x11a8e94>
    3620:			; <UNDEFINED> instruction: 0xd077429a
    3624:	eormi	lr, r9, #3620864	; 0x374000
    3628:	ldrmi	r9, [r4], #-2817	; 0xfffff4ff
    362c:	adcvc	pc, r0, sp, lsl #17
    3630:	movwls	r3, #4865	; 0x1301
    3634:	umullscc	pc, r4, sp, r8	; <UNPREDICTABLE>
    3638:	blcs	286e4 <__assert_fail@plt+0x27674>
    363c:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    3640:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    3644:	strtmi	r4, [r0], -r1, lsl #12
    3648:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    364c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
    3650:			; <UNDEFINED> instruction: 0x46023a90
    3654:			; <UNDEFINED> instruction: 0xf7ffa82c
    3658:	mcrrne	8, 1, pc, r4, cr11	; <UNPREDICTABLE>
    365c:			; <UNDEFINED> instruction: 0xf000902a
    3660:	stcne	0, cr8, [r1], {162}	; 0xa2
    3664:	cmnhi	ip, r0	; <UNPREDICTABLE>
    3668:	ldmdblt	r0, {r2, r3, r5, sl, fp, ip, pc}^
    366c:	movwcs	r9, #7209	; 0x1c29
    3670:	stmdavc	r3!, {r1, r3, r5, r8, r9, ip, pc}
    3674:			; <UNDEFINED> instruction: 0xf0402b00
    3678:	sfmls	f0, 1, [ip], #-280	; 0xfffffee8
    367c:			; <UNDEFINED> instruction: 0xf0402c00
    3680:	mrc	1, 0, r8, cr8, cr13, {6}
    3684:			; <UNDEFINED> instruction: 0xf88d0a90
    3688:			; <UNDEFINED> instruction: 0xf7fd50ac
    368c:	ldrdlt	lr, [r8, -r0]
    3690:	addsvc	pc, r4, sp, lsl #17
    3694:	adcpl	pc, r0, sp, lsl #17
    3698:			; <UNDEFINED> instruction: 0xf10de6d2
    369c:			; <UNDEFINED> instruction: 0x46500ad0
    36a0:	bl	ff14169c <__assert_fail@plt+0xff14062c>
    36a4:			; <UNDEFINED> instruction: 0xf0002800
    36a8:			; <UNDEFINED> instruction: 0xf88d8225
    36ac:			; <UNDEFINED> instruction: 0xf7fd50cc
    36b0:			; <UNDEFINED> instruction: 0x4601ebf4
    36b4:			; <UNDEFINED> instruction: 0xf7fe4620
    36b8:			; <UNDEFINED> instruction: 0x4653fd59
    36bc:	strmi	r4, [r2], -r1, lsr #12
    36c0:			; <UNDEFINED> instruction: 0xf7fea83a
    36c4:	mcrrne	15, 14, pc, r2, cr5	; <UNPREDICTABLE>
    36c8:	adcle	r9, r1, r8, lsr r0
    36cc:	subsle	r1, r5, r3, lsl #25
    36d0:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, ip, pc}^
    36d4:	andcs	r9, r1, #56320	; 0xdc00
    36d8:	ldmdavc	fp, {r3, r4, r5, r9, ip, pc}
    36dc:			; <UNDEFINED> instruction: 0xf0402b00
    36e0:	lfmls	f0, 1, [sl], #-72	; 0xffffffb8
    36e4:			; <UNDEFINED> instruction: 0xf0402c00
    36e8:	ldrbmi	r8, [r0], -r9, lsr #3
    36ec:	rscpl	pc, r4, sp, lsl #17
    36f0:	bl	fe7416ec <__assert_fail@plt+0xfe74067c>
    36f4:			; <UNDEFINED> instruction: 0xf88db108
    36f8:			; <UNDEFINED> instruction: 0xf88d70cc
    36fc:			; <UNDEFINED> instruction: 0xe73a50d8
    3700:	smlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    3704:	blcs	2a7f4 <__assert_fail@plt+0x29784>
    3708:	svcge	0x0035f47f
    370c:	blls	11a9ff4 <__assert_fail@plt+0x11a8f84>
    3710:			; <UNDEFINED> instruction: 0xd187429a
    3714:	ldmdals	r7!, {r0, r2, r6, r8, fp, ip, pc}
    3718:	bl	fe3c1714 <__assert_fail@plt+0xfe3c06a4>
    371c:	svclt	0x00183800
    3720:	ldr	r2, [r3, -r1]!
    3724:			; <UNDEFINED> instruction: 0xf7fd4648
    3728:	stmdacs	r0, {r1, r7, r8, r9, fp, sp, lr, pc}
    372c:	mvnhi	pc, r0
    3730:	smlabbpl	r4, sp, r8, pc	; <UNPREDICTABLE>
    3734:			; <UNDEFINED> instruction: 0x3601e73e
    3738:	bls	aaa34c <__assert_fail@plt+0xaa92dc>
    373c:	ldmdbvs	fp, {r0, r3, r5, sl, fp, ip, pc}^
    3740:			; <UNDEFINED> instruction: 0xf47f429a
    3744:	blls	ef510 <__assert_fail@plt+0xee4a0>
    3748:	andls	r4, r6, #32, 12	; 0x2000000
    374c:			; <UNDEFINED> instruction: 0xf7fd6919
    3750:	bls	1be528 <__assert_fail@plt+0x1bd4b8>
    3754:			; <UNDEFINED> instruction: 0xf47f2800
    3758:	ldr	sl, [r0], r7, ror #30
    375c:			; <UNDEFINED> instruction: 0xf88d2301
    3760:	movtls	r7, #24860	; 0x611c
    3764:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    3768:	stmdals	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    376c:	bl	ffa41768 <__assert_fail@plt+0xffa406f8>
    3770:	tstvc	ip, sp, lsl #17	; <UNPREDICTABLE>
    3774:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    3778:	ldrb	r9, [sp], r6, asr #32
    377c:			; <UNDEFINED> instruction: 0xf7fd9837
    3780:			; <UNDEFINED> instruction: 0xf88debe0
    3784:			; <UNDEFINED> instruction: 0xf88d70e4
    3788:	ldrsbtls	r5, [r8], -r8
    378c:	strcc	lr, [r1], -r6, asr #14
    3790:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx11
    3794:			; <UNDEFINED> instruction: 0xf7fd0a90
    3798:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    379c:			; <UNDEFINED> instruction: 0x81aaf000
    37a0:	addspl	pc, r4, sp, lsl #17
    37a4:	movwcs	lr, #5964	; 0x174c
    37a8:	adcvc	pc, ip, sp, lsl #17
    37ac:			; <UNDEFINED> instruction: 0xf88d932a
    37b0:	blls	117a38 <__assert_fail@plt+0x1169c8>
    37b4:	bcs	269fc0 <__assert_fail@plt+0x268f50>
    37b8:	movwcs	fp, #3988	; 0xf94
    37bc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    37c0:	adcsle	r2, r8, r0, lsl #22
    37c4:	bl	a9fd0 <__assert_fail@plt+0xa8f60>
    37c8:	addsmi	r0, r6, #536870920	; 0x20000008
    37cc:	movwls	fp, #20284	; 0x4f3c
    37d0:			; <UNDEFINED> instruction: 0xd3b13601
    37d4:			; <UNDEFINED> instruction: 0xf89d9a07
    37d8:	bl	fed8f980 <__assert_fail@plt+0xfed8e910>
    37dc:			; <UNDEFINED> instruction: 0xf0000902
    37e0:	ldflsd	f0, [fp], {122}	; 0x7a
    37e4:			; <UNDEFINED> instruction: 0xf89db183
    37e8:	ldcls	0, cr3, [lr], {116}	; 0x74
    37ec:	stfcsd	f3, [r0], {19}
    37f0:	teqhi	fp, r0	; <UNPREDICTABLE>
    37f4:	blls	72a868 <__assert_fail@plt+0x7297f8>
    37f8:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    37fc:	rsbvc	pc, r8, sp, lsl #17
    3800:	ldrls	r4, [fp], #-1052	; 0xfffffbe4
    3804:	subsle	r4, sl, r3, lsr #13
    3808:			; <UNDEFINED> instruction: 0x305cf89d
    380c:	stmdavc	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
    3810:	andseq	pc, pc, #3
    3814:			; <UNDEFINED> instruction: 0xf858095b
    3818:	sbcsmi	r3, r3, r3, lsr #32
    381c:	strle	r0, [r8, #-2010]	; 0xfffff826
    3820:	tstls	ip, #67108864	; 0x4000000
    3824:			; <UNDEFINED> instruction: 0xf88d7824
    3828:			; <UNDEFINED> instruction: 0xf88d5074
    382c:	ldrls	r5, [lr], #-104	; 0xffffff98
    3830:	mrc	7, 0, lr, cr8, cr13, {6}
    3834:			; <UNDEFINED> instruction: 0xf7fd0a10
    3838:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    383c:	cmphi	sl, r0	; <UNPREDICTABLE>
    3840:	subspl	pc, ip, sp, lsl #17
    3844:	bl	a41840 <__assert_fail@plt+0xa407d0>
    3848:	strtmi	r4, [r0], -r1, lsl #12
    384c:	stc2	7, cr15, [lr], {254}	; 0xfe
    3850:	bcc	43f0b8 <__assert_fail@plt+0x43e048>
    3854:	strmi	r4, [r2], -r1, lsr #12
    3858:			; <UNDEFINED> instruction: 0xf7fea81e
    385c:	mcrrne	15, 1, pc, r3, cr9	; <UNPREDICTABLE>
    3860:	andsle	r9, sl, ip, lsl r0
    3864:	andsle	r1, sp, r4, lsl #25
    3868:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    386c:	movwcs	r9, #7195	; 0x1c1b
    3870:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    3874:			; <UNDEFINED> instruction: 0xf0402b00
    3878:	ldflsd	f0, [lr], {70}	; 0x46
    387c:			; <UNDEFINED> instruction: 0xf0402c00
    3880:	mrc	0, 0, r8, cr8, cr13, {6}
    3884:			; <UNDEFINED> instruction: 0xf88d0a10
    3888:			; <UNDEFINED> instruction: 0xf7fd5074
    388c:	ldrdlt	lr, [r8, -r0]
    3890:	subsvc	pc, ip, sp, lsl #17
    3894:	rsbpl	pc, r8, sp, lsl #17
    3898:	movwcs	lr, #6057	; 0x17a9
    389c:	rsbsvc	pc, r4, sp, lsl #17
    38a0:			; <UNDEFINED> instruction: 0xe7a7931c
    38a4:			; <UNDEFINED> instruction: 0x46209c1b
    38a8:	bl	12c18a4 <__assert_fail@plt+0x12c0834>
    38ac:	rsbsvc	pc, r4, sp, lsl #17
    38b0:			; <UNDEFINED> instruction: 0xe7a0901c
    38b4:	ssatmi	r4, #18, r8, lsl #12
    38b8:			; <UNDEFINED> instruction: 0xf8dde514
    38bc:			; <UNDEFINED> instruction: 0xf89db06c
    38c0:	ldmiblt	fp, {r2, r3, r4, r6, ip, sp}
    38c4:	mulcc	r0, fp, r8
    38c8:	andseq	pc, pc, #3
    38cc:			; <UNDEFINED> instruction: 0xf858095b
    38d0:	sbcsmi	r3, r3, r3, lsr #32
    38d4:			; <UNDEFINED> instruction: 0xf10007d9
    38d8:	cdp	0, 1, cr8, cr8, cr0, {7}
    38dc:			; <UNDEFINED> instruction: 0xf7fd0a10
    38e0:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    38e4:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    38e8:	subspl	pc, ip, sp, lsl #17
    38ec:	b	ff5418e8 <__assert_fail@plt+0xff540878>
    38f0:	ldrbmi	r4, [r8], -r1, lsl #12
    38f4:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    38f8:	bcc	43f160 <__assert_fail@plt+0x43e0f0>
    38fc:			; <UNDEFINED> instruction: 0x46024659
    3900:			; <UNDEFINED> instruction: 0xf7fea81e
    3904:	mcrrne	14, 12, pc, r2, cr5	; <UNPREDICTABLE>
    3908:			; <UNDEFINED> instruction: 0xf000901c
    390c:	stcne	0, cr8, [r3], {219}	; 0xdb
    3910:	sbchi	pc, sp, r0
    3914:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    3918:	movwcs	r9, #7195	; 0x1c1b
    391c:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    3920:			; <UNDEFINED> instruction: 0xf0402b00
    3924:	ldcls	0, cr8, [lr], {240}	; 0xf0
    3928:			; <UNDEFINED> instruction: 0xf0402c00
    392c:	cdp	0, 1, cr8, cr8, cr7, {4}
    3930:			; <UNDEFINED> instruction: 0xf88d0a10
    3934:			; <UNDEFINED> instruction: 0xf7fd5074
    3938:	tstlt	r8, sl, ror sl
    393c:	subsvc	pc, ip, sp, lsl #17
    3940:	rsbpl	pc, r8, sp, lsl #17
    3944:			; <UNDEFINED> instruction: 0xf0002c00
    3948:			; <UNDEFINED> instruction: 0xf89d8095
    394c:	movwcs	r2, #4268	; 0x10ac
    3950:	ldclne	3, cr9, [r3], #-16
    3954:	ldrmi	r9, [lr], -r7, lsl #12
    3958:			; <UNDEFINED> instruction: 0xf47f2a00
    395c:	strbt	sl, [fp], r6, lsl #27
    3960:			; <UNDEFINED> instruction: 0xf7fd9829
    3964:			; <UNDEFINED> instruction: 0xf88deaee
    3968:			; <UNDEFINED> instruction: 0xf88d70ac
    396c:	eorls	r5, sl, r0, lsr #1
    3970:			; <UNDEFINED> instruction: 0x4670e71f
    3974:	ands	pc, r4, sp, asr #17
    3978:			; <UNDEFINED> instruction: 0x4648e4f5
    397c:	b	15c1978 <__assert_fail@plt+0x15c0908>
    3980:			; <UNDEFINED> instruction: 0xf0002800
    3984:			; <UNDEFINED> instruction: 0xf88d80b7
    3988:			; <UNDEFINED> instruction: 0xf7fd5104
    398c:			; <UNDEFINED> instruction: 0x9c02ea86
    3990:	strtmi	r4, [r0], -r1, lsl #12
    3994:	blx	ffac1996 <__assert_fail@plt+0xffac0926>
    3998:	strbmi	r4, [fp], -r1, lsr #12
    399c:	stmdage	r8, {r1, r9, sl, lr}^
    39a0:	mrc2	7, 3, pc, cr6, cr14, {7}
    39a4:	subls	r1, r6, r4, asr #24
    39a8:	stcne	0, cr13, [r1], {89}	; 0x59
    39ac:	mcrrls	0, 6, sp, r8, cr13
    39b0:	mcrrls	9, 4, fp, r5, cr8	; <UNPREDICTABLE>
    39b4:	movtls	r2, #25345	; 0x6301
    39b8:	blcs	21a4c <__assert_fail@plt+0x209dc>
    39bc:	adchi	pc, r3, r0, asr #32
    39c0:	stccs	12, cr9, [r0], {72}	; 0x48
    39c4:			; <UNDEFINED> instruction: 0x4648d13a
    39c8:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    39cc:	b	bc19c8 <__assert_fail@plt+0xbc0958>
    39d0:			; <UNDEFINED> instruction: 0xf88db108
    39d4:			; <UNDEFINED> instruction: 0xf88d7104
    39d8:	str	r5, [r9, #272]	; 0x110
    39dc:			; <UNDEFINED> instruction: 0xf7fd4628
    39e0:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
    39e4:	addhi	pc, r6, r0
    39e8:			; <UNDEFINED> instruction: 0xf8892601
    39ec:			; <UNDEFINED> instruction: 0xf7fd6000
    39f0:	svcls	0x0002ea54
    39f4:	ldrtmi	r4, [r8], -r1, lsl #12
    39f8:	blx	fee419fa <__assert_fail@plt+0xfee4098a>
    39fc:			; <UNDEFINED> instruction: 0x462b4639
    3a00:	ldmdage	r0, {r1, r9, sl, lr}
    3a04:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3a08:			; <UNDEFINED> instruction: 0xf8c91c41
    3a0c:	svclt	0x00020014
    3a10:	andsmi	pc, r8, r9, lsl #17
    3a14:	andsvs	pc, r4, r9, asr #17
    3a18:	andvs	pc, ip, r9, lsl #17
    3a1c:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    3a20:			; <UNDEFINED> instruction: 0xf43f1c82
    3a24:	ldmdblt	r8, {r1, r3, r6, r7, sl, fp, sp, pc}^
    3a28:			; <UNDEFINED> instruction: 0x3010f8d9
    3a2c:	andsvs	pc, r4, r9, asr #17
    3a30:	blcs	21aa4 <__assert_fail@plt+0x20a34>
    3a34:			; <UNDEFINED> instruction: 0xf8d9d167
    3a38:	tstlt	fp, ip, lsl r0
    3a3c:			; <UNDEFINED> instruction: 0xf8cef7ff
    3a40:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    3a44:	andsmi	pc, r8, r9, lsl #17
    3a48:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a4c:	andmi	pc, ip, r9, lsl #17
    3a50:			; <UNDEFINED> instruction: 0xf43f2800
    3a54:	movwcs	sl, #3204	; 0xc84
    3a58:	andcc	pc, r0, r9, lsl #17
    3a5c:	movwcs	lr, #5247	; 0x147f
    3a60:	movtls	r9, #27717	; 0x6c45
    3a64:	tstlt	ip, sp, lsl #17	; <UNPREDICTABLE>
    3a68:			; <UNDEFINED> instruction: 0xf89de546
    3a6c:	blcs	fc14 <__assert_fail@plt+0xeba4>
    3a70:	svcge	0x0023f43f
    3a74:	stmdbls	r2, {r3, sl, fp, sp, pc}
    3a78:	strtmi	r9, [r2], -r5, lsl #16
    3a7c:			; <UNDEFINED> instruction: 0xf8bef7ff
    3a80:	stmiblt	r8!, {r2, ip, pc}^
    3a84:	umlalcs	pc, ip, sp, r8	; <UNPREDICTABLE>
    3a88:	mcrrls	7, 6, lr, r5, cr3
    3a8c:			; <UNDEFINED> instruction: 0xf7fd4620
    3a90:			; <UNDEFINED> instruction: 0xf88dea58
    3a94:	subls	fp, r6, ip, lsl r1
    3a98:	movwcs	lr, #5422	; 0x152e
    3a9c:			; <UNDEFINED> instruction: 0xf89b931c
    3aa0:			; <UNDEFINED> instruction: 0xf88d4000
    3aa4:			; <UNDEFINED> instruction: 0xf88d5074
    3aa8:	ldrls	r5, [lr], #-104	; 0xffffff98
    3aac:	ldmdals	fp, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    3ab0:	b	11c1aac <__assert_fail@plt+0x11c0a3c>
    3ab4:	rsbsvc	pc, r4, sp, lsl #17
    3ab8:	rsbpl	pc, r8, sp, lsl #17
    3abc:	smlald	r9, r4, ip, r0
    3ac0:	ldrb	r6, [r0], #-2080	; 0xfffff7e0
    3ac4:			; <UNDEFINED> instruction: 0xf88d2301
    3ac8:	tstls	ip, #116	; 0x74
    3acc:	rsbpl	pc, r8, sp, lsl #17
    3ad0:			; <UNDEFINED> instruction: 0x4670e73b
    3ad4:	blcs	3cbf8 <__assert_fail@plt+0x3bb88>
    3ad8:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3adc:			; <UNDEFINED> instruction: 0x3074f89d
    3ae0:	blcs	2ab60 <__assert_fail@plt+0x29af0>
    3ae4:	svcge	0x0031f43f
    3ae8:			; <UNDEFINED> instruction: 0xf8dde72c
    3aec:			; <UNDEFINED> instruction: 0xf8dbb010
    3af0:	ldrt	r0, [r8], #-0
    3af4:	addscs	r4, r6, #15360	; 0x3c00
    3af8:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    3afc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3b00:			; <UNDEFINED> instruction: 0xf7fd4478
    3b04:	blmi	3be5e4 <__assert_fail@plt+0x3bd574>
    3b08:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
    3b0c:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    3b10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3b14:	b	feb41b10 <__assert_fail@plt+0xfeb40aa0>
    3b18:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b1c:	b	fe5c1b18 <__assert_fail@plt+0xfe5c0aa8>
    3b20:	andeq	r1, r1, sl, ror #24
    3b24:	andeq	r0, r0, r8, lsl r1
    3b28:	andeq	r1, r1, r2, ror #24
    3b2c:	andeq	r0, r0, r4, lsl r1
    3b30:	andeq	r1, r1, r2, asr #22
    3b34:	andeq	r0, r0, r8, asr lr
    3b38:	andeq	r0, r0, r6, lsr sp
    3b3c:	andeq	r0, r0, r4, asr sp
    3b40:	andeq	r0, r0, r6, asr #28
    3b44:	andeq	r0, r0, r4, lsr #26
    3b48:	andeq	r0, r0, sl, asr sp
    3b4c:	svcmi	0x00f0e92d
    3b50:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    3b54:	ldrd	pc, [ip, #143]	; 0x8f
    3b58:			; <UNDEFINED> instruction: 0xf8dfb087
    3b5c:	svcge	0x000ec1cc
    3b60:	strcs	r4, [r0, #-1278]	; 0xfffffb02
    3b64:	strls	r4, [r4, -r6, lsl #12]
    3b68:	ldrmi	r9, [ip], -r0, lsl #10
    3b6c:	strmi	r9, [r9], r7, lsl #12
    3b70:			; <UNDEFINED> instruction: 0xf50d9405
    3b74:			; <UNDEFINED> instruction: 0xf85e5481
    3b78:	ldrcc	ip, [r4], #-12
    3b7c:			; <UNDEFINED> instruction: 0x46904610
    3b80:	ldrdgt	pc, [r0], -ip
    3b84:	andgt	pc, r0, r4, asr #17
    3b88:	stceq	0, cr15, [r0], {79}	; 0x4f
    3b8c:	strpl	pc, [r3], #1293	; 0x50d
    3b90:	strtmi	r4, [sl], -fp, lsr #12
    3b94:	strtmi	r6, [r9], -r4, lsr #16
    3b98:			; <UNDEFINED> instruction: 0xf7fd9406
    3b9c:			; <UNDEFINED> instruction: 0xac0be904
    3ba0:	ldcvs	8, cr15, [r4], {71}	; 0x47
    3ba4:	ldcls	8, cr15, [r0], {71}	; 0x47
    3ba8:	svcge	0x000dae0c
    3bac:	svceq	0x0000f1b9
    3bb0:	adcshi	pc, r0, r0
    3bb4:	beq	a3fff0 <__assert_fail@plt+0xa3ef80>
    3bb8:	bleq	93fff4 <__assert_fail@plt+0x93ef84>
    3bbc:	and	r9, r7, r3, lsl #10
    3bc0:			; <UNDEFINED> instruction: 0xf8da6820
    3bc4:	bls	cfbcc <__assert_fail@plt+0xceb5c>
    3bc8:	strmi	r1, [r2], #-3008	; 0xfffff440
    3bcc:			; <UNDEFINED> instruction: 0xb1a39203
    3bd0:	strtmi	r9, [r3], -r0, lsl #12
    3bd4:			; <UNDEFINED> instruction: 0x46594652
    3bd8:	vst1.16	{d20-d22}, [pc], r0
    3bdc:	eorvs	r5, r7, r0, lsl #11
    3be0:			; <UNDEFINED> instruction: 0xf7fd6035
    3be4:	andcc	lr, r1, r0, ror #17
    3be8:			; <UNDEFINED> instruction: 0xf7fdd1ea
    3bec:	stmdavs	r3, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    3bf0:	rscle	r2, r5, r7, lsl #22
    3bf4:			; <UNDEFINED> instruction: 0xf0402b16
    3bf8:	stcls	0, cr8, [r4, #-552]	; 0xfffffdd8
    3bfc:	strls	r2, [r0], -r0, lsl #4
    3c00:	cfstrspl	mvf15, [r0], {79}	; 0x4f
    3c04:			; <UNDEFINED> instruction: 0x46234611
    3c08:			; <UNDEFINED> instruction: 0xf8454640
    3c0c:			; <UNDEFINED> instruction: 0xf8457c0c
    3c10:			; <UNDEFINED> instruction: 0xf7fdcc08
    3c14:	andcc	lr, r1, r8, asr #17
    3c18:	stcls	0, cr13, [r4, #-484]	; 0xfffffe1c
    3c1c:	stccc	8, cr15, [ip], {85}	; 0x55
    3c20:	blls	caba4 <__assert_fail@plt+0xc9b34>
    3c24:	ldrshle	r1, [sl], #-141	; 0xffffff73
    3c28:	ldmdavs	pc, {r0, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3c2c:	suble	r2, r8, r0, lsl #30
    3c30:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    3c34:	movtle	r4, #17067	; 0x42ab
    3c38:	strbmi	r2, [r0], -r0, lsl #6
    3c3c:			; <UNDEFINED> instruction: 0x461a4619
    3c40:			; <UNDEFINED> instruction: 0xf7fd9300
    3c44:	blls	13df0c <__assert_fail@plt+0x13ce9c>
    3c48:	strbmi	r9, [r8], -r7, lsl #18
    3c4c:	beq	4402e0 <__assert_fail@plt+0x43f270>
    3c50:	strls	lr, [r4, -r3, asr #18]
    3c54:	ldcne	8, cr15, [r4], {67}	; 0x43
    3c58:	tsteq	r4, r3, lsr #3	; <UNPREDICTABLE>
    3c5c:	stcpl	8, cr15, [r8], {67}	; 0x43
    3c60:	cmnlt	r0, r9, lsl #13
    3c64:	ldrbmi	r4, [r2], -r3, lsr #12
    3c68:	strbmi	r4, [r0], -r9, asr #12
    3c6c:			; <UNDEFINED> instruction: 0xf7fd9600
    3c70:	mulcc	r1, sl, r8
    3c74:			; <UNDEFINED> instruction: 0xf8dad037
    3c78:	stmdacs	r0, {}	; <UNPREDICTABLE>
    3c7c:	andcs	sp, r0, #-2147483588	; 0x8000003c
    3c80:	strbmi	r4, [r0], -r3, lsr #12
    3c84:			; <UNDEFINED> instruction: 0x96004611
    3c88:	stm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c8c:	eorle	r3, pc, r1
    3c90:			; <UNDEFINED> instruction: 0xf8539b04
    3c94:	stmdacs	r0, {r3, sl, fp}
    3c98:	blls	1781a4 <__assert_fail@plt+0x177134>
    3c9c:	blls	19bd20 <__assert_fail@plt+0x19acb0>
    3ca0:	stmdbmi	r2!, {r0, r2, r3, r4, sp, lr}
    3ca4:	orrpl	pc, r1, #54525952	; 0x3400000
    3ca8:	tstcc	r4, #126976	; 0x1f000
    3cac:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3cb0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3cb4:	teqle	r0, r1, asr r0
    3cb8:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    3cbc:	pop	{r0, r1, r2, ip, sp, pc}
    3cc0:	qsub8mi	r8, r8, r0
    3cc4:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cc8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3ccc:			; <UNDEFINED> instruction: 0xf7fdd1b4
    3cd0:	andcs	lr, ip, #1212416	; 0x128000
    3cd4:			; <UNDEFINED> instruction: 0xf04f4603
    3cd8:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    3cdc:	blls	1bdc68 <__assert_fail@plt+0x1bcbf8>
    3ce0:	andsvs	r4, sp, r8, lsr #12
    3ce4:			; <UNDEFINED> instruction: 0xf7fde7dd
    3ce8:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    3cec:	sbcle	r2, r6, r6, lsl fp
    3cf0:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    3cf4:			; <UNDEFINED> instruction: 0xd00a42bb
    3cf8:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cfc:	ldrtmi	r4, [r8], -r4, lsl #12
    3d00:			; <UNDEFINED> instruction: 0xf7fd6825
    3d04:			; <UNDEFINED> instruction: 0xf04fe882
    3d08:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
    3d0c:			; <UNDEFINED> instruction: 0xf04fe7c9
    3d10:			; <UNDEFINED> instruction: 0xe7c630ff
    3d14:	andls	pc, ip, sp, asr #17
    3d18:			; <UNDEFINED> instruction: 0xf7fde76f
    3d1c:			; <UNDEFINED> instruction: 0xf7fde8a0
    3d20:	svclt	0x0000e996
    3d24:	andeq	r1, r1, r0, asr r3
    3d28:	andeq	r0, r0, r8, lsl r1
    3d2c:	andeq	r1, r1, r4, lsl #4
    3d30:	blmi	15d6690 <__assert_fail@plt+0x15d5620>
    3d34:	push	{r1, r3, r4, r5, r6, sl, lr}
    3d38:	strdlt	r4, [fp], r0
    3d3c:			; <UNDEFINED> instruction: 0x460e58d3
    3d40:	movwls	r6, #38939	; 0x981b
    3d44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d48:			; <UNDEFINED> instruction: 0xf7fd9005
    3d4c:			; <UNDEFINED> instruction: 0xf5b0e8fa
    3d50:	strmi	r5, [r7], -r0, lsl #31
    3d54:	tsteq	r7, r8, lsr pc
    3d58:	ldclne	0, cr9, [ip], #-24	; 0xffffffe8
    3d5c:			; <UNDEFINED> instruction: 0xf7fd4620
    3d60:			; <UNDEFINED> instruction: 0x4605e8ba
    3d64:			; <UNDEFINED> instruction: 0xf0002800
    3d68:	movwcs	r8, #140	; 0x8c
    3d6c:			; <UNDEFINED> instruction: 0x461a4630
    3d70:	movwls	r4, #1561	; 0x619
    3d74:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3d78:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d7c:	beq	6401b8 <__assert_fail@plt+0x63f148>
    3d80:			; <UNDEFINED> instruction: 0xf10dab08
    3d84:	movwls	r0, #14612	; 0x3914
    3d88:	strpl	lr, [r7, -sp, asr #19]
    3d8c:			; <UNDEFINED> instruction: 0xf7fde01f
    3d90:	stmdavs	r3, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    3d94:	blcs	5955b8 <__assert_fail@plt+0x594548>
    3d98:	blcs	1f7ea4 <__assert_fail@plt+0x1f6e34>
    3d9c:	blls	1f8314 <__assert_fail@plt+0x1f72a4>
    3da0:	svceq	0x0044ebb4
    3da4:	cmpeq	r4, pc, asr #20
    3da8:	bleq	17ec3c <__assert_fail@plt+0x17dbcc>
    3dac:	strtmi	sp, [r8], -r4, ror #4
    3db0:			; <UNDEFINED> instruction: 0xf7fd9102
    3db4:	stmdbls	r2, {r1, r3, r4, r6, fp, sp, lr, pc}
    3db8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3dbc:	mcrne	0, 2, sp, cr10, cr12, {2}
    3dc0:	ldrmi	r4, [sp], -ip, lsl #12
    3dc4:	bl	fe894f2c <__assert_fail@plt+0xfe893ebc>
    3dc8:	stmib	sp, {r0, r1, r3, r9}^
    3dcc:	blls	c45f0 <__assert_fail@plt+0xc3580>
    3dd0:			; <UNDEFINED> instruction: 0x46494652
    3dd4:	movwls	r4, #1584	; 0x630
    3dd8:			; <UNDEFINED> instruction: 0xf7fc4643
    3ddc:	andcc	lr, r1, r4, ror #31
    3de0:	ldrsb	sp, [ip], -r5
    3de4:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de8:	strmi	r6, [r2], r3, lsl #16
    3dec:	teqle	r3, r7, lsl #22
    3df0:	bl	fed2aa14 <__assert_fail@plt+0xfed299a4>
    3df4:	b	13c7b0c <__assert_fail@plt+0x13c6a9c>
    3df8:	bl	fe8c6b10 <__assert_fail@plt+0xfe8c5aa0>
    3dfc:	eorle	r0, r8, #81920	; 0x14000
    3e00:			; <UNDEFINED> instruction: 0x46284659
    3e04:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e08:			; <UNDEFINED> instruction: 0xf10bb318
    3e0c:			; <UNDEFINED> instruction: 0x465c33ff
    3e10:	bl	1562c <__assert_fail@plt+0x145bc>
    3e14:	bl	fe8c4640 <__assert_fail@plt+0xfe8c35d0>
    3e18:	stmib	sp, {r0, r3, r8, r9}^
    3e1c:	blls	cca40 <__assert_fail@plt+0xcb9d0>
    3e20:	ldrmi	r2, [r1], -r0, lsl #4
    3e24:	movwls	r4, #1584	; 0x630
    3e28:			; <UNDEFINED> instruction: 0xf7fc4643
    3e2c:			; <UNDEFINED> instruction: 0x3001efbc
    3e30:	blls	1f8198 <__assert_fail@plt+0x1f7128>
    3e34:	lfmne	f2, 2, [r9], {-0}
    3e38:	andsvc	r9, sl, r7, lsl #2
    3e3c:	blne	126a260 <__assert_fail@plt+0x12691f0>
    3e40:	stmdble	sp, {r2, r3, r7, r9, lr}
    3e44:			; <UNDEFINED> instruction: 0xf7fd4628
    3e48:	stmdacs	r0, {r4, fp, sp, lr, pc}
    3e4c:			; <UNDEFINED> instruction: 0x4605bf18
    3e50:	movwcs	lr, #49158	; 0xc006
    3e54:	andcc	pc, r0, sl, asr #17
    3e58:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    3e5c:	svc	0x00d4f7fc
    3e60:	blmi	2d6698 <__assert_fail@plt+0x2d5628>
    3e64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e68:	blls	25ded8 <__assert_fail@plt+0x25ce68>
    3e6c:	qaddle	r4, sl, r6
    3e70:	andlt	r4, fp, r8, lsr #12
    3e74:	svchi	0x00f0e8bd
    3e78:	eorsvs	r2, fp, ip, lsl #6
    3e7c:			; <UNDEFINED> instruction: 0xf7fce7ec
    3e80:			; <UNDEFINED> instruction: 0xf7fdefee
    3e84:	movwcs	lr, #51312	; 0xc870
    3e88:	strb	r6, [r9, r3]!
    3e8c:	andeq	r1, r1, ip, ror r1
    3e90:	andeq	r0, r0, r8, lsl r1
    3e94:	andeq	r1, r1, ip, asr #32
    3e98:			; <UNDEFINED> instruction: 0x4604b570
    3e9c:	teqlt	r3, r3, lsl #16
    3ea0:	ldrmi	r4, [r1], -lr, lsl #12
    3ea4:			; <UNDEFINED> instruction: 0x46154630
    3ea8:	stc2	7, cr15, [r8], #-1016	; 0xfffffc08
    3eac:			; <UNDEFINED> instruction: 0x4620b930
    3eb0:	svc	0x00cef7fc
    3eb4:	movtlt	r4, #1540	; 0x604
    3eb8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3ebc:	ldrtmi	r4, [r1], -r8, lsr #12
    3ec0:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ec4:	strmi	r1, [r5], -r3, asr #24
    3ec8:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    3ecc:			; <UNDEFINED> instruction: 0x4620d0f4
    3ed0:			; <UNDEFINED> instruction: 0xf7ff4629
    3ed4:	strmi	pc, [r4], -sp, lsr #30
    3ed8:			; <UNDEFINED> instruction: 0x4628b170
    3edc:	svc	0x005cf7fc
    3ee0:	ble	ffa4dee8 <__assert_fail@plt+0xffa4ce78>
    3ee4:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ee8:	strtmi	r4, [r0], -r5, lsl #12
    3eec:	strcs	r6, [r0], #-2094	; 0xfffff7d2
    3ef0:	svc	0x008af7fc
    3ef4:	ldrb	r6, [pc, lr, lsr #32]
    3ef8:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3efc:	strtmi	r4, [r8], -r6, lsl #12
    3f00:			; <UNDEFINED> instruction: 0xf7fc6835
    3f04:	eorsvs	lr, r5, sl, asr #30
    3f08:			; <UNDEFINED> instruction: 0xf7fde7d6
    3f0c:	movwcs	lr, #51244	; 0xc82c
    3f10:	ldrb	r6, [r1, r3]
    3f14:	movwcs	fp, #34104	; 0x8538
    3f18:	andsle	r1, lr, #192, 16	; 0xc00000
    3f1c:	svc	0x00daf7fc
    3f20:			; <UNDEFINED> instruction: 0xf100b1d8
    3f24:			; <UNDEFINED> instruction: 0xf64f0208
    3f28:			; <UNDEFINED> instruction: 0xf6cf7301
    3f2c:	stcmi	3, cr7, [ip], {-0}
    3f30:	strbcc	pc, [sl, #-1615]	; 0xfffff9b1	; <UNPREDICTABLE>
    3f34:	ldrmi	pc, [r5, #-705]	; 0xfffffd3f
    3f38:	smlatbcc	r2, r3, fp, pc	; <UNPREDICTABLE>
    3f3c:	subvs	r4, r5, ip, ror r4
    3f40:	mvnseq	pc, #33	; 0x21
    3f44:	tstcs	r1, #3072	; 0xc00
    3f48:	bne	ff4d57d4 <__assert_fail@plt+0xff4d4764>
    3f4c:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3f50:	eorcs	pc, r3, r1, asr #16
    3f54:	ldrmi	r6, [r0], -r4
    3f58:	andcs	fp, r0, #56, 26	; 0xe00
    3f5c:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
    3f60:	andeq	r1, r1, r0, ror #1
    3f64:			; <UNDEFINED> instruction: 0xf850b138
    3f68:			; <UNDEFINED> instruction: 0xf64f2c04
    3f6c:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d2[2]
    3f70:	addsmi	r4, sl, #1409286144	; 0x54000000
    3f74:	ldrbmi	sp, [r0, -r0]!
    3f78:	tstvc	r1, pc, asr #12	; <UNPREDICTABLE>
    3f7c:	smlabtvc	r0, pc, r6, pc	; <UNPREDICTABLE>
    3f80:	blx	fe8567ca <__assert_fail@plt+0xfe85575a>
    3f84:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
    3f88:	mvnseq	pc, r3, lsr #32
    3f8c:	tstcs	r3, r1, lsl #22
    3f90:			; <UNDEFINED> instruction: 0xf8521a41
    3f94:	blcs	10020 <__assert_fail@plt+0xefb0>
    3f98:	addsmi	sp, r8, #237	; 0xed
    3f9c:	and	sp, sp, r2, lsl #2
    3fa0:	mulle	r5, r8, r2
    3fa4:			; <UNDEFINED> instruction: 0xf853461a
    3fa8:	blcs	12fd0 <__assert_fail@plt+0x11f60>
    3fac:			; <UNDEFINED> instruction: 0xe7e2d1f8
    3fb0:			; <UNDEFINED> instruction: 0xf8503a08
    3fb4:	andsvs	r3, r3, r8, lsl #26
    3fb8:	svclt	0x0024f7fc
    3fbc:	addeq	lr, r1, #2048	; 0x800
    3fc0:	svclt	0x0000e7f7
    3fc4:	muleq	r1, r6, r0
    3fc8:	blmi	151691c <__assert_fail@plt+0x15158ac>
    3fcc:	push	{r1, r3, r4, r5, r6, sl, lr}
    3fd0:			; <UNDEFINED> instruction: 0xb09047f0
    3fd4:			; <UNDEFINED> instruction: 0x460458d3
    3fd8:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    3fdc:	movwls	r6, #63515	; 0xf81b
    3fe0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3fe4:	svc	0x0058f7fc
    3fe8:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
    3fec:	strtmi	sp, [r0], -pc, lsl #16
    3ff0:	svc	0x00a6f7fc
    3ff4:	bmi	12d5810 <__assert_fail@plt+0x12d47a0>
    3ff8:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    3ffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4000:	subsmi	r9, sl, pc, lsl #22
    4004:			; <UNDEFINED> instruction: 0x4628d174
    4008:	pop	{r4, ip, sp, pc}
    400c:			; <UNDEFINED> instruction: 0xf10d87f0
    4010:	movwcs	r0, #2056	; 0x808
    4014:	movwls	r4, #9757	; 0x261d
    4018:	andscc	pc, r0, sp, lsl #17
    401c:			; <UNDEFINED> instruction: 0xf88d461e
    4020:			; <UNDEFINED> instruction: 0xf10d3004
    4024:			; <UNDEFINED> instruction: 0xf8c80a20
    4028:	strcs	r3, [r1, -r4]
    402c:	mulcc	r4, sp, r8
    4030:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
    4034:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
    4038:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    403c:	andseq	pc, pc, #3
    4040:			; <UNDEFINED> instruction: 0xf851095b
    4044:	sbcsmi	r3, r3, r3, lsr #32
    4048:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
    404c:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
    4050:	andsvc	pc, ip, sp, lsl #17
    4054:	cfstrscs	mvf9, [r0], {8}
    4058:	stcls	0, cr13, [r5], {205}	; 0xcd
    405c:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
    4060:	andsvs	pc, r0, sp, lsl #17
    4064:			; <UNDEFINED> instruction: 0xf89d441c
    4068:	strls	r3, [r5], #-4
    406c:	rscle	r2, r1, r0, lsl #22
    4070:	svc	0x0012f7fc
    4074:	strtmi	r4, [r0], -r1, lsl #12
    4078:			; <UNDEFINED> instruction: 0xf878f7fe
    407c:	strtmi	r4, [r1], -r3, asr #12
    4080:	ldrbmi	r4, [r0], -r2, lsl #12
    4084:	blx	142086 <__assert_fail@plt+0x141016>
    4088:	andls	r1, r6, r2, asr #24
    408c:	stcne	0, cr13, [r3], {26}
    4090:	stcls	0, cr13, [r8], {29}
    4094:			; <UNDEFINED> instruction: 0x9c05b928
    4098:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
    409c:			; <UNDEFINED> instruction: 0x9c08bb53
    40a0:	strbmi	fp, [r0], -ip, lsl #23
    40a4:	andsvc	pc, ip, sp, lsl #17
    40a8:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    40ac:	sbcsle	r2, r2, r0, lsl #16
    40b0:	andvs	pc, r4, sp, lsl #17
    40b4:	strbmi	lr, [r0], -pc, asr #15
    40b8:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    40bc:			; <UNDEFINED> instruction: 0xf88db178
    40c0:	ldrb	r7, [r5, r4]
    40c4:	strls	r9, [r6, -r5, lsl #24]
    40c8:	andsvs	pc, ip, sp, lsl #17
    40cc:	stcls	7, cr14, [r5], {198}	; 0xc6
    40d0:			; <UNDEFINED> instruction: 0xf7fc4620
    40d4:			; <UNDEFINED> instruction: 0xf88def36
    40d8:	andls	r6, r6, ip, lsl r0
    40dc:	blmi	4fdfdc <__assert_fail@plt+0x4fcf6c>
    40e0:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
    40e4:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    40e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    40ec:	svc	0x00c0f7fc
    40f0:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    40f4:	adcscs	r4, r2, #16, 22	; 0x4000
    40f8:	ldmdami	r1, {r4, r8, fp, lr}
    40fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4100:			; <UNDEFINED> instruction: 0xf7fc4478
    4104:	blmi	3fffe4 <__assert_fail@plt+0x3fef74>
    4108:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
    410c:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    4110:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4114:	svc	0x00acf7fc
    4118:	andeq	r0, r1, r4, ror #29
    411c:	andeq	r0, r0, r8, lsl r1
    4120:	andeq	r0, r1, r8, asr #29
    4124:			; <UNDEFINED> instruction: 0x00010eb6
    4128:	andeq	r0, r0, r4, lsl r1
    412c:	andeq	r0, r0, r2, lsl #17
    4130:	andeq	r0, r0, ip, asr #14
    4134:	andeq	r0, r0, sl, ror #14
    4138:	andeq	r0, r0, ip, ror #16
    413c:	andeq	r0, r0, r6, lsr r7
    4140:	andeq	r0, r0, ip, ror #14
    4144:	andeq	r0, r0, sl, asr r8
    4148:	andeq	r0, r0, r4, lsr #14
    414c:	andeq	r0, r0, lr, lsr #14
    4150:	mvnsmi	lr, #737280	; 0xb4000
    4154:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4158:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    415c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4160:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    4164:	blne	1d95360 <__assert_fail@plt+0x1d942f0>
    4168:	strhle	r1, [sl], -r6
    416c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4170:	svccc	0x0004f855
    4174:	strbmi	r3, [sl], -r1, lsl #8
    4178:	ldrtmi	r4, [r8], -r1, asr #12
    417c:	adcmi	r4, r6, #152, 14	; 0x2600000
    4180:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4184:	svclt	0x000083f8
    4188:	andeq	r0, r1, lr, lsl #24
    418c:	andeq	r0, r1, r4, lsl #24
    4190:	svclt	0x00004770
    4194:	tstcs	r0, r2, lsl #22
    4198:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    419c:	mrclt	7, 7, APSR_nzcv, cr4, cr12, {7}
    41a0:	andeq	r0, r1, r8, ror #28

Disassembly of section .fini:

000041a4 <.fini>:
    41a4:	push	{r3, lr}
    41a8:	pop	{r3, pc}
