[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2846977 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2846977 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2846977 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11630351 heartbeat IPC: 1.139 cumulative IPC: 1.139 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18874551 heartbeat IPC: 1.38 cumulative IPC: 1.248 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 27084512 heartbeat IPC: 1.218 cumulative IPC: 1.238 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34740461 heartbeat IPC: 1.306 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 20 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31893484 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 20 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31893484 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.254 instructions: 40000002 cycles: 31893484
CPU 0 Branch Prediction Accuracy: 95.05% MPKI: 11.17 Average ROB Occupancy at Mispredict: 43.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.298
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197825 HIT:     194217 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197825 HIT:     194217 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568274 HIT:     460593 MISS:     107681 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430561 HIT:     343546 MISS:      87015 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35301 HIT:      21686 MISS:      13615 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95337 HIT:      95095 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7075 HIT:        266 MISS:       6809 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3213877 HIT:    2945016 MISS:     268861 MSHR_MERGE:      69146
cpu0->cpu0_L1I LOAD         ACCESS:    3213877 HIT:    2945016 MISS:     268861 MSHR_MERGE:      69146
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.643 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13338350 HIT:   12918811 MISS:     419539 MSHR_MERGE:     146316
cpu0->cpu0_L1D LOAD         ACCESS:    7443543 HIT:    7146980 MISS:     296563 MSHR_MERGE:      65718
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887071 HIT:    5771184 MISS:     115887 MSHR_MERGE:      80584
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7736 HIT:        647 MISS:       7089 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2841406 HIT:    2797219 MISS:      44187 MSHR_MERGE:      28311
cpu0->cpu0_ITLB LOAD         ACCESS:    2841406 HIT:    2797219 MISS:      44187 MSHR_MERGE:      28311
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.609 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12619150 HIT:   12378646 MISS:     240504 MSHR_MERGE:      58555
cpu0->cpu0_DTLB LOAD         ACCESS:   12619150 HIT:   12378646 MISS:     240504 MSHR_MERGE:      58555
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.212 cycles
cpu0->LLC TOTAL        ACCESS:     135935 HIT:     125738 MISS:      10197 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87015 HIT:      81877 MISS:       5138 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13615 HIT:      10302 MISS:       3313 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28496 HIT:      28480 MISS:         16 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6809 HIT:       5079 MISS:       1730 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        596
  ROW_BUFFER_MISS:       9584
  AVG DBUS CONGESTED CYCLE: 14.61
Channel 0 WQ ROW_BUFFER_HIT:        173
  ROW_BUFFER_MISS:       1257
  FULL:          0
Channel 0 REFRESHES ISSUED:       2658
