
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000408                       # Number of seconds simulated
sim_ticks                                   407901500                       # Number of ticks simulated
final_tick                                  407901500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79809                       # Simulator instruction rate (inst/s)
host_op_rate                                   145896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              218525647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659892                       # Number of bytes of host memory used
host_seconds                                     1.87                       # Real time elapsed on the host
sim_insts                                      148970                       # Number of instructions simulated
sim_ops                                        272330                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           74624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          164352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              238976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        74624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          74624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          896                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              896                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1166                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3734                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            14                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  14                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          182946128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          402920803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              585866931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     182946128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         182946128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2196609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2196609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2196609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         182946128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         402920803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             588063540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1167.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2557.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7534                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3735                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          14                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        14                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  238336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      704                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   239040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   896                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                311                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                327                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                276                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                318                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               147                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      407862000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3735                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    14                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2753                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      796                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      167                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          707                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     335.660537                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    196.013756                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    348.988759                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           243     34.37%     34.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          173     24.47%     58.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           75     10.61%     69.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           40      5.66%     75.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           22      3.11%     78.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      2.97%     81.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      1.84%     83.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      1.70%     84.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          108     15.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           707                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        74688                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       163648                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 183103028.549784690142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 401194896.316880404949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1167                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2568                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           14                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37840250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     81405500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32425.24                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31699.96                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      49420750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                119245750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18620000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13270.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32020.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        584.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     586.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.56                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.23                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        5.89                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3013                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.91                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      108792.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.60                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3134460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15093960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              31395030                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        146121210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6340800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               236511555                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             579.825166                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             336986000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        360500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     16510000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       57035000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    320476000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1942080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11495400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24225000                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2678400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        126190590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         11852640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          10753080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               219137280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             537.230876                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             347374750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5490000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       12220000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      40008250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     30871250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42582000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    276730000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   64907                       # Number of BP lookups
system.cpu.branchPred.condPredicted             64907                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6534                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                52819                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1001                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                368                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           52819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              23003                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            29816                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3241                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       53107                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12280                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           123                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       34716                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       407901500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           815804                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             300519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         294618                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       64907                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              24004                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        462236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   13118                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            36                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     34712                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             769444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.698037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.936323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   488537     63.49%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24714      3.21%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256193     33.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               769444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.079562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.361138                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   280747                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                240546                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    225690                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15902                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6559                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 458295                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15207                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6559                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   301338                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  192873                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2849                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    218723                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 47102                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 440667                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7772                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1046                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9602                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    286                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  26069                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             5775                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              561872                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1131306                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           646625                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13123                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                346806                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   215066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             74                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     25318                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                57930                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13651                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               161                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               51                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     424011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 132                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    384678                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          151812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       185530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             84                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        769444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.499943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.784052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              525088     68.24%     68.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              104034     13.52%     81.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              140322     18.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          769444                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    38      0.29%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.02%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    375      2.82%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    307      2.31%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    279      2.10%      7.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   154      1.16%      8.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  186      1.40%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     10.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  10089     75.97%     86.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1849     13.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2831      0.74%      0.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                308305     80.15%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.01%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1350      0.35%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 276      0.07%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  773      0.20%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  928      0.24%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  987      0.26%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 698      0.18%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                315      0.08%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                54059     14.05%     96.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11468      2.98%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1471      0.38%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1160      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 384678                       # Type of FU issued
system.cpu.iq.rate                           0.471532                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       13280                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034522                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1539806                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            566037                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       356602                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15828                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9940                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6859                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 386566                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8561                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        20430                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2967                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           995                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6559                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   95677                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5593                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              424143                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3589                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 57930                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                13651                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    592                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3927                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1842                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5548                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7390                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                370631                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 53074                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14047                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        65352                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    38634                       # Number of branches executed
system.cpu.iew.exec_stores                      12278                       # Number of stores executed
system.cpu.iew.exec_rate                     0.454314                       # Inst execution rate
system.cpu.iew.wb_sent                         365025                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        363461                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    285261                       # num instructions producing a value
system.cpu.iew.wb_consumers                    443417                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.445525                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.643324                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          143521                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6537                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       756243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.360109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.734081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       600542     79.41%     79.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39072      5.17%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       116629     15.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       756243                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               148970                       # Number of instructions committed
system.cpu.commit.committedOps                 272330                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          48184                       # Number of memory references committed
system.cpu.commit.loads                         37500                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      31895                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6006                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    267557                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  692                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1328      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           218182     80.12%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.01%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1249      0.46%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            132      0.05%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             730      0.27%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             686      0.25%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             858      0.32%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            664      0.24%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           270      0.10%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           36434     13.38%     95.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9671      3.55%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1066      0.39%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1013      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            272330                       # Class of committed instruction
system.cpu.commit.bw_lim_events                116629                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1055465                       # The number of ROB reads
system.cpu.rob.rob_writes                      844916                       # The number of ROB writes
system.cpu.timesIdled                             848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      148970                       # Number of Instructions Simulated
system.cpu.committedOps                        272330                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.476297                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.476297                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.182605                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.182605                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   523045                       # number of integer regfile reads
system.cpu.int_regfile_writes                  309838                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10807                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5221                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    215120                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   145123                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  151821                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.953890                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               49513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.139191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.953890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28796                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         8480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8480                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37276                       # number of overall hits
system.cpu.dcache.overall_hits::total           37276                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22613                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2204                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        24817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        24817                       # number of overall misses
system.cpu.dcache.overall_misses::total         24817                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    950024500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    950024500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73563992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73563992                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1023588492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1023588492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1023588492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1023588492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        51409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        10684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        62093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        62093                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62093                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.439865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.439865                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.206290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.206290                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.399675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.399675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.399675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.399675                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42012.315924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42012.315924                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33377.491833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33377.491833                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41245.456421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41245.456421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41245.456421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41245.456421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.720361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5213                       # number of writebacks
system.cpu.dcache.writebacks::total              5213                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12554                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12585                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10059                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12232                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    341296510                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    341296510                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70914992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70914992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    412211502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    412211502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    412211502                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    412211502                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.195666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.195666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.203388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.203388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.196995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.196995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.196995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.196995                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33929.467144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33929.467144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32634.602853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32634.602853                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33699.436069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33699.436069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33699.436069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33699.436069                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11946                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.959446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.993433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.959446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             41564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            41564                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        27363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27363                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        27363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27363                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        27363                       # number of overall hits
system.cpu.icache.overall_hits::total           27363                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7349                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         7349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7349                       # number of overall misses
system.cpu.icache.overall_misses::total          7349                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    243335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243335000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    243335000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243335000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    243335000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243335000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        34712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        34712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        34712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        34712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        34712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        34712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.211714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.211714                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.211714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.211714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.211714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.211714                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33111.307661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33111.307661                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33111.307661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33111.307661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33111.307661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33111.307661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          376                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6853                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6853                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    220897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    220897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    220897000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220897000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.197425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.197425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.197425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.197425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.197425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.197425                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32233.620312                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32233.620312                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32233.620312                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32233.620312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32233.620312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32233.620312                       # average overall mshr miss latency
system.cpu.icache.replacements                   6836                       # number of replacements
system.l2bus.snoop_filter.tot_requests          37872                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        19057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             4109                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         4107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               16908                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7830                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             21842                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               275                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1906                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1906                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          16909                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        20541                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       438528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1099200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1537728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10890                       # Total snoops (count)
system.l2bus.snoopTraffic                      167488                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29980                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.137425                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.344495                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    25862     86.26%     86.26% # Request fanout histogram
system.l2bus.snoop_fanout::1                     4116     13.73%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                        2      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29980                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             29362000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            17268722                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               4.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            30053702                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               7.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              126.344697                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  24027                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10796                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.225546                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.788209                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    34.715572                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    85.840916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.045220                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271215                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.670632                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.987068                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                34824                       # Number of tag accesses
system.l2cache.tags.data_accesses               34824                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5213                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5213                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          918                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              918                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3244                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4890                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8134                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3244                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5808                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9052                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3244                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5808                       # number of overall hits
system.l2cache.overall_hits::total               9052                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          988                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            988                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3609                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         5166                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8775                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3609                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          6154                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              9763                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3609                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         6154                       # number of overall misses
system.l2cache.overall_misses::total             9763                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     56086000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     56086000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    176120500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    269770000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    445890500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    176120500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    325856000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    501976500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    176120500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    325856000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    501976500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5213                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5213                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1906                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1906                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6853                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10056                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        16909                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6853                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        11962                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           18815                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6853                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        11962                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          18815                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.518363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.518363                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.526631                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.513723                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.518954                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.526631                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.514462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.518894                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.526631                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.514462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.518894                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 56767.206478                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 56767.206478                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 48800.360211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 52220.286489                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 50813.732194                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 48800.360211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 52950.276243                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 51416.214278                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 48800.360211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 52950.276243                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 51416.214278                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2615                       # number of writebacks
system.l2cache.writebacks::total                 2615                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          988                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          988                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3609                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         5166                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8775                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3609                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         6154                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         9763                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3609                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         6154                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         9763                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     54110000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     54110000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    168904500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    259438000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    428342500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    168904500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    313548000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    482452500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    168904500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    313548000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    482452500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.518363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.518363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.526631                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.513723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.518954                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.526631                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.514462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.518894                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.526631                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.514462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.518894                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54767.206478                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54767.206478                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 46800.914381                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 50220.286489                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48813.960114                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 46800.914381                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 50950.276243                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 49416.419133                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 46800.914381                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 50950.276243                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 49416.419133                       # average overall mshr miss latency
system.l2cache.replacements                     10668                       # number of replacements
system.l3bus.snoop_filter.tot_requests          16771                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         9588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops              222                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops          222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                8774                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2584                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5434                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                988                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               988                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           8775                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        26533                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       789248                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                              1010                       # Total snoops (count)
system.l3bus.snoopTraffic                         896                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              10773                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.020607                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.142071                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    10551     97.94%     97.94% # Request fanout histogram
system.l3bus.snoop_fanout::1                      222      2.06%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                10773                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             13525500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            24405000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               6.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1780.036346                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  12332                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3740                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.297326                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks     1.940875                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.inst   447.227300                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1330.868170                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.000474                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.inst     0.109186                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.324919                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.434579                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2730                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1966                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.666504                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                16073                       # Number of tag accesses
system.l3cache.tags.data_accesses               16073                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2570                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2570                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          481                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              481                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2442                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         3105                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         5547                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2442                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            3586                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                6028                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2442                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           3586                       # number of overall hits
system.l3cache.overall_hits::total               6028                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          507                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            507                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1167                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2061                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3228                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1167                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2568                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3735                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1167                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2568                       # number of overall misses
system.l3cache.overall_misses::total             3735                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     34343000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     34343000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     81209000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    142513500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    223722500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     81209000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    176856500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    258065500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     81209000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    176856500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    258065500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2570                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2570                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          988                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          988                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3609                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         5166                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         8775                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3609                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         6154                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            9763                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3609                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         6154                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           9763                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.513158                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.513158                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.323358                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.398955                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.367863                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.323358                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.417290                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.382567                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.323358                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.417290                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.382567                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 67737.672584                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67737.672584                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69587.832048                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69147.743814                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69306.846344                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69587.832048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68869.353583                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69093.842035                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69587.832048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68869.353583                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69093.842035                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             14                       # number of writebacks
system.l3cache.writebacks::total                   14                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          507                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          507                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1167                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2061                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3228                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1167                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2568                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3735                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1167                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2568                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3735                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33329000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33329000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     78877000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    138391500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    217268500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     78877000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    171720500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    250597500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     78877000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    171720500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    250597500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.513158                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.513158                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.323358                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.398955                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.367863                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.323358                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.417290                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.382567                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.323358                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.417290                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.382567                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65737.672584                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 65737.672584                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67589.545844                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67147.743814                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67307.465923                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67589.545844                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66869.353583                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67094.377510                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67589.545844                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66869.353583                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67094.377510                       # average overall mshr miss latency
system.l3cache.replacements                      1010                       # number of replacements
system.membus.snoop_filter.tot_requests          4695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    407901500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict              946                       # Transaction distribution
system.membus.trans_dist::ReadExReq               507                       # Transaction distribution
system.membus.trans_dist::ReadExResp              507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3228                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       239872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       239872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  239872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3735                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2375500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10131500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
