--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_CLK    |    6.971(R)|   -0.287(R)|clk_BUFGP         |   0.000|
DATA_IN<0>  |    6.324(R)|    0.748(R)|clk_BUFGP         |   0.000|
DATA_IN<1>  |    5.787(R)|    0.942(R)|clk_BUFGP         |   0.000|
DATA_IN<2>  |    6.125(R)|    1.157(R)|clk_BUFGP         |   0.000|
DATA_IN<3>  |    6.117(R)|    0.645(R)|clk_BUFGP         |   0.000|
DATA_IN<4>  |    5.476(R)|    0.863(R)|clk_BUFGP         |   0.000|
DATA_IN<5>  |    6.063(R)|    0.942(R)|clk_BUFGP         |   0.000|
DATA_IN<6>  |    5.778(R)|    0.876(R)|clk_BUFGP         |   0.000|
HALL11      |    3.103(R)|   -0.492(R)|clk_BUFGP         |   0.000|
HALL12      |    3.482(R)|   -0.109(R)|clk_BUFGP         |   0.000|
HALL13      |    2.160(R)|    0.614(R)|clk_BUFGP         |   0.000|
HALL14      |    3.003(R)|    0.514(R)|clk_BUFGP         |   0.000|
HALL21      |    1.668(R)|    0.326(R)|clk_BUFGP         |   0.000|
HALL22      |    2.874(R)|   -0.331(R)|clk_BUFGP         |   0.000|
HALL23      |    0.747(R)|    0.878(R)|clk_BUFGP         |   0.000|
HALL24      |    1.927(R)|    0.206(R)|clk_BUFGP         |   0.000|
HALL31      |    1.553(R)|    0.227(R)|clk_BUFGP         |   0.000|
HALL32      |    2.245(R)|   -0.328(R)|clk_BUFGP         |   0.000|
HALL33      |    0.339(R)|    1.204(R)|clk_BUFGP         |   0.000|
HALL34      |    1.022(R)|    0.652(R)|clk_BUFGP         |   0.000|
TXE         |    4.970(R)|   -1.849(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |   10.223(R)|clk_BUFGP         |   0.000|
DATA_OUT<1> |    9.936(R)|clk_BUFGP         |   0.000|
DATA_OUT<2> |   10.817(R)|clk_BUFGP         |   0.000|
DATA_OUT<3> |   10.496(R)|clk_BUFGP         |   0.000|
DATA_OUT<4> |   10.653(R)|clk_BUFGP         |   0.000|
DATA_OUT<5> |   10.241(R)|clk_BUFGP         |   0.000|
DATA_OUT<6> |    9.190(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.652(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    8.412(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.229(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    8.476(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   15.357(R)|clk_BUFGP         |   0.000|
LED<2>      |   16.007(R)|clk_BUFGP         |   0.000|
LED<3>      |   14.631(R)|clk_BUFGP         |   0.000|
M1n1        |   11.952(R)|clk_BUFGP         |   0.000|
M1n2        |   11.443(R)|clk_BUFGP         |   0.000|
M1n3        |   11.196(R)|clk_BUFGP         |   0.000|
M1n4        |   10.313(R)|clk_BUFGP         |   0.000|
M1p1        |   12.098(R)|clk_BUFGP         |   0.000|
M1p2        |   11.194(R)|clk_BUFGP         |   0.000|
M1p3        |   10.458(R)|clk_BUFGP         |   0.000|
M1p4        |   10.069(R)|clk_BUFGP         |   0.000|
M2n1        |   11.538(R)|clk_BUFGP         |   0.000|
M2n2        |   11.601(R)|clk_BUFGP         |   0.000|
M2n3        |   10.236(R)|clk_BUFGP         |   0.000|
M2n4        |   10.968(R)|clk_BUFGP         |   0.000|
M2p1        |   11.825(R)|clk_BUFGP         |   0.000|
M2p2        |   11.618(R)|clk_BUFGP         |   0.000|
M2p3        |   10.100(R)|clk_BUFGP         |   0.000|
M2p4        |    9.822(R)|clk_BUFGP         |   0.000|
M3n1        |   11.620(R)|clk_BUFGP         |   0.000|
M3n2        |   11.731(R)|clk_BUFGP         |   0.000|
M3n3        |   11.019(R)|clk_BUFGP         |   0.000|
M3n4        |   10.361(R)|clk_BUFGP         |   0.000|
M3p1        |   11.858(R)|clk_BUFGP         |   0.000|
M3p2        |   11.676(R)|clk_BUFGP         |   0.000|
M3p3        |    9.751(R)|clk_BUFGP         |   0.000|
M3p4        |   10.457(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.552(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   30.013|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   12.922|
TEST_KEY<0>    |LED<2>         |   13.313|
TEST_KEY<0>    |LED<3>         |   13.039|
TEST_KEY<1>    |LED<1>         |   12.483|
TEST_KEY<1>    |LED<2>         |   12.210|
TEST_KEY<1>    |LED<3>         |   11.938|
---------------+---------------+---------+


Analysis completed Fri Jul 17 16:33:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



