

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_DkHo8W"
Parsing file _cuobjdump_complete_output_DkHo8W
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_69ApAF"
Running: cat _ptx_69ApAF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5n4M2n
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5n4M2n --output-file  /dev/null 2> _ptx_69ApAFinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_69ApAF _ptx2_5n4M2n _ptx_69ApAFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:55:29 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=119696 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:55:30 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=153016 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:55:31 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=181260 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=183338 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f1e33b8fbb0 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=182844 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:55:35 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(133,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (765,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(766,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(167,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (799,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(800,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (831,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(832,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (849,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (849,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(850,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(851,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (853,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(854,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(144,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (933,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(934,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (963,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(964,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1649936 (ipc=732.2) sim_rate=206242 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1011,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1012,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1025,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1026,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(162,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1042,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1042,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1043,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1044,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1051,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1068,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1069,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1069,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1087,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1090,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1090,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1108,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1130,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(234,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1158,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1168,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1168,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1187,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1190,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1199,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1199,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1214,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1221,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1221,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1241,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1245,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1251,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1255,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1259,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1270,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1272,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1291,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1304,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1304,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1304,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1306,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1311,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1318,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1320,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1325,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1333,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1333,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1361,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1374,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1408,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1414,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1417,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1427,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835087 (ipc=611.6) sim_rate=203898 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3183,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9948  inst.: 1836154 (ipc=229.6) sim_rate=183615 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4459,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5459,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5928,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=183675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 99, Miss_rate = 0.298, Pending_hits = 189, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 109, Miss_rate = 0.304, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 95, Miss_rate = 0.291, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 97, Miss_rate = 0.284, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 2991
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1091
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8112	W0_Idle:49394	W0_Scoreboard:55919	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8728 {8:1091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148376 {136:1091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:489 	38 	84 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	683 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1329 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	758 	335 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3638      5929      4056         0         0         0      4824      2621      3647      2468      3189      1787      1779      1753      3372 
dram[1]:      1197         0         0         0      4206      3007         0      2342       925         0      1653       916      1797      1766      2543      3990 
dram[2]:         0      4903      4047      3113         0      2856         0      5441         0      4325       947       925      1787      2321      2132      3871 
dram[3]:      1385      3299      2312      5122         0      4724      2624      3240      4504      4540       963       938      1800      1880      2382      2513 
dram[4]:      3407      3916         0         0         0      5522      2849         0      4971      2841      1272      2575      1763      1785      3182      2506 
dram[5]:      1374      2441      2232      1710      2716      1460      3707      1472      3822      3515       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       127       393       421       442       411       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       418       372       418       268       373
dram[2]:     none         126       126       160    none         176    none         126    none         151       420       439       404       427       411       268
dram[3]:        268       126       124       160    none         197       126       124       128       268       431       460       420       403       261       260
dram[4]:        126       197    none      none      none         160       127    none         176       126       695       367       398       416       295       309
dram[5]:        268       147       126       268       124       268       126       268       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       263       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       252         0       268         0       252         0       277       288       278       291       278       268       268
dram[3]:        268       252       252       252         0       252       252       252       256       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       263         0       268       252       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       252       268       252       252       280       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1493 dram_eff=0.3001
bk0: 8a 15691i bk1: 2a 15766i bk2: 4a 15754i bk3: 2a 15769i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15734i bk9: 4a 15743i bk10: 42a 15642i bk11: 46a 15575i bk12: 46a 15670i bk13: 44a 15615i bk14: 6a 15766i bk15: 4a 15770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0266557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1277 dram_eff=0.3352
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1500 dram_eff=0.2907
bk0: 0a 15793i bk1: 2a 15773i bk2: 2a 15772i bk3: 4a 15756i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15793i bk7: 2a 15772i bk8: 0a 15797i bk9: 12a 15669i bk10: 40a 15680i bk11: 44a 15642i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0122831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1429 dram_eff=0.3191
bk0: 2a 15775i bk1: 2a 15771i bk2: 4a 15755i bk3: 4a 15756i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15772i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f1e2c4e14d0 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1452 dram_eff=0.3292
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15794i bk5: 4a 15761i bk6: 4a 15746i bk7: 0a 15799i bk8: 4a 15750i bk9: 2a 15776i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15654i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0298215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1408 dram_eff=0.3224
bk0: 2a 15772i bk1: 6a 15738i bk2: 2a 15768i bk3: 2a 15774i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15768i bk7: 2a 15780i bk8: 2a 15775i bk9: 2a 15776i bk10: 46a 15635i bk11: 44a 15588i bk12: 44a 15665i bk13: 42a 15640i bk14: 8a 15714i bk15: 8a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0241864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141, Miss = 55, Miss_rate = 0.390, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 51, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 101, Miss = 53, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1340
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4828
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5926
icnt_total_pkts_simt_to_mem=1526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78293
	minimum = 6
	maximum = 32
Network latency average = 8.36828
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.12199
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00915771
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.00915771
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.024519
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.024519
	minimum = 0.00814224 (at node 19)
	maximum = 0.0440346 (at node 9)
Injected packet length average = 2.67742
Accepted packet length average = 2.67742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48375 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.00377 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.77106 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00829003 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00829003 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230568 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230568 (2 samples)
	minimum = 0.00760172 (2 samples)
	maximum = 0.0442096 (2 samples)
Injected packet size average = 2.78127 (2 samples)
Accepted packet size average = 2.78127 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 183675 (inst/sec)
gpgpu_simulation_rate = 1196 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(38,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (337,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (337,11966), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(338,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(339,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (343,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(344,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (344,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (344,11966), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(345,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(346,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (346,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (346,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(347,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(348,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (348,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (348,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(349,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(350,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (351,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(352,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(352,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(353,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (353,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(354,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (354,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(355,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (397,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (416,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(417,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (420,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(421,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (429,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (429,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(430,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(430,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (430,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(431,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (434,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(435,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (444,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(445,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(446,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (454,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(455,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (461,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(462,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (462,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(463,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (463,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (463,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(464,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (496,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(497,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (497,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(498,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2211129 (ipc=748.8) sim_rate=184260 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (506,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(507,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (511,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(512,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (513,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(514,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(131,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (533,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (533,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (533,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(534,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(534,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(535,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (537,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(538,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (538,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(539,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (553,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(554,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (561,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(562,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (604,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(605,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (641,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(642,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (653,11966), 5 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(161,0,0) tid=(169,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(654,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (689,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(690,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (719,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(720,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (726,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(727,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (737,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(738,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (749,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(750,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (754,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(755,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(757,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (759,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (759,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(760,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(760,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (763,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (763,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(764,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(765,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(767,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (769,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(770,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (775,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(776,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (788,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(789,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(121,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (796,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (796,11966), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(797,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(798,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (805,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (805,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(806,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(806,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (807,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(808,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (808,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(809,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(811,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (814,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (814,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(815,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(816,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (816,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(817,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(824,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (825,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (825,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(826,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(827,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (828,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(829,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (829,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(830,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (830,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(831,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(832,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (832,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(833,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (837,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (837,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(838,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(839,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (861,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (861,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(862,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(862,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (867,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (867,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(868,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(868,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (869,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(870,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (880,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(881,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (884,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(885,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (889,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(890,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (890,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(891,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (897,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(898,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (902,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(903,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (903,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(904,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (912,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(913,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(209,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (921,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(922,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (923,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(924,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (924,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(925,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (933,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(934,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (940,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(941,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (943,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(944,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (950,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(951,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (953,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(954,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (963,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(964,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (970,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (970,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(971,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(971,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (982,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(983,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (991,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(992,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2565583 (ipc=728.8) sim_rate=197352 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1012,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1017,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1018,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1030,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1031,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1032,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1033,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1043,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1044,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1050,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1051,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1052,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1052,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1053,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1053,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1053,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1054,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1055,11966), 5 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(228,0,0) tid=(51,0,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1056,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1056,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1057,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1062,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1063,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1065,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1066,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1072,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1073,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1073,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1074,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1083,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1084,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1088,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1089,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1089,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1090,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1091,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1127,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1128,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1142,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1143,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1166,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1166,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1172,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1174,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1179,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1180,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1187,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(223,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1199,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1200,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1211,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1218,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1219,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1221,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1223,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1224,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1225,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1229,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1234,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1237,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1242,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1245,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1248,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1249,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1253,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1266,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1268,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1280,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1292,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1298,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1310,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1319,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1325,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1339,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1348,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1356,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1363,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1364,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1373,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1374,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1385,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1390,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1395,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1426,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1451,11966), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753576 (ipc=611.2) sim_rate=196684 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2609,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2663,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2786,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2999,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 14966  inst.: 2757668 (ipc=307.0) sim_rate=183844 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3202,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3266,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3270,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3453,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3463,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3648,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3660,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3684,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3797,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3908,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4068,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4118,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4163,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4304,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4327,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4409,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4510,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4518,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4559,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4610,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4694,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4728,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4867,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4945,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4960,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4963,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5193,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5305,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5362,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5416,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5472,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5691,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5747,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5813,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17966  inst.: 2763414 (ipc=154.4) sim_rate=172713 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6001,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6038,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6090,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6569,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6693,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6694
gpu_sim_insn = 926846
gpu_ipc =     138.4592
gpu_tot_sim_cycle = 18660
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     148.1028
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 478
gpu_total_sim_rate=172724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 652, Miss = 210, Miss_rate = 0.322, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[1]: Access = 764, Miss = 266, Miss_rate = 0.348, Pending_hits = 243, Reservation_fails = 0
	L1D_cache_core[2]: Access = 750, Miss = 268, Miss_rate = 0.357, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[3]: Access = 600, Miss = 191, Miss_rate = 0.318, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[4]: Access = 640, Miss = 214, Miss_rate = 0.334, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[5]: Access = 536, Miss = 159, Miss_rate = 0.297, Pending_hits = 265, Reservation_fails = 0
	L1D_cache_core[6]: Access = 416, Miss = 86, Miss_rate = 0.207, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 250, Miss_rate = 0.344, Pending_hits = 250, Reservation_fails = 0
	L1D_cache_core[8]: Access = 492, Miss = 128, Miss_rate = 0.260, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[9]: Access = 788, Miss = 288, Miss_rate = 0.365, Pending_hits = 273, Reservation_fails = 0
	L1D_cache_core[10]: Access = 566, Miss = 175, Miss_rate = 0.309, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[11]: Access = 664, Miss = 221, Miss_rate = 0.333, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[12]: Access = 530, Miss = 159, Miss_rate = 0.300, Pending_hits = 264, Reservation_fails = 51
	L1D_cache_core[13]: Access = 524, Miss = 151, Miss_rate = 0.288, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[14]: Access = 648, Miss = 209, Miss_rate = 0.323, Pending_hits = 273, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2975
	L1D_total_cache_miss_rate = 0.3200
	L1D_total_cache_pending_hits = 3950
	L1D_total_cache_reservation_fails = 51
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 337, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 105, 105, 105, 120, 430, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1888
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8964	W0_Idle:79177	W0_Scoreboard:136089	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15104 {8:1888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 256768 {136:1888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 191 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18659 
mrq_lat_table:1189 	44 	100 	137 	62 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2070 	1000 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3110 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1463 	427 	13 	0 	0 	0 	0 	2 	9 	35 	914 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         6         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3638      5929      4056      2260      2786      1529      4824      2621      3647      2468      3189      1787      1779      1753      3372 
dram[1]:      2314      2772      1369      3482      4206      3007      2156      2342       984      3444      1653      2815      1797      1766      2543      3990 
dram[2]:       994      4903      4047      3113      2768      2856      2640      5441      2604      4325      2922       925      1956      2321      2132      3871 
dram[3]:      1802      3299      2312      5122      1966      4724      2624      3240      4504      4540      2156       938      1800      2088      2382      2513 
dram[4]:      3407      3916      3101      1394       906      5522      2849      1462      4971      2841      1272      4406      1763      1785      3182      2506 
dram[5]:      1374      2441      2232      1710      2716      1460      3707      1510      3822      3515       940       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 15.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.500000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.750000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/262 = 5.858778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         5         1         8         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         9         7         3         6         4         5         7         7         5         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 60/46 = 1.30
average mf latency per bank:
dram[0]:        410       148       168       184       124       139       156       184       155       173       456       478       657       606       361       326
dram[1]:        113       124       154       129       165       138       124       197       187       124       445       499       574       585       326       477
dram[2]:        147       158       148       176       177       180       125       182       137       191       460       581       613       644       310       349
dram[3]:        189       141       174       175       184       187       143       184       172       132       482       547       576       528       365       330
dram[4]:        145       188       128       156       155       167       155       137       197       154      2357       437       546       613       471       344
dram[5]:        154       192       170       187       178       141       167       145       134       168       498       560       560       590       431       315
maximum mf latency per bank:
dram[0]:        283       277       282       280       256       257       268       288       268       277       283       287       281       291       273       277
dram[1]:        277       254       270       258       300       251       252       284       277       260       287       292       305       316       268       277
dram[2]:        278       277       281       277       268       277       259       279       264       285       288       278       291       278       268       268
dram[3]:        281       252       280       277       273       281       261       277       282       275       281       301       284       308       272       268
dram[4]:        266       279       266       278       282       277       263       284       288       274       278       286       291       301       282       278
dram[5]:        268       277       280       286       277       268       258       277       252       277       280       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24101 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03752
n_activity=3709 dram_eff=0.2491
bk0: 18a 24439i bk1: 14a 24482i bk2: 16a 24414i bk3: 10a 24470i bk4: 12a 24503i bk5: 10a 24506i bk6: 10a 24532i bk7: 10a 24514i bk8: 14a 24465i bk9: 12a 24472i bk10: 46a 24444i bk11: 56a 24276i bk12: 54a 24488i bk13: 48a 24444i bk14: 34a 24530i bk15: 40a 24477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0311828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24106 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03711
n_activity=3570 dram_eff=0.256
bk0: 10a 24510i bk1: 6a 24565i bk2: 10a 24512i bk3: 2a 24595i bk4: 14a 24448i bk5: 10a 24552i bk6: 10a 24550i bk7: 32a 24203i bk8: 20a 24438i bk9: 14a 24495i bk10: 50a 24353i bk11: 50a 24348i bk12: 64a 24382i bk13: 56a 24347i bk14: 26a 24551i bk15: 28a 24489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.035649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24121 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03573
n_activity=3601 dram_eff=0.2444
bk0: 8a 24550i bk1: 8a 24530i bk2: 14a 24473i bk3: 16a 24477i bk4: 4a 24581i bk5: 14a 24475i bk6: 6a 24570i bk7: 16a 24434i bk8: 12a 24471i bk9: 32a 24265i bk10: 44a 24454i bk11: 46a 24445i bk12: 56a 24398i bk13: 50a 24408i bk14: 28a 24550i bk15: 32a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0233465
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24123 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03492
n_activity=3589 dram_eff=0.2396
bk0: 16a 24408i bk1: 8a 24560i bk2: 10a 24512i bk3: 10a 24507i bk4: 6a 24552i bk5: 6a 24542i bk6: 8a 24551i bk7: 12a 24488i bk8: 20a 24421i bk9: 20a 24442i bk10: 50a 24393i bk11: 50a 24313i bk12: 54a 24474i bk13: 60a 24281i bk14: 30a 24532i bk15: 24a 24564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0260262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24067 n_act=49 n_pre=33 n_req=268 n_rd=424 n_write=56 bw_util=0.03898
n_activity=3812 dram_eff=0.2518
bk0: 14a 24485i bk1: 12a 24451i bk2: 4a 24579i bk3: 16a 24473i bk4: 18a 24439i bk5: 20a 24376i bk6: 10a 24519i bk7: 14a 24474i bk8: 12a 24466i bk9: 10a 24499i bk10: 52a 24388i bk11: 52a 24335i bk12: 58a 24321i bk13: 54a 24323i bk14: 40a 24471i bk15: 38a 24471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0369077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24629 n_nop=24087 n_act=43 n_pre=27 n_req=266 n_rd=412 n_write=60 bw_util=0.03833
n_activity=3640 dram_eff=0.2593
bk0: 12a 24508i bk1: 20a 24406i bk2: 20a 24404i bk3: 14a 24458i bk4: 16a 24411i bk5: 10a 24523i bk6: 10a 24518i bk7: 18a 24421i bk8: 14a 24521i bk9: 10a 24512i bk10: 50a 24399i bk11: 44a 24424i bk12: 52a 24460i bk13: 50a 24412i bk14: 34a 24474i bk15: 38a 24472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0321166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 102, Miss_rate = 0.370, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 226, Miss = 100, Miss_rate = 0.442, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 253, Miss = 102, Miss_rate = 0.403, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 228, Miss = 99, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 250, Miss = 107, Miss_rate = 0.428, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 213, Miss = 97, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 95, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 594, Miss = 104, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 234, Miss = 104, Miss_rate = 0.444, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 218, Miss = 102, Miss_rate = 0.468, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3128
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3855
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10942
icnt_total_pkts_simt_to_mem=4295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.6868
	minimum = 6
	maximum = 27
Network latency average = 7.57019
	minimum = 6
	maximum = 24
Slowest packet = 2948
Flit latency average = 6.53847
	minimum = 6
	maximum = 20
Slowest flit = 8039
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0197855
	minimum = 0.00328653 (at node 6)
	maximum = 0.0645354 (at node 23)
Accepted packet rate average = 0.0197855
	minimum = 0.00328653 (at node 6)
	maximum = 0.0645354 (at node 23)
Injected flit rate average = 0.0430734
	minimum = 0.00328653 (at node 6)
	maximum = 0.112937 (at node 23)
Accepted flit rate average= 0.0430734
	minimum = 0.0164326 (at node 6)
	maximum = 0.11697 (at node 23)
Injected packet length average = 2.17701
Accepted packet length average = 2.17701
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88476 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32 (3 samples)
Network latency average = 8.52591 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Flit latency average = 7.3602 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0121219 (3 samples)
	minimum = 0.00471863 (3 samples)
	maximum = 0.0316983 (3 samples)
Accepted packet rate average = 0.0121219 (3 samples)
	minimum = 0.00471863 (3 samples)
	maximum = 0.0316983 (3 samples)
Injected flit rate average = 0.029729 (3 samples)
	minimum = 0.00471863 (3 samples)
	maximum = 0.073817 (3 samples)
Accepted flit rate average = 0.029729 (3 samples)
	minimum = 0.0105454 (3 samples)
	maximum = 0.0684632 (3 samples)
Injected packet size average = 2.45251 (3 samples)
Accepted packet size average = 2.45251 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 172724 (inst/sec)
gpgpu_simulation_rate = 1166 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18660)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18660)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18660)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18660)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18660)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18660)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18660)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(14,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(63,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (386,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(387,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (392,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(393,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (395,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(396,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (396,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(397,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (408,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(409,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (419,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(420,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (420,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (420,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(421,18660)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(421,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (430,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (433,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(434,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (446,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(447,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (447,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(448,18660)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (464,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(465,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (467,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(468,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (472,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(473,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (482,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(483,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (483,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(484,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (495,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(496,18660)
GPGPU-Sim uArch: cycles simulated: 19160  inst.: 3102383 (ipc=677.6) sim_rate=182493 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (507,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(508,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (513,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(514,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (514,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(515,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (527,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (527,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(528,18660)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(528,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (530,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(531,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (531,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(532,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (532,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(533,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (536,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(537,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (543,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(544,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (553,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(554,18660)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(114,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (642,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(643,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (664,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(665,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (672,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(673,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (679,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(680,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (681,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(682,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (690,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (690,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(691,18660)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(691,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (703,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(704,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (802,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(803,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (822,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(823,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (834,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(835,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (878,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(879,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (933,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(934,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (936,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(937,18660)
GPGPU-Sim uArch: cycles simulated: 19660  inst.: 3244194 (ipc=480.6) sim_rate=180233 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1078,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1079,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1222,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1223,18660)
GPGPU-Sim uArch: cycles simulated: 20160  inst.: 3261386 (ipc=331.9) sim_rate=171651 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:55:47 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(73,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2262,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2263,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2428,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2429,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2643,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2644,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2764,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2765,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2915,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2916,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2993,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2994,18660)
GPGPU-Sim uArch: cycles simulated: 21660  inst.: 3289517 (ipc=175.3) sim_rate=164475 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3012,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3013,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3061,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3062,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3096,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3097,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3124,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3125,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3201,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3202,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3275,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3276,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3336,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3337,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3369,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3370,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3375,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3376,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3377,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3378,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3436,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3437,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3452,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3453,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3572,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3573,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3575,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3576,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3581,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3582,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3739,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3740,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3789,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3790,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3806,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3807,18660)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(110,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3920,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3921,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3932,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3933,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3934,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3935,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3942,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3943,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4143,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4144,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4185,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4186,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4271,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4272,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4297,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4298,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4361,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4362,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4377,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4378,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4472,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4473,18660)
GPGPU-Sim uArch: cycles simulated: 23160  inst.: 3400543 (ipc=141.5) sim_rate=161930 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4533,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4534,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4542,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4543,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4617,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4618,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4665,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4666,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4725,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4726,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4726,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4727,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4743,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4744,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4769,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4770,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4809,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4810,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4840,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4841,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4847,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4848,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4884,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4885,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4915,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4916,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4920,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4921,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4941,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4942,18660)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5040,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5041,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5041,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5042,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5061,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5062,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5167,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5168,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5202,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5203,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5274,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5275,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5442,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5443,18660)
GPGPU-Sim uArch: cycles simulated: 24160  inst.: 3488059 (ipc=131.7) sim_rate=158548 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5631,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5632,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5655,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5656,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5657,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5658,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5695,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5696,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5727,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5728,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5814,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5815,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5894,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5895,18660)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6009,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6010,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6035,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6036,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6080,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6081,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6088,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6089,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6147,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6148,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6361,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6362,18660)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6379,18660), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6380,18660)
GPGPU-Sim uArch: cycles simulated: 25160  inst.: 3542905 (ipc=119.9) sim_rate=154039 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:55:51 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(183,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6609,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6610,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6697,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6698,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6801,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6802,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6810,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6811,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6914,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6915,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6952,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6953,18660)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7057,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7058,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7065,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7066,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7150,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7151,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7243,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7244,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7332,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7333,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7394,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7395,18660)
GPGPU-Sim uArch: cycles simulated: 26160  inst.: 3589825 (ipc=110.2) sim_rate=149576 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7612,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7613,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7638,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7639,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7897,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7898,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8244,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8245,18660)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8450,18660), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8451,18660)
GPGPU-Sim uArch: cycles simulated: 27160  inst.: 3617975 (ipc=100.5) sim_rate=144719 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8929,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8930,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9315,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9316,18660)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9752,18660), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9753,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9860,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9861,18660)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(229,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9962,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9963,18660)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9999,18660), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10000,18660)
GPGPU-Sim uArch: cycles simulated: 28660  inst.: 3642347 (ipc=87.9) sim_rate=140090 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10246,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10247,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10596,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10597,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10615,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10616,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10624,18660), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10625,18660)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10650,18660), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10651,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10811,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10812,18660)
GPGPU-Sim uArch: cycles simulated: 29660  inst.: 3671536 (ipc=82.5) sim_rate=135982 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11925,18660), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(11926,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11997,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11998,18660)
GPGPU-Sim uArch: cycles simulated: 30660  inst.: 3688341 (ipc=77.1) sim_rate=131726 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12194,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12195,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12224,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12225,18660)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12724,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12725,18660)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12742,18660), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12743,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12747,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12748,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12929,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12930,18660)
GPGPU-Sim uArch: cycles simulated: 31660  inst.: 3714747 (ipc=73.2) sim_rate=128094 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13004,18660), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13005,18660)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13030,18660), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13031,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13175,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13176,18660)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13198,18660), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13199,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13216,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13217,18660)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(248,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13557,18660), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13558,18660)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13999,18660), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14000,18660)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14133,18660), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14134,18660)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14336,18660), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14337,18660)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14351,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14423,18660), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33160  inst.: 3761123 (ipc=68.8) sim_rate=125370 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14821,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15008,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15091,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15484,18660), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34160  inst.: 3771738 (ipc=65.0) sim_rate=121668 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15736,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15755,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15953,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16088,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16094,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16101,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16348,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16691,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16782,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16900,18660), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35660  inst.: 3783540 (ipc=60.0) sim_rate=118235 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17146,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17314,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17758,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17805,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17827,18660), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36660  inst.: 3790999 (ipc=57.1) sim_rate=114878 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18177,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18268,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18346,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18368,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18407,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18570,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18603,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18609,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18702,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18745,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18851,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18970,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18980,18660), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 38160  inst.: 3801574 (ipc=53.2) sim_rate=111811 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19508,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19624,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19629,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20219,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20271,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20287,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20467,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20780,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20899,18660), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21107,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21314,18660), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21487,18660), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 40160  inst.: 3816055 (ipc=49.0) sim_rate=109030 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21924,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21973,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22015,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22032,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22110,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22134,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22181,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22518,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22574,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22592,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22722,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22746,18660), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41660  inst.: 3826520 (ipc=46.2) sim_rate=106292 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23120,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23147,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23329,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23472,18660), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(244,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23703,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23869,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24040,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24171,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24315,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24343,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24349,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24464,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24553,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24628,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24702,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24750,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24754,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24935,18660), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25103,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25173,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25414,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25416,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25724,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25797,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 44660  inst.: 3840707 (ipc=41.4) sim_rate=103802 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26129,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26265,18660), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26311,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26562,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26832,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27244,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27303,18660), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28265,18660), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 28266
gpu_sim_insn = 1078627
gpu_ipc =      38.1599
gpu_tot_sim_cycle = 46926
gpu_tot_sim_insn = 3842225
gpu_tot_ipc =      81.8784
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8136
gpu_stall_icnt2sh    = 23780
gpu_total_sim_rate=103843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149815
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 4083, Miss = 2336, Miss_rate = 0.572, Pending_hits = 490, Reservation_fails = 11674
	L1D_cache_core[1]: Access = 3367, Miss = 1856, Miss_rate = 0.551, Pending_hits = 414, Reservation_fails = 10546
	L1D_cache_core[2]: Access = 3762, Miss = 2005, Miss_rate = 0.533, Pending_hits = 468, Reservation_fails = 10678
	L1D_cache_core[3]: Access = 3507, Miss = 1949, Miss_rate = 0.556, Pending_hits = 465, Reservation_fails = 11426
	L1D_cache_core[4]: Access = 3762, Miss = 2128, Miss_rate = 0.566, Pending_hits = 459, Reservation_fails = 12462
	L1D_cache_core[5]: Access = 3340, Miss = 1762, Miss_rate = 0.528, Pending_hits = 405, Reservation_fails = 10733
	L1D_cache_core[6]: Access = 3823, Miss = 2130, Miss_rate = 0.557, Pending_hits = 461, Reservation_fails = 13374
	L1D_cache_core[7]: Access = 3227, Miss = 1702, Miss_rate = 0.527, Pending_hits = 404, Reservation_fails = 9974
	L1D_cache_core[8]: Access = 3421, Miss = 1798, Miss_rate = 0.526, Pending_hits = 398, Reservation_fails = 9696
	L1D_cache_core[9]: Access = 3733, Miss = 2098, Miss_rate = 0.562, Pending_hits = 461, Reservation_fails = 13568
	L1D_cache_core[10]: Access = 2700, Miss = 1418, Miss_rate = 0.525, Pending_hits = 388, Reservation_fails = 8627
	L1D_cache_core[11]: Access = 3586, Miss = 1914, Miss_rate = 0.534, Pending_hits = 416, Reservation_fails = 9283
	L1D_cache_core[12]: Access = 3816, Miss = 2129, Miss_rate = 0.558, Pending_hits = 452, Reservation_fails = 12546
	L1D_cache_core[13]: Access = 4303, Miss = 2489, Miss_rate = 0.578, Pending_hits = 502, Reservation_fails = 12109
	L1D_cache_core[14]: Access = 2802, Miss = 1445, Miss_rate = 0.516, Pending_hits = 402, Reservation_fails = 5305
	L1D_total_cache_accesses = 53232
	L1D_total_cache_misses = 29159
	L1D_total_cache_miss_rate = 0.5478
	L1D_total_cache_pending_hits = 6585
	L1D_total_cache_reservation_fails = 162001
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27206
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 105112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26726
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56889
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148817
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
350, 507, 180, 180, 180, 180, 378, 389, 759, 195, 195, 580, 195, 410, 550, 617, 165, 363, 165, 165, 165, 279, 520, 391, 746, 645, 251, 363, 363, 531, 307, 464, 585, 507, 686, 686, 490, 376, 714, 432, 236, 460, 150, 150, 150, 675, 432, 247, 
gpgpu_n_tot_thrd_icount = 8498304
gpgpu_n_tot_w_icount = 265572
gpgpu_n_stall_shd_mem = 171264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12993
gpgpu_n_mem_write_global = 16656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293132
gpgpu_n_store_insn = 18182
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537911
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 167853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:255354	W0_Idle:100241	W0_Scoreboard:441397	W1:113066	W2:22621	W3:6150	W4:661	W5:194	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103944 {8:12993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 666336 {40:16655,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1767048 {136:12993,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133248 {8:16656,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 95 
maxdqlatency = 0 
maxmflatency = 831 
averagemflatency = 299 
max_icnt2mem_latency = 649 
max_icnt2sh_latency = 46925 
mrq_lat_table:5054 	160 	233 	633 	436 	87 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11426 	16468 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7877 	1464 	1988 	5577 	8210 	4587 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5579 	5246 	2107 	76 	0 	0 	0 	2 	9 	35 	914 	8857 	6839 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        19        18        24        16        20        24        31        26        20        22        27        24        17        17 
dram[1]:        14        16        25        14        22        18        22        18        16        20        20        22        25        23        16        13 
dram[2]:        18        22        18        16        16        16        20        14        22        18        20        22        22        22        14        16 
dram[3]:        19        14        16        16        18        22        25        18        26        18        20        22        27        20        15        12 
dram[4]:        14        16        16        20        12        14        12        17        22        25        22        22        22        23        11        15 
dram[5]:         8        11        12        24        20        22        22        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2872      3638      5929      8323      3363      3969      3627      4824      9525      5306      6052      8041      4896      5156      3691      3372 
dram[1]:      6485      3238      4700      3482      7363      4918      4066      4755      6441      4004      7131      4468      3637      5714      5990      3990 
dram[2]:      3518      8040      4047      6123      4854      8494      4184      5441      4044      8610      6039      4631      7985      3547      4452      6296 
dram[3]:      1802      3299      3949      5328      3210      5310      4178      5847      4907      4540      6513      5451      3924      2436      3482      3421 
dram[4]:      3617     12007      3289      8284      3968      5764      5071      5460      6296      5966      6056      7300      2646      1785      4097      2660 
dram[5]:      2744      2441      4175      4130      5099      4739      3707      7335      4218      3515      4090      6778      3429      1797      6974      3975 
average row accesses per activate:
dram[0]:  6.090909  3.823529  5.000000  4.611111  4.210526  4.150000  3.346154  3.461539  4.000000  3.727273  5.222222  3.933333  6.285714  6.285714  4.222222  4.272727 
dram[1]:  4.187500  5.500000  5.846154  3.619048  4.944445  3.608696  3.521739  3.250000  3.680000  4.368421  4.285714  3.625000  5.428571  5.428571  4.777778  4.181818 
dram[2]:  5.066667  6.090909  3.521739  3.416667  3.260870  3.160000  3.625000  3.695652  4.631579  4.181818  5.090909  4.153846  3.461539  4.272727  4.400000  6.000000 
dram[3]:  3.681818  3.888889  4.095238  4.200000  8.250000  4.450000  7.000000  4.190476  3.958333  2.911765  4.692307  4.000000  5.285714  3.142857  3.750000  5.857143 
dram[4]:  5.769231  3.115385  8.000000  3.416667  3.416667  4.470588  4.578948  7.500000  4.571429  3.750000  3.882353  4.727273  3.000000  3.461539  4.555555  4.500000 
dram[5]:  4.222222  3.950000  4.200000  4.937500  4.277778  3.904762  3.958333  5.800000  4.190476  2.935484  4.266667  3.846154  4.333333  4.200000  4.777778  3.666667 
average row locality = 6609/1588 = 4.161839
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        45        53        51        53        56        61        54        51        38        51        44        44        38        47 
dram[1]:        39        38        44        46        57        53        51        61        60        56        48        48        38        38        43        46 
dram[2]:        43        36        51        52        46        51        52        56        55        60        44        47        45        46        44        42 
dram[3]:        47        40        55        53        37        57        53        54        64        69        50        47        37        44        45        41 
dram[4]:        43        51        42        52        54        47        58        45        64        58        55        42        45        45        41        36 
dram[5]:        46        50        52        50        48        50        65        55        58        61        53        42        39        42        43        44 
total reads: 4668
bank skew: 69/36 = 1.92
chip skew: 798/763 = 1.05
number of total write accesses:
dram[0]:        28        27        30        30        29        30        31        29        30        31         9         8         0         0         0         0 
dram[1]:        28        28        32        30        32        30        30        30        32        27        12        10         0         0         0         0 
dram[2]:        33        31        30        30        29        28        35        29        33        32        12         7         0         1         0         0 
dram[3]:        34        30        31        31        29        32        31        34        31        30        11         9         0         0         0         0 
dram[4]:        32        30        30        30        28        29        29        30        32        32        11        10         0         0         0         0 
dram[5]:        30        29        32        29        29        32        30        32        30        30        11         8         0         0         0         0 
total reads: 1941
min_bank_accesses = 0!
chip skew: 333/312 = 1.07
average mf latency per bank:
dram[0]:        496       497       561       559       555       628       571       720       815       782      1780      1798      2710      3013      3216      2625
dram[1]:        479       416       481       542       601       514       608       674       688       722      1548      1761      3660      3232      2426      2720
dram[2]:        521       506       486       581       535       486       728       646       767       768      1763      1641      2914      3199      2378      2963
dram[3]:        474       415       525       549       458       532       692       537       690       756      1538      1809      3374      2632      2623      2771
dram[4]:        624       585       690       545       772       495       929       594      1012       693     26573      1757      3719      2752      4081      3076
dram[5]:        456       540       558       530       505       499       813       667       773       746      1562      1903      3137      3160      3034      2653
maximum mf latency per bank:
dram[0]:        662       647       660       673       667       694       673       658       679       689       641       642       666       701       674       602
dram[1]:        614       683       661       631       598       564       610       607       650       623       658       588       595       682       660       597
dram[2]:        644       556       593       617       583       627       662       643       667       679       643       608       685       695       617       729
dram[3]:        671       581       612       593       637       704       657       665       642       608       707       655       628       596       631       619
dram[4]:        753       611       806       548       783       665       758       592       831       590       801       723       706       617       709       633
dram[5]:        628       752       626       567       624       653       724       698       739       642       654       629       578       673       583       615

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59611 n_act=253 n_pre=237 n_req=1075 n_rd=1526 n_write=312 bw_util=0.05935
n_activity=15372 dram_eff=0.2391
bk0: 78a 61096i bk1: 76a 60999i bk2: 90a 60984i bk3: 106a 60726i bk4: 102a 60732i bk5: 106a 60672i bk6: 112a 60465i bk7: 122a 60496i bk8: 108a 60637i bk9: 102a 60716i bk10: 76a 61353i bk11: 102a 61124i bk12: 88a 61524i bk13: 88a 61489i bk14: 76a 61497i bk15: 94a 61419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0826458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59578 n_act=262 n_pre=246 n_req=1087 n_rd=1532 n_write=321 bw_util=0.05983
n_activity=15933 dram_eff=0.2326
bk0: 78a 61026i bk1: 76a 61110i bk2: 88a 60980i bk3: 92a 60743i bk4: 114a 60675i bk5: 106a 60681i bk6: 102a 60624i bk7: 122a 60447i bk8: 120a 60571i bk9: 112a 60778i bk10: 96a 61147i bk11: 96a 61069i bk12: 76a 61533i bk13: 76a 61502i bk14: 86a 61452i bk15: 92a 61399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0743312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59537 n_act=274 n_pre=258 n_req=1100 n_rd=1540 n_write=330 bw_util=0.06038
n_activity=16331 dram_eff=0.229
bk0: 86a 60803i bk1: 72a 61110i bk2: 102a 60789i bk3: 104a 60685i bk4: 92a 60642i bk5: 102a 60581i bk6: 104a 60466i bk7: 112a 60642i bk8: 110a 60653i bk9: 120a 60618i bk10: 88a 61269i bk11: 94a 61245i bk12: 90a 61402i bk13: 92a 61346i bk14: 88a 61450i bk15: 84a 61525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.076204
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59502 n_act=267 n_pre=251 n_req=1126 n_rd=1586 n_write=333 bw_util=0.06196
n_activity=16641 dram_eff=0.2306
bk0: 94a 60711i bk1: 80a 60918i bk2: 110a 60736i bk3: 106a 60703i bk4: 74a 61021i bk5: 114a 60559i bk6: 106a 60918i bk7: 108a 60624i bk8: 128a 60552i bk9: 138a 60395i bk10: 100a 61209i bk11: 94a 61132i bk12: 74a 61517i bk13: 88a 61332i bk14: 90a 61408i bk15: 82a 61535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0830656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59556 n_act=260 n_pre=244 n_req=1101 n_rd=1556 n_write=323 bw_util=0.06067
n_activity=16367 dram_eff=0.2296
bk0: 86a 60921i bk1: 102a 60629i bk2: 84a 61091i bk3: 104a 60720i bk4: 108a 60668i bk5: 94a 60840i bk6: 116a 60687i bk7: 90a 60903i bk8: 128a 60637i bk9: 116a 60535i bk10: 110a 61081i bk11: 84a 61254i bk12: 90a 61319i bk13: 90a 61232i bk14: 82a 61512i bk15: 72a 61583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0740567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61939 n_nop=59492 n_act=272 n_pre=256 n_req=1120 n_rd=1596 n_write=323 bw_util=0.06196
n_activity=16115 dram_eff=0.2382
bk0: 92a 60831i bk1: 100a 60792i bk2: 104a 60708i bk3: 100a 60845i bk4: 96a 60762i bk5: 100a 60641i bk6: 130a 60623i bk7: 110a 60777i bk8: 116a 60688i bk9: 122a 60440i bk10: 106a 61059i bk11: 84a 61208i bk12: 78a 61490i bk13: 84a 61418i bk14: 86a 61434i bk15: 88a 61443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0794976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2083, Miss = 365, Miss_rate = 0.175, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 2180, Miss = 398, Miss_rate = 0.183, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 2073, Miss = 380, Miss_rate = 0.183, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 2071, Miss = 386, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2083, Miss = 380, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 2176, Miss = 390, Miss_rate = 0.179, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[6]: Access = 2052, Miss = 388, Miss_rate = 0.189, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 2042, Miss = 405, Miss_rate = 0.198, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6641, Miss = 402, Miss_rate = 0.061, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 2065, Miss = 376, Miss_rate = 0.182, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2186, Miss = 404, Miss_rate = 0.185, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 2072, Miss = 394, Miss_rate = 0.190, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 29724
L2_total_cache_misses = 4668
L2_total_cache_miss_rate = 0.1570
L2_total_cache_pending_hits = 77
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2768
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=81966
icnt_total_pkts_simt_to_mem=46383
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.1888
	minimum = 6
	maximum = 422
Network latency average = 34.4606
	minimum = 6
	maximum = 353
Slowest packet = 9482
Flit latency average = 27.2459
	minimum = 6
	maximum = 352
Slowest flit = 69617
Fragmentation average = 0.0321101
	minimum = 0
	maximum = 209
Injected packet rate average = 0.0696977
	minimum = 0.0445765 (at node 14)
	maximum = 0.213932 (at node 23)
Accepted packet rate average = 0.0696977
	minimum = 0.0445765 (at node 14)
	maximum = 0.213932 (at node 23)
Injected flit rate average = 0.148211
	minimum = 0.0711102 (at node 10)
	maximum = 0.351482 (at node 23)
Accepted flit rate average= 0.148211
	minimum = 0.095981 (at node 15)
	maximum = 0.393476 (at node 23)
Injected packet length average = 2.12649
Accepted packet length average = 2.12649
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9608 (4 samples)
	minimum = 6 (4 samples)
	maximum = 129.5 (4 samples)
Network latency average = 15.0096 (4 samples)
	minimum = 6 (4 samples)
	maximum = 108.75 (4 samples)
Flit latency average = 12.3316 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Fragmentation average = 0.00802752 (4 samples)
	minimum = 0 (4 samples)
	maximum = 52.25 (4 samples)
Injected packet rate average = 0.0265158 (4 samples)
	minimum = 0.0146831 (4 samples)
	maximum = 0.0772567 (4 samples)
Accepted packet rate average = 0.0265158 (4 samples)
	minimum = 0.0146831 (4 samples)
	maximum = 0.0772567 (4 samples)
Injected flit rate average = 0.0593495 (4 samples)
	minimum = 0.0213165 (4 samples)
	maximum = 0.143233 (4 samples)
Accepted flit rate average = 0.0593495 (4 samples)
	minimum = 0.0319043 (4 samples)
	maximum = 0.149716 (4 samples)
Injected packet size average = 2.23827 (4 samples)
Accepted packet size average = 2.23827 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 103843 (inst/sec)
gpgpu_simulation_rate = 1268 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,46926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,46926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,46926)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,46926)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,46926)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,46926)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,46926)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(24,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(18,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 47426  inst.: 4145809 (ipc=607.2) sim_rate=109100 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 47926  inst.: 4156362 (ipc=314.1) sim_rate=106573 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 48926  inst.: 4165636 (ipc=161.7) sim_rate=104140 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 49926  inst.: 4174387 (ipc=110.7) sim_rate=101814 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 50926  inst.: 4179900 (ipc=84.4) sim_rate=99521 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 51926  inst.: 4185967 (ipc=68.7) sim_rate=97348 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 52926  inst.: 4193205 (ipc=58.5) sim_rate=95300 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:56:12 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(12,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 54426  inst.: 4204605 (ipc=48.3) sim_rate=93435 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 55426  inst.: 4212376 (ipc=43.5) sim_rate=91573 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 56426  inst.: 4220084 (ipc=39.8) sim_rate=89789 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 57426  inst.: 4227757 (ipc=36.7) sim_rate=88078 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 58426  inst.: 4235439 (ipc=34.2) sim_rate=86437 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 59426  inst.: 4242856 (ipc=32.1) sim_rate=84857 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 60926  inst.: 4253317 (ipc=29.4) sim_rate=83398 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 61926  inst.: 4261056 (ipc=27.9) sim_rate=81943 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 62926  inst.: 4268267 (ipc=26.6) sim_rate=80533 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 63926  inst.: 4275607 (ipc=25.5) sim_rate=79177 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 64926  inst.: 4282120 (ipc=24.4) sim_rate=77856 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 66426  inst.: 4293286 (ipc=23.1) sim_rate=76665 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:56:24 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(21,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 67426  inst.: 4300817 (ipc=22.4) sim_rate=75452 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 68426  inst.: 4308139 (ipc=21.7) sim_rate=74278 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21542,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21543,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22056,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22057,46926)
GPGPU-Sim uArch: cycles simulated: 69426  inst.: 4317628 (ipc=21.1) sim_rate=73180 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 70426  inst.: 4326622 (ipc=20.6) sim_rate=72110 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24094,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24095,46926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24623,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24624,46926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24946,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24947,46926)
GPGPU-Sim uArch: cycles simulated: 71926  inst.: 4343488 (ipc=20.1) sim_rate=71204 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25435,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25436,46926)
GPGPU-Sim uArch: cycles simulated: 72926  inst.: 4354905 (ipc=19.7) sim_rate=70240 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26861,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26862,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26983,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26984,46926)
GPGPU-Sim uArch: cycles simulated: 73926  inst.: 4364857 (ipc=19.4) sim_rate=69283 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27107,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27108,46926)
GPGPU-Sim uArch: cycles simulated: 75426  inst.: 4384164 (ipc=19.0) sim_rate=68502 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28634,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28635,46926)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28640,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28641,46926)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(77,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 76426  inst.: 4395609 (ipc=18.8) sim_rate=67624 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29567,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29568,46926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29651,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29652,46926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30100,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30101,46926)
GPGPU-Sim uArch: cycles simulated: 77426  inst.: 4411206 (ipc=18.7) sim_rate=66836 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30812,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30813,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31795,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31796,46926)
GPGPU-Sim uArch: cycles simulated: 78926  inst.: 4430412 (ipc=18.4) sim_rate=66125 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32218,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32219,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32297,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32298,46926)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32574,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32575,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32592,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32593,46926)
GPGPU-Sim uArch: cycles simulated: 79926  inst.: 4447294 (ipc=18.3) sim_rate=65401 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33984,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33985,46926)
GPGPU-Sim uArch: cycles simulated: 80926  inst.: 4459694 (ipc=18.2) sim_rate=64633 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35008,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35009,46926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35195,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35196,46926)
GPGPU-Sim uArch: cycles simulated: 82426  inst.: 4478439 (ipc=17.9) sim_rate=63977 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36345,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36346,46926)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(106,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36486,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36487,46926)
GPGPU-Sim uArch: cycles simulated: 83426  inst.: 4490433 (ipc=17.8) sim_rate=63245 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36528,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36529,46926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36709,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36710,46926)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37452,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37453,46926)
GPGPU-Sim uArch: cycles simulated: 84426  inst.: 4507123 (ipc=17.7) sim_rate=62598 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37874,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37875,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38407,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38408,46926)
GPGPU-Sim uArch: cycles simulated: 85426  inst.: 4520884 (ipc=17.6) sim_rate=61929 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38825,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38826,46926)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39108,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39109,46926)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39491,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39492,46926)
GPGPU-Sim uArch: cycles simulated: 86926  inst.: 4542950 (ipc=17.5) sim_rate=61391 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 87926  inst.: 4551175 (ipc=17.3) sim_rate=60682 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41918,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41919,46926)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41957,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41958,46926)
GPGPU-Sim uArch: cycles simulated: 89426  inst.: 4570685 (ipc=17.1) sim_rate=60140 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: cycles simulated: 90426  inst.: 4581444 (ipc=17.0) sim_rate=59499 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:56:45 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(97,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43811,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43812,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44121,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44122,46926)
GPGPU-Sim uArch: cycles simulated: 91426  inst.: 4597302 (ipc=17.0) sim_rate=58939 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45958,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45959,46926)
GPGPU-Sim uArch: cycles simulated: 92926  inst.: 4612989 (ipc=16.8) sim_rate=58392 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46174,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46175,46926)
GPGPU-Sim uArch: cycles simulated: 93926  inst.: 4629230 (ipc=16.7) sim_rate=57865 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47067,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47068,46926)
GPGPU-Sim uArch: cycles simulated: 94926  inst.: 4643443 (ipc=16.7) sim_rate=57326 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48075,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(48076,46926)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48208,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48209,46926)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48281,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48282,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48440,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48441,46926)
GPGPU-Sim uArch: cycles simulated: 96426  inst.: 4666904 (ipc=16.7) sim_rate=56913 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: cycles simulated: 97426  inst.: 4676672 (ipc=16.5) sim_rate=56345 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(72,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50971,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50972,46926)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51136,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51137,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51936,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51937,46926)
GPGPU-Sim uArch: cycles simulated: 98926  inst.: 4700755 (ipc=16.5) sim_rate=55961 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (52086,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(52087,46926)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52296,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52297,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52870,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52871,46926)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (52901,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(52902,46926)
GPGPU-Sim uArch: cycles simulated: 99926  inst.: 4724393 (ipc=16.6) sim_rate=55581 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 100926  inst.: 4737580 (ipc=16.6) sim_rate=55088 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54071,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54072,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54377,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(54378,46926)
GPGPU-Sim uArch: cycles simulated: 101926  inst.: 4753496 (ipc=16.6) sim_rate=54637 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55867,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55868,46926)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(134,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 103426  inst.: 4773196 (ipc=16.5) sim_rate=54240 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 104426  inst.: 4783702 (ipc=16.4) sim_rate=53749 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58014,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58015,46926)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58378,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58379,46926)
GPGPU-Sim uArch: cycles simulated: 105426  inst.: 4797780 (ipc=16.3) sim_rate=53308 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58796,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58797,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59057,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59058,46926)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59606,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59607,46926)
GPGPU-Sim uArch: cycles simulated: 106926  inst.: 4821983 (ipc=16.3) sim_rate=52988 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60058,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60059,46926)
GPGPU-Sim uArch: cycles simulated: 107926  inst.: 4836257 (ipc=16.3) sim_rate=52568 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61896,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(61897,46926)
GPGPU-Sim uArch: cycles simulated: 108926  inst.: 4848044 (ipc=16.2) sim_rate=52129 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62048,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62049,46926)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (62356,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(62357,46926)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(126,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 110426  inst.: 4869832 (ipc=16.2) sim_rate=51806 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: cycles simulated: 111426  inst.: 4881432 (ipc=16.1) sim_rate=51383 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64629,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64630,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64867,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64868,46926)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (65158,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(65159,46926)
GPGPU-Sim uArch: cycles simulated: 112426  inst.: 4895999 (ipc=16.1) sim_rate=50999 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66014,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(66015,46926)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (66183,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(66184,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (66448,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(66449,46926)
GPGPU-Sim uArch: cycles simulated: 113926  inst.: 4920990 (ipc=16.1) sim_rate=50731 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 114926  inst.: 4934123 (ipc=16.1) sim_rate=50348 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (68166,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(68167,46926)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68237,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68238,46926)
GPGPU-Sim uArch: cycles simulated: 115926  inst.: 4948229 (ipc=16.0) sim_rate=49982 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(134,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 117426  inst.: 4967394 (ipc=16.0) sim_rate=49673 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (71054,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(71055,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (71341,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(71342,46926)
GPGPU-Sim uArch: cycles simulated: 118426  inst.: 4981095 (ipc=15.9) sim_rate=49317 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (72172,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(72173,46926)
GPGPU-Sim uArch: cycles simulated: 119426  inst.: 4995002 (ipc=15.9) sim_rate=48970 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (72527,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(72528,46926)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72872,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72873,46926)
GPGPU-Sim uArch: cycles simulated: 120926  inst.: 5016719 (ipc=15.9) sim_rate=48706 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 121926  inst.: 5027764 (ipc=15.8) sim_rate=48343 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (75149,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(75150,46926)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (75526,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(75527,46926)
GPGPU-Sim uArch: cycles simulated: 122926  inst.: 5042407 (ipc=15.8) sim_rate=48022 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76952,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76953,46926)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(154,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 124426  inst.: 5061281 (ipc=15.7) sim_rate=47747 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78030,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78031,46926)
GPGPU-Sim uArch: cycles simulated: 125426  inst.: 5075015 (ipc=15.7) sim_rate=47430 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (79492,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(79493,46926)
GPGPU-Sim uArch: cycles simulated: 126926  inst.: 5094940 (ipc=15.7) sim_rate=47175 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (80328,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(80329,46926)
GPGPU-Sim uArch: cycles simulated: 127926  inst.: 5108700 (ipc=15.6) sim_rate=46868 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (82147,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(82148,46926)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (82231,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(82232,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (82470,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(82471,46926)
GPGPU-Sim uArch: cycles simulated: 129426  inst.: 5134575 (ipc=15.7) sim_rate=46677 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (83180,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(83181,46926)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(174,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 130426  inst.: 5151840 (ipc=15.7) sim_rate=46412 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (83683,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(83684,46926)
GPGPU-Sim uArch: cycles simulated: 131426  inst.: 5166015 (ipc=15.7) sim_rate=46125 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (85482,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(85483,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (85670,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(85671,46926)
GPGPU-Sim uArch: cycles simulated: 132926  inst.: 5187000 (ipc=15.6) sim_rate=45902 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (86188,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(86189,46926)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (86621,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(86622,46926)
GPGPU-Sim uArch: cycles simulated: 133926  inst.: 5202001 (ipc=15.6) sim_rate=45631 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 135426  inst.: 5219693 (ipc=15.6) sim_rate=45388 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (88902,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(88903,46926)
GPGPU-Sim uArch: cycles simulated: 136426  inst.: 5233539 (ipc=15.5) sim_rate=45116 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:57:24 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(119,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 137926  inst.: 5254735 (ipc=15.5) sim_rate=44912 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 139426  inst.: 5271077 (ipc=15.4) sim_rate=44670 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 140426  inst.: 5281865 (ipc=15.4) sim_rate=44385 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (94900,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(94901,46926)
GPGPU-Sim uArch: cycles simulated: 141926  inst.: 5300438 (ipc=15.3) sim_rate=44170 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95943,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(95944,46926)
GPGPU-Sim uArch: cycles simulated: 142926  inst.: 5312674 (ipc=15.3) sim_rate=43906 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 143926  inst.: 5324594 (ipc=15.3) sim_rate=43644 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (97791,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(97792,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (98262,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(98263,46926)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(178,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 145426  inst.: 5342450 (ipc=15.2) sim_rate=43434 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 146426  inst.: 5356052 (ipc=15.2) sim_rate=43193 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (99816,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(99817,46926)
GPGPU-Sim uArch: cycles simulated: 147926  inst.: 5375179 (ipc=15.2) sim_rate=43001 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 148926  inst.: 5385834 (ipc=15.1) sim_rate=42744 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103105,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103106,46926)
GPGPU-Sim uArch: cycles simulated: 150426  inst.: 5411372 (ipc=15.2) sim_rate=42609 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 151426  inst.: 5423909 (ipc=15.1) sim_rate=42374 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (104789,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(104790,46926)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(172,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (105619,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(105620,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (105960,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(105961,46926)
GPGPU-Sim uArch: cycles simulated: 152926  inst.: 5443617 (ipc=15.1) sim_rate=42198 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 153926  inst.: 5457523 (ipc=15.1) sim_rate=41980 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (107070,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(107071,46926)
GPGPU-Sim uArch: cycles simulated: 155426  inst.: 5484121 (ipc=15.1) sim_rate=41863 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (109067,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(109068,46926)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (109339,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(109340,46926)
GPGPU-Sim uArch: cycles simulated: 156426  inst.: 5498004 (ipc=15.1) sim_rate=41651 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110414,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110415,46926)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (110703,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(110704,46926)
GPGPU-Sim uArch: cycles simulated: 157926  inst.: 5521020 (ipc=15.1) sim_rate=41511 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:57:41 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(137,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 158926  inst.: 5535934 (ipc=15.1) sim_rate=41312 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113118,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(113119,46926)
GPGPU-Sim uArch: cycles simulated: 160426  inst.: 5553602 (ipc=15.1) sim_rate=41137 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 161426  inst.: 5565346 (ipc=15.0) sim_rate=40921 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: cycles simulated: 162926  inst.: 5582990 (ipc=15.0) sim_rate=40751 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 163926  inst.: 5593545 (ipc=15.0) sim_rate=40532 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118437,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118438,46926)
GPGPU-Sim uArch: cycles simulated: 165426  inst.: 5611833 (ipc=14.9) sim_rate=40372 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 166426  inst.: 5624224 (ipc=14.9) sim_rate=40173 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:57:48 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(184,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 167926  inst.: 5646749 (ipc=14.9) sim_rate=40047 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (121229,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(121230,46926)
GPGPU-Sim uArch: cycles simulated: 168926  inst.: 5660632 (ipc=14.9) sim_rate=39863 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (122261,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(122262,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (122563,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(122564,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (122929,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(122930,46926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (123306,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(123307,46926)
GPGPU-Sim uArch: cycles simulated: 170426  inst.: 5683351 (ipc=14.9) sim_rate=39743 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 171426  inst.: 5699028 (ipc=14.9) sim_rate=39576 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 172426  inst.: 5710443 (ipc=14.9) sim_rate=39382 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (125581,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(125582,46926)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(189,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 173926  inst.: 5732781 (ipc=14.9) sim_rate=39265 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 174926  inst.: 5744471 (ipc=14.9) sim_rate=39078 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 176426  inst.: 5762372 (ipc=14.8) sim_rate=38934 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 177926  inst.: 5779779 (ipc=14.8) sim_rate=38790 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 178926  inst.: 5792166 (ipc=14.8) sim_rate=38614 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 180426  inst.: 5809496 (ipc=14.7) sim_rate=38473 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:57:59 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(126,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (134350,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(134351,46926)
GPGPU-Sim uArch: cycles simulated: 181426  inst.: 5821822 (ipc=14.7) sim_rate=38301 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (134660,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(134661,46926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134855,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(134856,46926)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (135608,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(135609,46926)
GPGPU-Sim uArch: cycles simulated: 182926  inst.: 5845815 (ipc=14.7) sim_rate=38207 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (136756,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(136757,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (136853,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(136854,46926)
GPGPU-Sim uArch: cycles simulated: 183926  inst.: 5865513 (ipc=14.8) sim_rate=38087 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (137477,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(137478,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (138300,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(138301,46926)
GPGPU-Sim uArch: cycles simulated: 185426  inst.: 5890778 (ipc=14.8) sim_rate=38005 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 186426  inst.: 5905552 (ipc=14.8) sim_rate=37856 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:58:04 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(203,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 187926  inst.: 5928489 (ipc=14.8) sim_rate=37761 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (141560,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(141561,46926)
GPGPU-Sim uArch: cycles simulated: 188926  inst.: 5942582 (ipc=14.8) sim_rate=37611 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 190426  inst.: 5960197 (ipc=14.8) sim_rate=37485 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (143650,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(143651,46926)
GPGPU-Sim uArch: cycles simulated: 191426  inst.: 5972761 (ipc=14.7) sim_rate=37329 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 192926  inst.: 5991560 (ipc=14.7) sim_rate=37214 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (146862,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(146863,46926)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(162,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 193926  inst.: 6005595 (ipc=14.7) sim_rate=37071 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (147815,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(147816,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (148405,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(148406,46926)
GPGPU-Sim uArch: cycles simulated: 195426  inst.: 6025534 (ipc=14.7) sim_rate=36966 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (149441,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(149442,46926)
GPGPU-Sim uArch: cycles simulated: 196426  inst.: 6039278 (ipc=14.7) sim_rate=36824 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 197926  inst.: 6063077 (ipc=14.7) sim_rate=36745 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 198926  inst.: 6074030 (ipc=14.7) sim_rate=36590 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (152161,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(152162,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (152392,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(152393,46926)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (152970,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(152971,46926)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(198,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 200426  inst.: 6102251 (ipc=14.7) sim_rate=36540 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 201426  inst.: 6115136 (ipc=14.7) sim_rate=36399 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 202926  inst.: 6134689 (ipc=14.7) sim_rate=36299 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 203926  inst.: 6150172 (ipc=14.7) sim_rate=36177 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (157699,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(157700,46926)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (157760,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(157761,46926)
GPGPU-Sim uArch: cycles simulated: 205426  inst.: 6175881 (ipc=14.7) sim_rate=36116 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 206426  inst.: 6188484 (ipc=14.7) sim_rate=35979 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:58:20 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(181,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (160654,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(160655,46926)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (160814,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(160815,46926)
GPGPU-Sim uArch: cycles simulated: 207926  inst.: 6214086 (ipc=14.7) sim_rate=35919 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (161136,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(161137,46926)
GPGPU-Sim uArch: cycles simulated: 208926  inst.: 6229073 (ipc=14.7) sim_rate=35799 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 209926  inst.: 6241099 (ipc=14.7) sim_rate=35663 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (164048,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(164049,46926)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (164210,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(164211,46926)
GPGPU-Sim uArch: cycles simulated: 211426  inst.: 6266202 (ipc=14.7) sim_rate=35603 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (165019,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(165020,46926)
GPGPU-Sim uArch: cycles simulated: 212426  inst.: 6281518 (ipc=14.7) sim_rate=35488 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:58:25 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(202,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 213926  inst.: 6305474 (ipc=14.7) sim_rate=35424 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 214926  inst.: 6318030 (ipc=14.7) sim_rate=35296 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 216426  inst.: 6336941 (ipc=14.7) sim_rate=35205 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 217426  inst.: 6351161 (ipc=14.7) sim_rate=35089 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (170630,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(170631,46926)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (170981,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(170982,46926)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (171974,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(171975,46926)
GPGPU-Sim uArch: cycles simulated: 218926  inst.: 6375882 (ipc=14.7) sim_rate=35032 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:58:30 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(181,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 219926  inst.: 6393206 (ipc=14.7) sim_rate=34935 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 220926  inst.: 6406183 (ipc=14.7) sim_rate=34816 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 222426  inst.: 6425545 (ipc=14.7) sim_rate=34732 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (175697,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(175698,46926)
GPGPU-Sim uArch: cycles simulated: 223926  inst.: 6445666 (ipc=14.7) sim_rate=34654 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: cycles simulated: 224926  inst.: 6458378 (ipc=14.7) sim_rate=34536 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 226426  inst.: 6479438 (ipc=14.7) sim_rate=34465 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:58:36 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(224,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (180470,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(180471,46926)
GPGPU-Sim uArch: cycles simulated: 227426  inst.: 6491269 (ipc=14.7) sim_rate=34345 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (180559,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(180560,46926)
GPGPU-Sim uArch: cycles simulated: 228426  inst.: 6510764 (ipc=14.7) sim_rate=34267 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (182356,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(182357,46926)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (182812,46926), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(182813,46926)
GPGPU-Sim uArch: cycles simulated: 229926  inst.: 6535155 (ipc=14.7) sim_rate=34215 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: cycles simulated: 230926  inst.: 6554352 (ipc=14.7) sim_rate=34137 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (184390,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(184391,46926)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (184758,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(184759,46926)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(178,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 232426  inst.: 6579010 (ipc=14.8) sim_rate=34088 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (186453,46926), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(186454,46926)
GPGPU-Sim uArch: cycles simulated: 233426  inst.: 6594083 (ipc=14.8) sim_rate=33990 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (186513,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(186514,46926)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (186670,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(186671,46926)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (186936,46926), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(186937,46926)
GPGPU-Sim uArch: cycles simulated: 234426  inst.: 6612950 (ipc=14.8) sim_rate=33912 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 235926  inst.: 6643748 (ipc=14.8) sim_rate=33896 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 236926  inst.: 6656529 (ipc=14.8) sim_rate=33789 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (190190,46926), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(190191,46926)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(239,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 238426  inst.: 6676602 (ipc=14.8) sim_rate=33720 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: cycles simulated: 239426  inst.: 6691231 (ipc=14.8) sim_rate=33624 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 240926  inst.: 6712907 (ipc=14.8) sim_rate=33564 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: cycles simulated: 241926  inst.: 6727164 (ipc=14.8) sim_rate=33468 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 243426  inst.: 6749672 (ipc=14.8) sim_rate=33414 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 244426  inst.: 6762882 (ipc=14.8) sim_rate=33314 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:58:51 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(181,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198531,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198532,46926)
GPGPU-Sim uArch: cycles simulated: 245926  inst.: 6785239 (ipc=14.8) sim_rate=33260 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (199427,46926), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(199428,46926)
GPGPU-Sim uArch: cycles simulated: 246926  inst.: 6799991 (ipc=14.8) sim_rate=33170 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: cycles simulated: 248426  inst.: 6821567 (ipc=14.8) sim_rate=33114 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 249426  inst.: 6836076 (ipc=14.8) sim_rate=33024 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (202583,46926), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(202584,46926)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (203737,46926), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(203738,46926)
GPGPU-Sim uArch: cycles simulated: 250926  inst.: 6860822 (ipc=14.8) sim_rate=32984 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:58:56 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(208,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 251926  inst.: 6877952 (ipc=14.8) sim_rate=32908 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (205535,46926), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(205536,46926)
GPGPU-Sim uArch: cycles simulated: 253426  inst.: 6898676 (ipc=14.8) sim_rate=32850 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (207100,46926), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(207101,46926)
GPGPU-Sim uArch: cycles simulated: 254426  inst.: 6913565 (ipc=14.8) sim_rate=32765 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (208465,46926), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(208466,46926)
GPGPU-Sim uArch: cycles simulated: 255426  inst.: 6929235 (ipc=14.8) sim_rate=32685 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (208513,46926), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(208514,46926)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (209712,46926), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(209713,46926)
GPGPU-Sim uArch: cycles simulated: 256926  inst.: 6953941 (ipc=14.8) sim_rate=32647 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:59:01 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(233,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 257926  inst.: 6969413 (ipc=14.8) sim_rate=32567 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (212303,46926), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(212304,46926)
GPGPU-Sim uArch: cycles simulated: 259426  inst.: 6993006 (ipc=14.8) sim_rate=32525 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 260426  inst.: 7007033 (ipc=14.8) sim_rate=32439 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (214060,46926), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(214061,46926)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (214181,46926), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(214182,46926)
GPGPU-Sim uArch: cycles simulated: 261926  inst.: 7031522 (ipc=14.8) sim_rate=32403 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (215694,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262926  inst.: 7050665 (ipc=14.9) sim_rate=32342 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:59:06 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(255,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 263926  inst.: 7063387 (ipc=14.8) sim_rate=32252 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 265426  inst.: 7081333 (ipc=14.8) sim_rate=32187 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 266926  inst.: 7103377 (ipc=14.8) sim_rate=32141 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (220449,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267926  inst.: 7117712 (ipc=14.8) sim_rate=32061 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (221647,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269426  inst.: 7138449 (ipc=14.8) sim_rate=32010 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:59:11 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (222574,46926), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (223116,46926), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(187,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 270426  inst.: 7152347 (ipc=14.8) sim_rate=31930 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 271926  inst.: 7173216 (ipc=14.8) sim_rate=31880 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 273426  inst.: 7193325 (ipc=14.8) sim_rate=31828 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 274426  inst.: 7207796 (ipc=14.8) sim_rate=31752 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (228122,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 275926  inst.: 7230395 (ipc=14.8) sim_rate=31712 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 276926  inst.: 7241846 (ipc=14.8) sim_rate=31623 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:59:17 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(222,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (231447,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 278426  inst.: 7261790 (ipc=14.8) sim_rate=31573 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (232355,46926), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (232971,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279926  inst.: 7287968 (ipc=14.8) sim_rate=31549 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 280926  inst.: 7299844 (ipc=14.8) sim_rate=31464 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 282426  inst.: 7320849 (ipc=14.8) sim_rate=31419 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (236278,46926), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(243,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 283926  inst.: 7341608 (ipc=14.8) sim_rate=31374 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:59:22 2019
GPGPU-Sim uArch: cycles simulated: 284926  inst.: 7358456 (ipc=14.8) sim_rate=31312 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (238310,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (238628,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 286426  inst.: 7378097 (ipc=14.8) sim_rate=31263 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (239650,46926), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (239929,46926), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (240503,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 287926  inst.: 7408161 (ipc=14.8) sim_rate=31258 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (241335,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 288926  inst.: 7423229 (ipc=14.8) sim_rate=31190 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:59:26 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(214,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 290426  inst.: 7445210 (ipc=14.8) sim_rate=31151 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (244226,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (244278,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 291926  inst.: 7466767 (ipc=14.8) sim_rate=31111 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (245468,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (245514,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (246191,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 293426  inst.: 7490485 (ipc=14.8) sim_rate=31080 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (247149,46926), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 294926  inst.: 7514894 (ipc=14.8) sim_rate=31053 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:59:30 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(210,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 296426  inst.: 7533382 (ipc=14.8) sim_rate=31001 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 297926  inst.: 7556539 (ipc=14.8) sim_rate=30969 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 298926  inst.: 7569736 (ipc=14.8) sim_rate=30896 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (252230,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (252737,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (252917,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (253136,46926), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 300426  inst.: 7589125 (ipc=14.8) sim_rate=30850 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (254924,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301926  inst.: 7611176 (ipc=14.8) sim_rate=30814 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (255275,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (255408,46926), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(224,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 303426  inst.: 7629237 (ipc=14.8) sim_rate=30763 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 304926  inst.: 7648623 (ipc=14.8) sim_rate=30717 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (258979,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 306426  inst.: 7670504 (ipc=14.8) sim_rate=30682 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (259531,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (259770,46926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 307926  inst.: 7689820 (ipc=14.7) sim_rate=30636 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (262350,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309426  inst.: 7709540 (ipc=14.7) sim_rate=30593 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:59:40 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(240,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 311426  inst.: 7734604 (ipc=14.7) sim_rate=30571 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (265543,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (265894,46926), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 312926  inst.: 7753091 (ipc=14.7) sim_rate=30523 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (266023,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (266158,46926), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (266307,46926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 314426  inst.: 7774967 (ipc=14.7) sim_rate=30490 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (268917,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 315926  inst.: 7792754 (ipc=14.7) sim_rate=30440 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (269129,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (270498,46926), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 317426  inst.: 7811971 (ipc=14.7) sim_rate=30396 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (270934,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (270935,46926), 4 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(232,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (271116,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (271317,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (271554,46926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 319426  inst.: 7836255 (ipc=14.7) sim_rate=30373 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (272510,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (273714,46926), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 320926  inst.: 7854714 (ipc=14.6) sim_rate=30327 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (274555,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (275767,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (275919,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 322926  inst.: 7874761 (ipc=14.6) sim_rate=30287 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (277103,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (277456,46926), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 324426  inst.: 7892484 (ipc=14.6) sim_rate=30239 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:59:49 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(243,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (279216,46926), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 326426  inst.: 7916355 (ipc=14.6) sim_rate=30215 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (280639,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (281065,46926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 328426  inst.: 7937256 (ipc=14.5) sim_rate=30179 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (282195,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (282214,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (283270,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (283338,46926), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 330426  inst.: 7960272 (ipc=14.5) sim_rate=30152 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (284429,46926), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (284778,46926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 332426  inst.: 7981657 (ipc=14.5) sim_rate=30119 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (285503,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (285504,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (285695,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (286346,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (286609,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (286810,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (286872,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (287804,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 334926  inst.: 8005809 (ipc=14.5) sim_rate=30097 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (288067,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (288421,46926), 1 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(237,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (288511,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (288928,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (289579,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (290239,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (290577,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 337926  inst.: 8027761 (ipc=14.4) sim_rate=30066 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (291138,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (291190,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (292827,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (293060,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (293294,46926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (293657,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (294126,46926), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 341926  inst.: 8047459 (ipc=14.3) sim_rate=30027 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (295187,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (295303,46926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (295546,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (296348,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (297105,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (298556,46926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 298557
gpu_sim_insn = 4207525
gpu_ipc =      14.0929
gpu_tot_sim_cycle = 345483
gpu_tot_sim_insn = 8049750
gpu_tot_ipc =      23.3000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 492988
gpu_stall_icnt2sh    = 1603281
gpu_total_sim_rate=30036

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 479870
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 37181, Miss = 29884, Miss_rate = 0.804, Pending_hits = 2157, Reservation_fails = 249839
	L1D_cache_core[1]: Access = 34787, Miss = 27977, Miss_rate = 0.804, Pending_hits = 2003, Reservation_fails = 244052
	L1D_cache_core[2]: Access = 37854, Miss = 30441, Miss_rate = 0.804, Pending_hits = 2198, Reservation_fails = 255964
	L1D_cache_core[3]: Access = 38600, Miss = 31156, Miss_rate = 0.807, Pending_hits = 2256, Reservation_fails = 264053
	L1D_cache_core[4]: Access = 35646, Miss = 28645, Miss_rate = 0.804, Pending_hits = 2110, Reservation_fails = 245786
	L1D_cache_core[5]: Access = 39006, Miss = 31554, Miss_rate = 0.809, Pending_hits = 2172, Reservation_fails = 263949
	L1D_cache_core[6]: Access = 37851, Miss = 30568, Miss_rate = 0.808, Pending_hits = 2220, Reservation_fails = 258192
	L1D_cache_core[7]: Access = 37932, Miss = 30916, Miss_rate = 0.815, Pending_hits = 2135, Reservation_fails = 262820
	L1D_cache_core[8]: Access = 37690, Miss = 30397, Miss_rate = 0.807, Pending_hits = 2195, Reservation_fails = 256201
	L1D_cache_core[9]: Access = 39180, Miss = 31510, Miss_rate = 0.804, Pending_hits = 2340, Reservation_fails = 265605
	L1D_cache_core[10]: Access = 36500, Miss = 29542, Miss_rate = 0.809, Pending_hits = 2049, Reservation_fails = 255233
	L1D_cache_core[11]: Access = 35054, Miss = 28052, Miss_rate = 0.800, Pending_hits = 2068, Reservation_fails = 235139
	L1D_cache_core[12]: Access = 37943, Miss = 30607, Miss_rate = 0.807, Pending_hits = 2151, Reservation_fails = 256045
	L1D_cache_core[13]: Access = 38861, Miss = 31310, Miss_rate = 0.806, Pending_hits = 2154, Reservation_fails = 260008
	L1D_cache_core[14]: Access = 37872, Miss = 30692, Miss_rate = 0.810, Pending_hits = 2156, Reservation_fails = 251466
	L1D_total_cache_accesses = 561957
	L1D_total_cache_misses = 453251
	L1D_total_cache_miss_rate = 0.8066
	L1D_total_cache_pending_hits = 32364
	L1D_total_cache_reservation_fails = 3824352
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 75907
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2335310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75427
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1489042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 478872
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1157, 1471, 1178, 1060, 1105, 1094, 1230, 1370, 1701, 899, 1103, 1471, 1109, 1424, 1542, 1497, 995, 1282, 1062, 1034, 905, 1321, 1163, 1579, 1660, 1620, 1187, 1243, 1512, 1394, 1249, 1439, 1482, 1432, 1588, 1639, 1555, 1486, 1863, 1452, 780, 959, 451, 699, 632, 1303, 677, 863, 
gpgpu_n_tot_thrd_icount = 28396320
gpgpu_n_tot_w_icount = 887385
gpgpu_n_stall_shd_mem = 4175512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224285
gpgpu_n_mem_write_global = 230610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 947515
gpgpu_n_store_insn = 344343
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919462
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4172101
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6787668	W0_Idle:738322	W0_Scoreboard:1284625	W1:253065	W2:109491	W3:68633	W4:44726	W5:32784	W6:27830	W7:26011	W8:21269	W9:19926	W10:18837	W11:16967	W12:14570	W13:13791	W14:11836	W15:9179	W16:8301	W17:6218	W18:6099	W19:4829	W20:4209	W21:3995	W22:3726	W23:2323	W24:2108	W25:1524	W26:813	W27:331	W28:230	W29:123	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1794280 {8:224285,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9234000 {40:230484,72:39,136:87,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30502760 {136:224285,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1844880 {8:230610,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
GPGPU-Sim: synchronize waiting for inactive GPU simulation
maxmrqlatency = 227 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 339 
max_icnt2mem_latency = 772 
max_icnt2sh_latency = 345389 
mrq_lat_table:18422 	1692 	491 	1657 	1968 	290 	79 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112903 	306659 	35345 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34578 	28506 	58313 	153901 	103586 	75579 	507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23065 	96710 	96929 	7559 	37 	0 	0 	2 	9 	35 	914 	8857 	17357 	43871 	99750 	59815 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        22        21        23        27        26        20        24        31        37        20        24        27        31        30        29 
dram[1]:        16        31        25        18        22        18        22        21        20        22        20        28        25        23        16        33 
dram[2]:        18        25        18        20        32        31        32        32        23        23        31        24        22        28        29        25 
dram[3]:        22        28        25        33        34        23        26        21        26        20        24        22        27        27        19        12 
dram[4]:        18        30        20        20        18        21        23        18        30        32        22        22        32        26        30        30 
dram[5]:        31        17        30        24        20        22        22        28        27        26        26        25        25        33        16        26 
maximum service time to same row:
dram[0]:     59837     48071     30109     37290     50747     46358     36973     28156     61147     62585     50751     48722     29953     49413     79335     79179 
dram[1]:     29921     57107     15977     39883     47812     24061     37929     36877     39199     47347     54984     73728     53135     46864     49179     84097 
dram[2]:     35597     40441     46496     53932     39525     31968     41219     58070     47934     32450     47779     43572     35101     68368     86063     64270 
dram[3]:     55733     84442     44803     83293     52431     44678     50740     30093     50744     38512     36510     43890     53381     54838     59499     62417 
dram[4]:     35125     57457     39794     45647     36821     29460     62197     29835     45401     48784     33219     66000     66123     49181     76946     40652 
dram[5]:     31659     37882     38632     55809     38224     21900     63878     41900     40219     43532     37698     59520     43660    109197     27522    113334 
average row accesses per activate:
dram[0]:  4.000000  3.098765  3.590361  3.252632  5.333333  3.743590  3.311321  3.173077  4.417911  4.121951  3.982456  4.354167  6.115385  5.500000  9.750000  6.875000 
dram[1]:  3.885714  4.779661  3.456522  3.511905  2.907563  3.087379  3.215517  2.806201  4.011364  4.153846  3.652778  3.711864  3.928571  3.977273  4.575000  4.717949 
dram[2]:  3.407408  4.203390  3.400000  3.688312  3.463415  4.134328  3.870588  3.681319  3.494505  3.579545  4.109091  3.093333  5.451613  5.419355  5.451613  6.185185 
dram[3]:  3.301370  3.365854  4.440678  3.941176  6.052631  4.583333  5.016394  3.986842  3.987180  3.053571  3.736842  3.333333  6.040000  4.714286  4.805555  4.487179 
dram[4]:  4.618182  4.080645  3.786667  3.390244  3.517241  4.396825  3.800000  3.870130  4.471428  4.552239  4.272727  4.306122  4.270270  4.470588  5.264706  5.821429 
dram[5]:  3.164706  2.914894  3.247312  3.662500  3.581395  3.102041  3.744186  4.363636  4.048780  3.140187  3.721312  3.846154  4.611111  4.714286  4.071429  5.258065 
average row locality = 24635/6364 = 3.870993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       189       223       229       221       220       265       252       234       247       188       185       158       164       156       165 
dram[1]:       195       203       230       216       256       240       281       271       260       249       212       189       165       170       181       182 
dram[2]:       200       189       214       212       216       210       246       257       245       249       192       197       167       167       167       166 
dram[3]:       184       202       204       205       179       211       234       231       246       268       195       194       151       163       172       174 
dram[4]:       195       196       210       208       227       214       249       228       247       235       200       180       156       150       178       163 
dram[5]:       205       204       226       222       229       231       243       252       262       262       205       178       162       163       171       163 
total reads: 19894
bank skew: 281/150 = 1.87
chip skew: 3500/3213 = 1.09
number of total write accesses:
dram[0]:        55        62        75        80        67        72        86        78        62        91        39        24         1         1         0         0 
dram[1]:        77        79        88        79        90        78        92        91        93        75        51        30         0         5         2         2 
dram[2]:        76        59        58        72        68        67        83        78        73        66        34        35         2         1         2         1 
dram[3]:        57        74        58        63        51        64        72        72        65        74        18        26         0         2         1         1 
dram[4]:        59        57        74        70        79        63        74        70        66        70        35        31         2         2         1         0 
dram[5]:        64        70        76        71        79        73        79        84        70        74        22        22         4         2         0         0 
total reads: 4741
min_bank_accesses = 0!
chip skew: 932/698 = 1.34
average mf latency per bank:
dram[0]:       3727      3527      3308      3052      3186      3081      2669      2775      3129      2773      8392      9308     13934     13776     16768     15979
dram[1]:       3206      3259      2933      3342      2803      3125      2621      2706      2689      2927      7300      9359     13638     13397     14604     15012
dram[2]:       3293      3693      3437      3185      3242      3296      2819      2729      3062      2995      8570      8705     13511     13454     15564     15720
dram[3]:       3729      3291      3694      3616      3894      3290      3082      2989      3019      2775      9333      9184     15271     14104     15661     15428
dram[4]:       4700      3630      4467      3427      4229      3336      4187      3044      4017      2999     56578      9692     19782     15181     20778     16357
dram[5]:       3479      3553      3217      3404      2984      3184      2888      2856      2731      2855      8952     10143     13801     14474     15754     16505
maximum mf latency per bank:
dram[0]:        742       759       742       763       760       780       765       789       804       739       724       795       732       855       753       828
dram[1]:        723       775       774       855       833       716       747       778       750       742       902       771       761       737       748       762
dram[2]:        794       758       713       831       734       750       734       857       771       871       835       837       873       849       736       760
dram[3]:        799       722       802       750       769       827       761       828       777       784       812       868       756       779       748       725
dram[4]:       1063       759       975       792       910       756      1029       819       902       796       965       949      1081       872       980       764
dram[5]:        729       752       741       937       759       731       746       852       739       725       734       803       790       859       754       752

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=446477 n_act=1009 n_pre=993 n_req=4066 n_rd=6546 n_write=1008 bw_util=0.03313
n_activity=66095 dram_eff=0.2286
bk0: 354a 453235i bk1: 378a 452498i bk2: 446a 452021i bk3: 458a 451539i bk4: 442a 452713i bk5: 440a 451990i bk6: 530a 450907i bk7: 504a 450932i bk8: 468a 451895i bk9: 494a 451526i bk10: 376a 452854i bk11: 370a 453368i bk12: 316a 454348i bk13: 328a 454174i bk14: 312a 454799i bk15: 330a 454532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0441021
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=445364 n_act=1234 n_pre=1218 n_req=4432 n_rd=7000 n_write=1217 bw_util=0.03604
n_activity=73935 dram_eff=0.2223
bk0: 390a 452638i bk1: 406a 452684i bk2: 460a 451602i bk3: 432a 451815i bk4: 512a 450538i bk5: 480a 451225i bk6: 562a 450456i bk7: 542a 450137i bk8: 520a 451281i bk9: 498a 451717i bk10: 424a 452322i bk11: 378a 452975i bk12: 330a 454027i bk13: 340a 453824i bk14: 362a 454010i bk15: 364a 454025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0409422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=446386 n_act=1051 n_pre=1035 n_req=4069 n_rd=6588 n_write=973 bw_util=0.03316
n_activity=65683 dram_eff=0.2302
bk0: 400a 452074i bk1: 378a 452943i bk2: 428a 452351i bk3: 424a 452285i bk4: 432a 451772i bk5: 420a 451642i bk6: 492a 450813i bk7: 514a 450756i bk8: 490a 451443i bk9: 498a 451536i bk10: 384a 453093i bk11: 394a 452303i bk12: 334a 453984i bk13: 334a 454037i bk14: 334a 454292i bk15: 332a 454461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0559038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=446823 n_act=965 n_pre=949 n_req=3911 n_rd=6426 n_write=870 bw_util=0.032
n_activity=64320 dram_eff=0.2269
bk0: 368a 452678i bk1: 404a 452138i bk2: 408a 452748i bk3: 410a 452591i bk4: 358a 453483i bk5: 422a 452583i bk6: 468a 452418i bk7: 462a 452096i bk8: 492a 452085i bk9: 536a 451039i bk10: 390a 453295i bk11: 388a 452817i bk12: 302a 454449i bk13: 326a 454195i bk14: 344a 454241i bk15: 348a 454234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0332432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=446705 n_act=960 n_pre=944 n_req=3989 n_rd=6472 n_write=952 bw_util=0.03256
n_activity=65986 dram_eff=0.225
bk0: 390a 453087i bk1: 392a 452871i bk2: 420a 451953i bk3: 416a 452226i bk4: 454a 451846i bk5: 428a 452496i bk6: 498a 451434i bk7: 456a 451842i bk8: 494a 452258i bk9: 470a 451772i bk10: 400a 452948i bk11: 360a 453061i bk12: 312a 453874i bk13: 300a 453992i bk14: 356a 454297i bk15: 326a 454404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0480513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456033 n_nop=445997 n_act=1145 n_pre=1129 n_req=4168 n_rd=6756 n_write=1006 bw_util=0.03404
n_activity=70483 dram_eff=0.2203
bk0: 410a 452247i bk1: 408a 451770i bk2: 452a 451759i bk3: 444a 452050i bk4: 458a 451627i bk5: 462a 451479i bk6: 486a 451641i bk7: 504a 451648i bk8: 524a 451743i bk9: 524a 451181i bk10: 410a 453093i bk11: 356a 453348i bk12: 324a 454115i bk13: 326a 454188i bk14: 342a 454047i bk15: 326a 454495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0397954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35667, Miss = 1622, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 227
L2_cache_bank[1]: Access = 35755, Miss = 1651, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 35746, Miss = 1780, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 115
L2_cache_bank[3]: Access = 36332, Miss = 1720, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[4]: Access = 35470, Miss = 1647, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 35832, Miss = 1647, Miss_rate = 0.046, Pending_hits = 15, Reservation_fails = 12
L2_cache_bank[6]: Access = 35908, Miss = 1565, Miss_rate = 0.044, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 35886, Miss = 1648, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 59661, Miss = 1662, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 8
L2_cache_bank[9]: Access = 36102, Miss = 1574, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 36461, Miss = 1703, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 36150, Miss = 1675, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 454970
L2_total_cache_misses = 19894
L2_total_cache_miss_rate = 0.0437
L2_total_cache_pending_hits = 112
L2_total_cache_reservation_fails = 364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1352380
icnt_total_pkts_simt_to_mem=685880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.1996
	minimum = 6
	maximum = 613
Network latency average = 34.3857
	minimum = 6
	maximum = 431
Slowest packet = 61882
Flit latency average = 26.7057
	minimum = 6
	maximum = 430
Slowest flit = 268708
Fragmentation average = 0.083106
	minimum = 0
	maximum = 319
Injected packet rate average = 0.105506
	minimum = 0.0877454 (at node 1)
	maximum = 0.177588 (at node 23)
Accepted packet rate average = 0.105506
	minimum = 0.0877454 (at node 1)
	maximum = 0.177588 (at node 23)
Injected flit rate average = 0.236931
	minimum = 0.131764 (at node 11)
	maximum = 0.413161 (at node 23)
Accepted flit rate average= 0.236931
	minimum = 0.165278 (at node 19)
	maximum = 0.298291 (at node 5)
Injected packet length average = 2.24565
Accepted packet length average = 2.24565
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4085 (5 samples)
	minimum = 6 (5 samples)
	maximum = 226.2 (5 samples)
Network latency average = 18.8848 (5 samples)
	minimum = 6 (5 samples)
	maximum = 173.2 (5 samples)
Flit latency average = 15.2064 (5 samples)
	minimum = 6 (5 samples)
	maximum = 170.6 (5 samples)
Fragmentation average = 0.0230432 (5 samples)
	minimum = 0 (5 samples)
	maximum = 105.6 (5 samples)
Injected packet rate average = 0.042314 (5 samples)
	minimum = 0.0292956 (5 samples)
	maximum = 0.0973228 (5 samples)
Accepted packet rate average = 0.042314 (5 samples)
	minimum = 0.0292956 (5 samples)
	maximum = 0.0973228 (5 samples)
Injected flit rate average = 0.0948658 (5 samples)
	minimum = 0.043406 (5 samples)
	maximum = 0.197219 (5 samples)
Accepted flit rate average = 0.0948658 (5 samples)
	minimum = 0.0585791 (5 samples)
	maximum = 0.179431 (5 samples)
Injected packet size average = 2.24195 (5 samples)
Accepted packet size average = 2.24195 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 28 sec (268 sec)
gpgpu_simulation_rate = 30036 (inst/sec)
gpgpu_simulation_rate = 1289 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,345483)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,345483)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,345483)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,345483)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,345483)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,345483)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,345483)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(42,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(57,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(64,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(46,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 345983  inst.: 8387078 (ipc=674.7) sim_rate=31063 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 346483  inst.: 8441277 (ipc=391.5) sim_rate=31148 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:59:59 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(22,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 347483  inst.: 8491565 (ipc=220.9) sim_rate=31218 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 348983  inst.: 8507423 (ipc=130.8) sim_rate=31162 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: cycles simulated: 349983  inst.: 8517561 (ipc=104.0) sim_rate=31085 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 351483  inst.: 8543030 (ipc=82.2) sim_rate=31065 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 17:00:03 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 352483  inst.: 8556887 (ipc=72.4) sim_rate=31003 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 353483  inst.: 8570439 (ipc=65.1) sim_rate=30940 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 354983  inst.: 8590202 (ipc=56.9) sim_rate=30900 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 355983  inst.: 8605279 (ipc=52.9) sim_rate=30843 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 356983  inst.: 8618184 (ipc=49.4) sim_rate=30779 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 358483  inst.: 8637032 (ipc=45.2) sim_rate=30736 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 359483  inst.: 8650824 (ipc=42.9) sim_rate=30676 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 17:00:10 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 360483  inst.: 8662633 (ipc=40.9) sim_rate=30610 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 361983  inst.: 8681019 (ipc=38.3) sim_rate=30566 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 362983  inst.: 8693307 (ipc=36.8) sim_rate=30502 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 363983  inst.: 8707039 (ipc=35.5) sim_rate=30444 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 365483  inst.: 8723543 (ipc=33.7) sim_rate=30395 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 366483  inst.: 8737877 (ipc=32.8) sim_rate=30339 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 17:00:16 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 367983  inst.: 8754669 (ipc=31.3) sim_rate=30292 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 368983  inst.: 8768534 (ipc=30.6) sim_rate=30236 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 369983  inst.: 8780153 (ipc=29.8) sim_rate=30172 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 371483  inst.: 8799949 (ipc=28.9) sim_rate=30136 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 372483  inst.: 8811806 (ipc=28.2) sim_rate=30074 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 373483  inst.: 8822802 (ipc=27.6) sim_rate=30009 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 374983  inst.: 8840071 (ipc=26.8) sim_rate=29966 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 17:00:23 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 375983  inst.: 8851809 (ipc=26.3) sim_rate=29904 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 376983  inst.: 8863124 (ipc=25.8) sim_rate=29842 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 378483  inst.: 8880526 (ipc=25.2) sim_rate=29800 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 379483  inst.: 8892962 (ipc=24.8) sim_rate=29742 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: cycles simulated: 380983  inst.: 8911914 (ipc=24.3) sim_rate=29706 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 381983  inst.: 8921468 (ipc=23.9) sim_rate=29639 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 382983  inst.: 8934071 (ipc=23.6) sim_rate=29583 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 17:00:30 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(16,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 384483  inst.: 8952679 (ipc=23.2) sim_rate=29546 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 385483  inst.: 8964719 (ipc=22.9) sim_rate=29489 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 386483  inst.: 8974429 (ipc=22.6) sim_rate=29424 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 387483  inst.: 8985248 (ipc=22.3) sim_rate=29363 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 388983  inst.: 9003602 (ipc=21.9) sim_rate=29327 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 389983  inst.: 9015467 (ipc=21.7) sim_rate=29270 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 390983  inst.: 9026127 (ipc=21.5) sim_rate=29210 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: cycles simulated: 391983  inst.: 9038488 (ipc=21.3) sim_rate=29156 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 17:00:38 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(41,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 393483  inst.: 9056323 (ipc=21.0) sim_rate=29120 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 394483  inst.: 9070296 (ipc=20.8) sim_rate=29071 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 395483  inst.: 9082031 (ipc=20.6) sim_rate=29016 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: cycles simulated: 396983  inst.: 9100668 (ipc=20.4) sim_rate=28983 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 397983  inst.: 9114515 (ipc=20.3) sim_rate=28934 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 398983  inst.: 9125112 (ipc=20.1) sim_rate=28876 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 17:00:44 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(34,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 400483  inst.: 9146239 (ipc=19.9) sim_rate=28852 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: cycles simulated: 401483  inst.: 9158700 (ipc=19.8) sim_rate=28800 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: cycles simulated: 402483  inst.: 9172003 (ipc=19.7) sim_rate=28752 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 403983  inst.: 9189535 (ipc=19.5) sim_rate=28717 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 404983  inst.: 9205315 (ipc=19.4) sim_rate=28676 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: cycles simulated: 405983  inst.: 9219855 (ipc=19.3) sim_rate=28633 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 17:00:50 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(51,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 407483  inst.: 9237624 (ipc=19.2) sim_rate=28599 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 408483  inst.: 9252224 (ipc=19.1) sim_rate=28556 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: cycles simulated: 409983  inst.: 9271444 (ipc=18.9) sim_rate=28527 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 410983  inst.: 9283552 (ipc=18.8) sim_rate=28477 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 412483  inst.: 9303083 (ipc=18.7) sim_rate=28449 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: cycles simulated: 413483  inst.: 9317425 (ipc=18.6) sim_rate=28406 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 17:00:56 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(56,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 414483  inst.: 9333087 (ipc=18.6) sim_rate=28368 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: cycles simulated: 415983  inst.: 9351782 (ipc=18.5) sim_rate=28338 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: cycles simulated: 416983  inst.: 9365115 (ipc=18.4) sim_rate=28293 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 417983  inst.: 9378712 (ipc=18.3) sim_rate=28249 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 419483  inst.: 9397428 (ipc=18.2) sim_rate=28220 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 420483  inst.: 9409985 (ipc=18.1) sim_rate=28173 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:01:02 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 421983  inst.: 9426750 (ipc=18.0) sim_rate=28139 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 422983  inst.: 9438677 (ipc=17.9) sim_rate=28091 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:01:04 2019
GPGPU-Sim uArch: cycles simulated: 424483  inst.: 9456913 (ipc=17.8) sim_rate=28062 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 425483  inst.: 9469185 (ipc=17.7) sim_rate=28015 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 426483  inst.: 9483171 (ipc=17.7) sim_rate=27973 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 427983  inst.: 9499477 (ipc=17.6) sim_rate=27939 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 428983  inst.: 9514334 (ipc=17.5) sim_rate=27901 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:01:09 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(46,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 430483  inst.: 9531235 (ipc=17.4) sim_rate=27869 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 431483  inst.: 9543621 (ipc=17.4) sim_rate=27823 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: cycles simulated: 432483  inst.: 9557233 (ipc=17.3) sim_rate=27782 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 433983  inst.: 9576055 (ipc=17.2) sim_rate=27756 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 434983  inst.: 9588731 (ipc=17.2) sim_rate=27713 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 436483  inst.: 9605868 (ipc=17.1) sim_rate=27682 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:01:15 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(78,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 437483  inst.: 9619073 (ipc=17.1) sim_rate=27641 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 438983  inst.: 9635439 (ipc=17.0) sim_rate=27608 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: cycles simulated: 440483  inst.: 9652694 (ipc=16.9) sim_rate=27579 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 441483  inst.: 9666043 (ipc=16.8) sim_rate=27538 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 442983  inst.: 9682321 (ipc=16.7) sim_rate=27506 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 443983  inst.: 9696872 (ipc=16.7) sim_rate=27469 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:01:21 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(75,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 445483  inst.: 9715613 (ipc=16.7) sim_rate=27445 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 446983  inst.: 9734256 (ipc=16.6) sim_rate=27420 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (102268,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(102269,345483)
GPGPU-Sim uArch: cycles simulated: 447983  inst.: 9749008 (ipc=16.6) sim_rate=27384 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 449483  inst.: 9768263 (ipc=16.5) sim_rate=27362 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (104689,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(104690,345483)
GPGPU-Sim uArch: cycles simulated: 450483  inst.: 9783549 (ipc=16.5) sim_rate=27328 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 451983  inst.: 9808738 (ipc=16.5) sim_rate=27322 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:01:27 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(88,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (106870,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(106871,345483)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107795,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(107796,345483)
GPGPU-Sim uArch: cycles simulated: 453483  inst.: 9831233 (ipc=16.5) sim_rate=27308 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (108131,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(108132,345483)
GPGPU-Sim uArch: cycles simulated: 454483  inst.: 9846786 (ipc=16.5) sim_rate=27276 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 455483  inst.: 9859350 (ipc=16.5) sim_rate=27235 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110122,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(110123,345483)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110452,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110453,345483)
GPGPU-Sim uArch: cycles simulated: 456983  inst.: 9885990 (ipc=16.5) sim_rate=27234 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 457983  inst.: 9900224 (ipc=16.4) sim_rate=27198 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (112732,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(112733,345483)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(91,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112980,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(112981,345483)
GPGPU-Sim uArch: cycles simulated: 459483  inst.: 9922818 (ipc=16.4) sim_rate=27185 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 460483  inst.: 9938044 (ipc=16.4) sim_rate=27153 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115596,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(115597,345483)
GPGPU-Sim uArch: cycles simulated: 461983  inst.: 9958442 (ipc=16.4) sim_rate=27134 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116538,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(116539,345483)
GPGPU-Sim uArch: cycles simulated: 462983  inst.: 9975615 (ipc=16.4) sim_rate=27107 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 464483  inst.: 9998777 (ipc=16.4) sim_rate=27096 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (119024,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(119025,345483)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(55,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 465483  inst.: 10016858 (ipc=16.4) sim_rate=27072 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120060,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120061,345483)
GPGPU-Sim uArch: cycles simulated: 466983  inst.: 10038794 (ipc=16.4) sim_rate=27058 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: cycles simulated: 467983  inst.: 10052808 (ipc=16.4) sim_rate=27023 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: cycles simulated: 469483  inst.: 10074689 (ipc=16.3) sim_rate=27009 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 470483  inst.: 10089461 (ipc=16.3) sim_rate=26977 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:01:42 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(96,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 471983  inst.: 10108939 (ipc=16.3) sim_rate=26957 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126707,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126708,345483)
GPGPU-Sim uArch: cycles simulated: 472983  inst.: 10122823 (ipc=16.3) sim_rate=26922 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: cycles simulated: 474483  inst.: 10142669 (ipc=16.2) sim_rate=26903 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: cycles simulated: 475483  inst.: 10154773 (ipc=16.2) sim_rate=26864 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: cycles simulated: 476983  inst.: 10175844 (ipc=16.2) sim_rate=26849 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:01:47 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(98,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 478483  inst.: 10197564 (ipc=16.1) sim_rate=26835 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (133048,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(133049,345483)
GPGPU-Sim uArch: cycles simulated: 479483  inst.: 10212855 (ipc=16.1) sim_rate=26805 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 480983  inst.: 10232141 (ipc=16.1) sim_rate=26785 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: cycles simulated: 482483  inst.: 10251679 (ipc=16.1) sim_rate=26766 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 483483  inst.: 10266021 (ipc=16.1) sim_rate=26734 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: cycles simulated: 484983  inst.: 10283061 (ipc=16.0) sim_rate=26709 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:01:53 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 486483  inst.: 10303516 (ipc=16.0) sim_rate=26693 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: cycles simulated: 487483  inst.: 10319482 (ipc=16.0) sim_rate=26665 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 488983  inst.: 10337813 (ipc=15.9) sim_rate=26643 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144480,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(144481,345483)
GPGPU-Sim uArch: cycles simulated: 490483  inst.: 10357853 (ipc=15.9) sim_rate=26626 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 491983  inst.: 10375837 (ipc=15.9) sim_rate=26604 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (146869,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(146870,345483)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(52,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 492983  inst.: 10391009 (ipc=15.9) sim_rate=26575 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:01:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (147792,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(147793,345483)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (147985,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(147986,345483)
GPGPU-Sim uArch: cycles simulated: 494483  inst.: 10413901 (ipc=15.9) sim_rate=26566 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 495483  inst.: 10431039 (ipc=15.9) sim_rate=26542 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:02:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (150448,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(150449,345483)
GPGPU-Sim uArch: cycles simulated: 496983  inst.: 10453472 (ipc=15.9) sim_rate=26531 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (151914,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(151915,345483)
GPGPU-Sim uArch: cycles simulated: 498483  inst.: 10476150 (ipc=15.9) sim_rate=26521 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:02:03 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(47,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 499483  inst.: 10493468 (ipc=15.9) sim_rate=26498 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: cycles simulated: 500983  inst.: 10513185 (ipc=15.8) sim_rate=26481 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155909,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155910,345483)
GPGPU-Sim uArch: cycles simulated: 502483  inst.: 10533468 (ipc=15.8) sim_rate=26466 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 503483  inst.: 10548095 (ipc=15.8) sim_rate=26436 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158102,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(158103,345483)
GPGPU-Sim uArch: cycles simulated: 504983  inst.: 10571920 (ipc=15.8) sim_rate=26429 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (159544,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(159545,345483)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159705,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159706,345483)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (159798,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(159799,345483)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(105,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160550,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160551,345483)
GPGPU-Sim uArch: cycles simulated: 506483  inst.: 10599162 (ipc=15.8) sim_rate=26431 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (161059,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(161060,345483)
GPGPU-Sim uArch: cycles simulated: 507483  inst.: 10619614 (ipc=15.9) sim_rate=26416 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:02:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (162828,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(162829,345483)
GPGPU-Sim uArch: cycles simulated: 508483  inst.: 10633904 (ipc=15.9) sim_rate=26386 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: cycles simulated: 509983  inst.: 10652625 (ipc=15.8) sim_rate=26367 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (165314,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(165315,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (165393,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(165394,345483)
GPGPU-Sim uArch: cycles simulated: 510983  inst.: 10668557 (ipc=15.8) sim_rate=26342 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:02:13 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(111,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (166701,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(166702,345483)
GPGPU-Sim uArch: cycles simulated: 512483  inst.: 10691514 (ipc=15.8) sim_rate=26333 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: cycles simulated: 513983  inst.: 10716813 (ipc=15.8) sim_rate=26331 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: cycles simulated: 514983  inst.: 10728759 (ipc=15.8) sim_rate=26295 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: cycles simulated: 516483  inst.: 10745573 (ipc=15.8) sim_rate=26272 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171745,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(171746,345483)
GPGPU-Sim uArch: cycles simulated: 517983  inst.: 10766195 (ipc=15.7) sim_rate=26259 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:02:18 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(105,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (173261,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(173262,345483)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (173356,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(173357,345483)
GPGPU-Sim uArch: cycles simulated: 518983  inst.: 10781384 (ipc=15.7) sim_rate=26232 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: cycles simulated: 520483  inst.: 10803831 (ipc=15.7) sim_rate=26222 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175819,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(175820,345483)
GPGPU-Sim uArch: cycles simulated: 521483  inst.: 10817563 (ipc=15.7) sim_rate=26192 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (177070,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(177071,345483)
GPGPU-Sim uArch: cycles simulated: 522983  inst.: 10840213 (ipc=15.7) sim_rate=26184 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (177798,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(177799,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (177853,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(177854,345483)
GPGPU-Sim uArch: cycles simulated: 523983  inst.: 10857447 (ipc=15.7) sim_rate=26162 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:02:23 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(86,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 525483  inst.: 10877213 (ipc=15.7) sim_rate=26147 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (180722,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(180723,345483)
GPGPU-Sim uArch: cycles simulated: 526483  inst.: 10891569 (ipc=15.7) sim_rate=26118 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: cycles simulated: 527983  inst.: 10911846 (ipc=15.7) sim_rate=26104 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182570,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(182571,345483)
GPGPU-Sim uArch: cycles simulated: 528983  inst.: 10926464 (ipc=15.7) sim_rate=26077 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: cycles simulated: 530483  inst.: 10946565 (ipc=15.7) sim_rate=26063 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: cycles simulated: 531483  inst.: 10958232 (ipc=15.6) sim_rate=26029 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:02:29 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(86,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (186535,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(186536,345483)
GPGPU-Sim uArch: cycles simulated: 532983  inst.: 10978340 (ipc=15.6) sim_rate=26015 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (187903,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(187904,345483)
GPGPU-Sim uArch: cycles simulated: 533983  inst.: 10991603 (ipc=15.6) sim_rate=25984 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (189004,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(189005,345483)
GPGPU-Sim uArch: cycles simulated: 535483  inst.: 11011057 (ipc=15.6) sim_rate=25969 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: cycles simulated: 536483  inst.: 11024545 (ipc=15.6) sim_rate=25940 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (191790,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(191791,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (191841,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(191842,345483)
GPGPU-Sim uArch: cycles simulated: 537983  inst.: 11050316 (ipc=15.6) sim_rate=25939 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:02:34 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(120,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 538983  inst.: 11063640 (ipc=15.6) sim_rate=25910 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: cycles simulated: 539983  inst.: 11077197 (ipc=15.6) sim_rate=25881 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (195224,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(195225,345483)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (195603,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(195604,345483)
GPGPU-Sim uArch: cycles simulated: 541483  inst.: 11099533 (ipc=15.6) sim_rate=25873 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (196225,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(196226,345483)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (196572,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(196573,345483)
GPGPU-Sim uArch: cycles simulated: 542483  inst.: 11120507 (ipc=15.6) sim_rate=25861 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: cycles simulated: 543483  inst.: 11137060 (ipc=15.6) sim_rate=25840 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:02:39 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(130,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 544983  inst.: 11158497 (ipc=15.6) sim_rate=25829 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (199529,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(199530,345483)
GPGPU-Sim uArch: cycles simulated: 545983  inst.: 11173185 (ipc=15.6) sim_rate=25804 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (200886,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(200887,345483)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (201113,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(201114,345483)
GPGPU-Sim uArch: cycles simulated: 547483  inst.: 11199998 (ipc=15.6) sim_rate=25806 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (202284,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(202285,345483)
GPGPU-Sim uArch: cycles simulated: 548483  inst.: 11217176 (ipc=15.6) sim_rate=25786 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (203244,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(203245,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (204264,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(204265,345483)
GPGPU-Sim uArch: cycles simulated: 549983  inst.: 11246337 (ipc=15.6) sim_rate=25794 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:02:44 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(125,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 550983  inst.: 11263274 (ipc=15.6) sim_rate=25774 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (205608,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(205609,345483)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (206211,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(206212,345483)
GPGPU-Sim uArch: cycles simulated: 551983  inst.: 11279526 (ipc=15.6) sim_rate=25752 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: cycles simulated: 553483  inst.: 11300565 (ipc=15.6) sim_rate=25741 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:02:47 2019
GPGPU-Sim uArch: cycles simulated: 554483  inst.: 11315694 (ipc=15.6) sim_rate=25717 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: cycles simulated: 555983  inst.: 11334392 (ipc=15.6) sim_rate=25701 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:02:49 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(93,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (211230,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(211231,345483)
GPGPU-Sim uArch: cycles simulated: 556983  inst.: 11355432 (ipc=15.6) sim_rate=25691 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (212391,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(212392,345483)
GPGPU-Sim uArch: cycles simulated: 558483  inst.: 11379181 (ipc=15.6) sim_rate=25686 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 559483  inst.: 11392260 (ipc=15.6) sim_rate=25658 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: cycles simulated: 560983  inst.: 11416090 (ipc=15.6) sim_rate=25654 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (215959,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(215960,345483)
GPGPU-Sim uArch: cycles simulated: 561983  inst.: 11429211 (ipc=15.6) sim_rate=25626 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:02:54 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(144,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 563483  inst.: 11447729 (ipc=15.6) sim_rate=25610 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: cycles simulated: 564483  inst.: 11462309 (ipc=15.6) sim_rate=25585 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: cycles simulated: 565983  inst.: 11485156 (ipc=15.6) sim_rate=25579 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: cycles simulated: 566983  inst.: 11501138 (ipc=15.6) sim_rate=25558 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (222973,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(222974,345483)
GPGPU-Sim uArch: cycles simulated: 568483  inst.: 11521826 (ipc=15.6) sim_rate=25547 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (223575,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(223576,345483)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(101,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 569483  inst.: 11540954 (ipc=15.6) sim_rate=25533 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225453,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225454,345483)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (225482,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(225483,345483)
GPGPU-Sim uArch: cycles simulated: 570983  inst.: 11566299 (ipc=15.6) sim_rate=25532 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: cycles simulated: 571983  inst.: 11581961 (ipc=15.6) sim_rate=25510 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (226713,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(226714,345483)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (226967,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(226968,345483)
GPGPU-Sim uArch: cycles simulated: 573483  inst.: 11611128 (ipc=15.6) sim_rate=25518 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228734,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228735,345483)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (228855,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(228856,345483)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(77,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 574483  inst.: 11628823 (ipc=15.6) sim_rate=25501 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229071,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(229072,345483)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (230003,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(230004,345483)
GPGPU-Sim uArch: cycles simulated: 575983  inst.: 11658046 (ipc=15.7) sim_rate=25509 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: cycles simulated: 576983  inst.: 11673551 (ipc=15.7) sim_rate=25488 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (231858,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(231859,345483)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (232024,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(232025,345483)
GPGPU-Sim uArch: cycles simulated: 577983  inst.: 11688743 (ipc=15.7) sim_rate=25465 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: cycles simulated: 579483  inst.: 11711095 (ipc=15.6) sim_rate=25458 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:03:08 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(149,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 580483  inst.: 11725614 (ipc=15.6) sim_rate=25435 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (235417,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(235418,345483)
GPGPU-Sim uArch: cycles simulated: 581983  inst.: 11745619 (ipc=15.6) sim_rate=25423 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: cycles simulated: 582983  inst.: 11759590 (ipc=15.6) sim_rate=25398 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (237753,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(237754,345483)
GPGPU-Sim uArch: cycles simulated: 584483  inst.: 11781637 (ipc=15.6) sim_rate=25391 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: cycles simulated: 585483  inst.: 11793302 (ipc=15.6) sim_rate=25361 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (240640,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(240641,345483)
GPGPU-Sim uArch: cycles simulated: 586983  inst.: 11815221 (ipc=15.6) sim_rate=25354 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (241646,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(241647,345483)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(148,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 588483  inst.: 11836623 (ipc=15.6) sim_rate=25346 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: cycles simulated: 589483  inst.: 11847969 (ipc=15.6) sim_rate=25316 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (244380,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(244381,345483)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (244441,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(244442,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (245229,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(245230,345483)
GPGPU-Sim uArch: cycles simulated: 590983  inst.: 11872898 (ipc=15.6) sim_rate=25315 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (246322,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(246323,345483)
GPGPU-Sim uArch: cycles simulated: 591983  inst.: 11889362 (ipc=15.6) sim_rate=25296 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: cycles simulated: 592983  inst.: 11903254 (ipc=15.6) sim_rate=25272 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (248157,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(248158,345483)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (248287,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(248288,345483)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(172,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 594483  inst.: 11928217 (ipc=15.6) sim_rate=25271 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: cycles simulated: 595483  inst.: 11944119 (ipc=15.6) sim_rate=25251 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: cycles simulated: 596983  inst.: 11962819 (ipc=15.6) sim_rate=25238 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (252013,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(252014,345483)
GPGPU-Sim uArch: cycles simulated: 597983  inst.: 11976748 (ipc=15.6) sim_rate=25214 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:03:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (253341,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(253342,345483)
GPGPU-Sim uArch: cycles simulated: 598983  inst.: 11991382 (ipc=15.5) sim_rate=25191 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (254520,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(254521,345483)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(172,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 600483  inst.: 12014717 (ipc=15.5) sim_rate=25188 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (255472,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(255473,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (255871,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(255872,345483)
GPGPU-Sim uArch: cycles simulated: 601483  inst.: 12030780 (ipc=15.6) sim_rate=25168 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (257096,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(257097,345483)
GPGPU-Sim uArch: cycles simulated: 602983  inst.: 12056661 (ipc=15.6) sim_rate=25170 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: cycles simulated: 603983  inst.: 12069837 (ipc=15.6) sim_rate=25145 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: cycles simulated: 605483  inst.: 12087626 (ipc=15.5) sim_rate=25130 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (260878,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(260879,345483)
GPGPU-Sim uArch: cycles simulated: 606483  inst.: 12101671 (ipc=15.5) sim_rate=25107 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:03:30 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(179,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 607983  inst.: 12119819 (ipc=15.5) sim_rate=25092 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: cycles simulated: 608983  inst.: 12133065 (ipc=15.5) sim_rate=25068 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:03:32 2019
GPGPU-Sim uArch: cycles simulated: 610483  inst.: 12152156 (ipc=15.5) sim_rate=25055 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:03:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (265972,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(265973,345483)
GPGPU-Sim uArch: cycles simulated: 611483  inst.: 12164195 (ipc=15.5) sim_rate=25029 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:03:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (266011,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(266012,345483)
GPGPU-Sim uArch: cycles simulated: 612983  inst.: 12188080 (ipc=15.5) sim_rate=25026 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 613983  inst.: 12200827 (ipc=15.5) sim_rate=25001 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:03:36 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (269170,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(269171,345483)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (269705,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(269706,345483)
GPGPU-Sim uArch: cycles simulated: 615483  inst.: 12223855 (ipc=15.5) sim_rate=24997 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: cycles simulated: 616483  inst.: 12239121 (ipc=15.5) sim_rate=24977 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (271049,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(271050,345483)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (272470,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(272471,345483)
GPGPU-Sim uArch: cycles simulated: 617983  inst.: 12261949 (ipc=15.5) sim_rate=24973 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 17:03:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (272857,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(272858,345483)
GPGPU-Sim uArch: cycles simulated: 618983  inst.: 12276103 (ipc=15.5) sim_rate=24951 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (273691,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(273692,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (274565,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(274566,345483)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(185,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 620483  inst.: 12300375 (ipc=15.5) sim_rate=24950 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (275587,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(275588,345483)
GPGPU-Sim uArch: cycles simulated: 621483  inst.: 12318336 (ipc=15.5) sim_rate=24935 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (276865,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(276866,345483)
GPGPU-Sim uArch: cycles simulated: 622483  inst.: 12331282 (ipc=15.5) sim_rate=24911 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (277393,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(277394,345483)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (277678,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(277679,345483)
GPGPU-Sim uArch: cycles simulated: 623983  inst.: 12353732 (ipc=15.5) sim_rate=24906 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (279404,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(279405,345483)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (279496,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(279497,345483)
GPGPU-Sim uArch: cycles simulated: 624983  inst.: 12367667 (ipc=15.4) sim_rate=24884 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:03:45 2019
GPGPU-Sim uArch: cycles simulated: 625983  inst.: 12381257 (ipc=15.4) sim_rate=24861 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:03:46 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(184,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (281830,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(281831,345483)
GPGPU-Sim uArch: cycles simulated: 627483  inst.: 12401841 (ipc=15.4) sim_rate=24853 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:03:47 2019
GPGPU-Sim uArch: cycles simulated: 628483  inst.: 12415201 (ipc=15.4) sim_rate=24830 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: cycles simulated: 629483  inst.: 12427515 (ipc=15.4) sim_rate=24805 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: cycles simulated: 630983  inst.: 12444902 (ipc=15.4) sim_rate=24790 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (286916,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(286917,345483)
GPGPU-Sim uArch: cycles simulated: 632483  inst.: 12461254 (ipc=15.4) sim_rate=24773 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: cycles simulated: 633483  inst.: 12474660 (ipc=15.4) sim_rate=24751 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (288833,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(288834,345483)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (288934,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(288935,345483)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(146,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 634983  inst.: 12498634 (ipc=15.4) sim_rate=24749 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: cycles simulated: 635983  inst.: 12513336 (ipc=15.4) sim_rate=24729 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (291105,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(291106,345483)
GPGPU-Sim uArch: cycles simulated: 636983  inst.: 12525524 (ipc=15.4) sim_rate=24705 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (291908,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(291909,345483)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (292198,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(292199,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (292477,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(292478,345483)
GPGPU-Sim uArch: cycles simulated: 638483  inst.: 12547210 (ipc=15.3) sim_rate=24699 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: cycles simulated: 639483  inst.: 12562814 (ipc=15.4) sim_rate=24681 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (294455,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(294456,345483)
GPGPU-Sim uArch: cycles simulated: 640983  inst.: 12579672 (ipc=15.3) sim_rate=24666 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:03:58 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(126,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (296487,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(296488,345483)
GPGPU-Sim uArch: cycles simulated: 641983  inst.: 12590646 (ipc=15.3) sim_rate=24639 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:03:59 2019
GPGPU-Sim uArch: cycles simulated: 643483  inst.: 12608859 (ipc=15.3) sim_rate=24626 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (298306,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(298307,345483)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (298754,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(298755,345483)
GPGPU-Sim uArch: cycles simulated: 644483  inst.: 12622437 (ipc=15.3) sim_rate=24605 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:04:01 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (299010,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(299011,345483)
GPGPU-Sim uArch: cycles simulated: 645983  inst.: 12642115 (ipc=15.3) sim_rate=24595 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (301296,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(301297,345483)
GPGPU-Sim uArch: cycles simulated: 646983  inst.: 12654520 (ipc=15.3) sim_rate=24571 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:04:03 2019
GPGPU-Sim uArch: cycles simulated: 648483  inst.: 12673173 (ipc=15.3) sim_rate=24560 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (303304,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(303305,345483)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(183,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (303535,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(303536,345483)
GPGPU-Sim uArch: cycles simulated: 649483  inst.: 12687578 (ipc=15.3) sim_rate=24540 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: cycles simulated: 650483  inst.: 12700491 (ipc=15.2) sim_rate=24518 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (305017,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(305018,345483)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (306412,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(306413,345483)
GPGPU-Sim uArch: cycles simulated: 651983  inst.: 12725438 (ipc=15.3) sim_rate=24519 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (307357,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(307358,345483)
GPGPU-Sim uArch: cycles simulated: 652983  inst.: 12738604 (ipc=15.2) sim_rate=24497 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:04:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (307813,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(307814,345483)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (308700,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(308701,345483)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (308842,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(308843,345483)
GPGPU-Sim uArch: cycles simulated: 654483  inst.: 12761172 (ipc=15.2) sim_rate=24493 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:04:09 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(215,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 655483  inst.: 12775764 (ipc=15.2) sim_rate=24474 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:04:10 2019
GPGPU-Sim uArch: cycles simulated: 656483  inst.: 12792222 (ipc=15.2) sim_rate=24459 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:04:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (311286,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(311287,345483)
GPGPU-Sim uArch: cycles simulated: 657483  inst.: 12805965 (ipc=15.2) sim_rate=24438 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:04:12 2019
GPGPU-Sim uArch: cycles simulated: 658983  inst.: 12823792 (ipc=15.2) sim_rate=24426 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:04:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (313996,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(313997,345483)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (314178,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(314179,345483)
GPGPU-Sim uArch: cycles simulated: 659983  inst.: 12841959 (ipc=15.2) sim_rate=24414 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:04:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (315715,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(315716,345483)
GPGPU-Sim uArch: cycles simulated: 661483  inst.: 12862076 (ipc=15.2) sim_rate=24406 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:04:15 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(220,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (316691,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(316692,345483)
GPGPU-Sim uArch: cycles simulated: 662483  inst.: 12877586 (ipc=15.2) sim_rate=24389 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:04:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (317123,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(317124,345483)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (318494,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(318495,345483)
GPGPU-Sim uArch: cycles simulated: 663983  inst.: 12899859 (ipc=15.2) sim_rate=24385 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:04:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (318997,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(318998,345483)
GPGPU-Sim uArch: cycles simulated: 664983  inst.: 12915437 (ipc=15.2) sim_rate=24368 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:04:18 2019
GPGPU-Sim uArch: cycles simulated: 665983  inst.: 12928086 (ipc=15.2) sim_rate=24346 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:04:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (320514,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(320515,345483)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (321246,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(321247,345483)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (321863,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(321864,345483)
GPGPU-Sim uArch: cycles simulated: 667483  inst.: 12952057 (ipc=15.2) sim_rate=24345 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:04:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (322297,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(322298,345483)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(222,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (322907,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(322908,345483)
GPGPU-Sim uArch: cycles simulated: 668483  inst.: 12968842 (ipc=15.2) sim_rate=24331 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:04:21 2019
GPGPU-Sim uArch: cycles simulated: 669483  inst.: 12983166 (ipc=15.2) sim_rate=24313 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:04:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (324760,345483), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(324761,345483)
GPGPU-Sim uArch: cycles simulated: 670983  inst.: 13003723 (ipc=15.2) sim_rate=24306 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:04:23 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (325751,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(325752,345483)
GPGPU-Sim uArch: cycles simulated: 671983  inst.: 13018371 (ipc=15.2) sim_rate=24288 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:04:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (327066,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(327067,345483)
GPGPU-Sim uArch: cycles simulated: 672983  inst.: 13036853 (ipc=15.2) sim_rate=24277 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:04:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (327543,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(327544,345483)
GPGPU-Sim uArch: cycles simulated: 674483  inst.: 13058654 (ipc=15.2) sim_rate=24272 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:04:26 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(168,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (329421,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(329422,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (329523,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(329524,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (329859,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(329860,345483)
GPGPU-Sim uArch: cycles simulated: 675483  inst.: 13075669 (ipc=15.2) sim_rate=24259 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:04:27 2019
GPGPU-Sim uArch: cycles simulated: 676983  inst.: 13100297 (ipc=15.2) sim_rate=24259 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:04:28 2019
GPGPU-Sim uArch: cycles simulated: 677983  inst.: 13111495 (ipc=15.2) sim_rate=24235 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:04:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (333284,345483), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(333285,345483)
GPGPU-Sim uArch: cycles simulated: 679483  inst.: 13133163 (ipc=15.2) sim_rate=24230 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:04:30 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (334343,345483), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(334344,345483)
GPGPU-Sim uArch: cycles simulated: 680483  inst.: 13149171 (ipc=15.2) sim_rate=24215 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:04:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (335287,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(335288,345483)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(183,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (335365,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(335366,345483)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (335831,345483), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(335832,345483)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (336106,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(336107,345483)
GPGPU-Sim uArch: cycles simulated: 681983  inst.: 13178748 (ipc=15.2) sim_rate=24225 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:04:32 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (336731,345483), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(336732,345483)
GPGPU-Sim uArch: cycles simulated: 682983  inst.: 13195063 (ipc=15.2) sim_rate=24211 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:04:33 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (338417,345483), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(338418,345483)
GPGPU-Sim uArch: cycles simulated: 683983  inst.: 13212292 (ipc=15.3) sim_rate=24198 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:04:34 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (339302,345483), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(339303,345483)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (339437,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(339438,345483)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (339621,345483), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(339622,345483)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (339689,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(339690,345483)
GPGPU-Sim uArch: cycles simulated: 685483  inst.: 13238712 (ipc=15.3) sim_rate=24202 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:04:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (340733,345483), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(340734,345483)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(249,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 686483  inst.: 13255787 (ipc=15.3) sim_rate=24189 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:04:36 2019
GPGPU-Sim uArch: cycles simulated: 687483  inst.: 13271805 (ipc=15.3) sim_rate=24174 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:04:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (342480,345483), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(342481,345483)
GPGPU-Sim uArch: cycles simulated: 688983  inst.: 13288916 (ipc=15.3) sim_rate=24161 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:04:38 2019
GPGPU-Sim uArch: cycles simulated: 689983  inst.: 13301673 (ipc=15.2) sim_rate=24140 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:04:39 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (344865,345483), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(344866,345483)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (345603,345483), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(345604,345483)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (345777,345483), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(345778,345483)
GPGPU-Sim uArch: cycles simulated: 691483  inst.: 13322716 (ipc=15.2) sim_rate=24135 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:04:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (346190,345483), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(346191,345483)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (346406,345483), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(346407,345483)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (346611,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692483  inst.: 13339215 (ipc=15.2) sim_rate=24121 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:04:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (347115,345483), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(216,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 693983  inst.: 13361505 (ipc=15.2) sim_rate=24118 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:04:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (348702,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (349156,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694983  inst.: 13374367 (ipc=15.2) sim_rate=24097 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:04:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (349544,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (350658,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696483  inst.: 13391870 (ipc=15.2) sim_rate=24086 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:04:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (351191,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697483  inst.: 13404726 (ipc=15.2) sim_rate=24065 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:04:45 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (352337,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (353065,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (353250,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (353464,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (353489,345483), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 698983  inst.: 13429799 (ipc=15.2) sim_rate=24067 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:04:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (353536,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (354001,345483), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(243,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 700483  inst.: 13450526 (ipc=15.2) sim_rate=24061 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:04:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (355030,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355460,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (355747,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (355927,345483), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (356228,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701983  inst.: 13469668 (ipc=15.2) sim_rate=24052 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:04:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (356913,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (357274,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (357330,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357918,345483), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 703483  inst.: 13487063 (ipc=15.2) sim_rate=24041 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:04:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (358059,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (358507,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (358575,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358801,345483), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 704983  inst.: 13505460 (ipc=15.2) sim_rate=24031 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:04:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (360042,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (360599,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360691,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (360877,345483), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 706483  inst.: 13521365 (ipc=15.2) sim_rate=24016 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:04:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (361005,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (361214,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (361529,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (361831,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (361964,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (362273,345483), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 707983  inst.: 13536286 (ipc=15.1) sim_rate=24000 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:04:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (362676,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (362694,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (362748,345483), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(224,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (362968,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (363132,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (363629,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (363921,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (364151,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (364301,345483), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 709983  inst.: 13554252 (ipc=15.1) sim_rate=23989 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:04:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (364606,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (364939,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (365121,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (365146,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (365194,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (365519,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (365546,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (365569,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (365789,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365839,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (365982,345483), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 711983  inst.: 13570695 (ipc=15.1) sim_rate=23976 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:04:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366550,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (366694,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (366828,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (366892,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (366929,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367268,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367413,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (367466,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (367991,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (368019,345483), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (368162,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (368534,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (368715,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (368898,345483), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 714483  inst.: 13584930 (ipc=15.0) sim_rate=23959 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:04:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (369023,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (369038,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369094,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (369217,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369236,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369323,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (369421,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369773,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (370017,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (370127,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (370257,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (370297,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (370540,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (370582,345483), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (370856,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (371016,345483), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (371687,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (371822,345483), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (371857,345483), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 371858
gpu_sim_insn = 5540527
gpu_ipc =      14.8996
gpu_tot_sim_cycle = 717341
gpu_tot_sim_insn = 13590277
gpu_tot_ipc =      18.9454
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1437470
gpu_stall_icnt2sh    = 4262885
gpu_total_sim_rate=23968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 792004
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 78218, Miss = 65163, Miss_rate = 0.833, Pending_hits = 4232, Reservation_fails = 574190
	L1D_cache_core[1]: Access = 75597, Miss = 63147, Miss_rate = 0.835, Pending_hits = 4030, Reservation_fails = 565197
	L1D_cache_core[2]: Access = 77824, Miss = 64824, Miss_rate = 0.833, Pending_hits = 4231, Reservation_fails = 577600
	L1D_cache_core[3]: Access = 78697, Miss = 65652, Miss_rate = 0.834, Pending_hits = 4289, Reservation_fails = 583647
	L1D_cache_core[4]: Access = 75037, Miss = 62552, Miss_rate = 0.834, Pending_hits = 4085, Reservation_fails = 559933
	L1D_cache_core[5]: Access = 78553, Miss = 65668, Miss_rate = 0.836, Pending_hits = 4116, Reservation_fails = 582055
	L1D_cache_core[6]: Access = 78015, Miss = 65092, Miss_rate = 0.834, Pending_hits = 4209, Reservation_fails = 573781
	L1D_cache_core[7]: Access = 78488, Miss = 65771, Miss_rate = 0.838, Pending_hits = 4107, Reservation_fails = 586146
	L1D_cache_core[8]: Access = 77596, Miss = 64718, Miss_rate = 0.834, Pending_hits = 4204, Reservation_fails = 577564
	L1D_cache_core[9]: Access = 80160, Miss = 66737, Miss_rate = 0.833, Pending_hits = 4416, Reservation_fails = 589750
	L1D_cache_core[10]: Access = 76274, Miss = 63872, Miss_rate = 0.837, Pending_hits = 4069, Reservation_fails = 575933
	L1D_cache_core[11]: Access = 74057, Miss = 61518, Miss_rate = 0.831, Pending_hits = 3993, Reservation_fails = 550408
	L1D_cache_core[12]: Access = 77902, Miss = 64914, Miss_rate = 0.833, Pending_hits = 4190, Reservation_fails = 573803
	L1D_cache_core[13]: Access = 78992, Miss = 65845, Miss_rate = 0.834, Pending_hits = 4125, Reservation_fails = 583636
	L1D_cache_core[14]: Access = 77656, Miss = 64915, Miss_rate = 0.836, Pending_hits = 4114, Reservation_fails = 573908
	L1D_total_cache_accesses = 1163066
	L1D_total_cache_misses = 970388
	L1D_total_cache_miss_rate = 0.8343
	L1D_total_cache_pending_hits = 62410
	L1D_total_cache_reservation_fails = 8627551
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 117707
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 563847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5934932
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117227
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2692619
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 791006
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2020, 2349, 2063, 2000, 1996, 1955, 2165, 2141, 2490, 1833, 2143, 2332, 2150, 2241, 2426, 2336, 1947, 2114, 1902, 1939, 1694, 2227, 2098, 2425, 2533, 2369, 1915, 1980, 2346, 2228, 2285, 2244, 2343, 2226, 2366, 2433, 2361, 2257, 2635, 2395, 1603, 1714, 1481, 1286, 1538, 2007, 1516, 1629, 
gpgpu_n_tot_thrd_icount = 46901120
gpgpu_n_tot_w_icount = 1465660
gpgpu_n_stall_shd_mem = 9431194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 563847
gpgpu_n_mem_write_global = 409078
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1823052
gpgpu_n_store_insn = 665902
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1334160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9427783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15998629	W0_Idle:875734	W0_Scoreboard:2391091	W1:352882	W2:166565	W3:108747	W4:77250	W5:60600	W6:52542	W7:48400	W8:42771	W9:40036	W10:38678	W11:34862	W12:30349	W13:27574	W14:22870	W15:18963	W16:16735	W17:14676	W18:13625	W19:12313	W20:12064	W21:13160	W22:13685	W23:13218	W24:13091	W25:12104	W26:8847	W27:7629	W28:4678	W29:1674	W30:607	W31:145	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4510776 {8:563847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16383248 {40:408813,72:83,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76683192 {136:563847,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3272624 {8:409078,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 343 
max_icnt2mem_latency = 777 
max_icnt2sh_latency = 716489 
mrq_lat_table:38029 	3759 	1015 	3347 	4640 	713 	257 	161 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	231418 	661405 	80114 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	98098 	79586 	137505 	301731 	217950 	137208 	922 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39984 	257551 	248944 	17326 	57 	0 	0 	2 	9 	35 	914 	8857 	17357 	43871 	99750 	170746 	67537 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	1345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        34        21        25        27        26        32        32        39        37        31        24        36        35        34        35 
dram[1]:        24        31        25        24        22        18        30        30        25        40        27        30        32        33        39        34 
dram[2]:        28        28        34        33        32        31        32        32        28        32        31        24        34        36        45        55 
dram[3]:        25        28        58        46        34        32        26        28        26        24        24        22        31        34        32        35 
dram[4]:        30        30        29        31        25        34        32        32        33        33        29        24        32        35        32        33 
dram[5]:        31        35        35        32        20        26        27        28        28        26        26        25        32        33        32        32 
maximum service time to same row:
dram[0]:     59837     58365     43528     69325     62580     58506     48999     43700     61147     62585     50751     52796    101217     99131     97947     79179 
dram[1]:     69444     68608     73228     73064     72141     92263     59477     36877     54716     47347     54984     73728     91578     56678     78043     84097 
dram[2]:     54396     40441     58335     74039     60346     46854     56586     58070     47934     42295     47779     43572     76438     69670    134209    139038 
dram[3]:     55733     84442     56713     83293     98021     53702     60393     52734     50744     38512     42649     49850     75427     65442     63778     74688 
dram[4]:     67881     66853     65176     52214     63841     68494     62197     93936     57025     55141     38906     66000    115316     92870     76946     95559 
dram[5]:     52916     80588    111818     55809    116675     48937     63878     49887     62204     43532     52344     59520     54803    109197    139043    127178 
average row accesses per activate:
dram[0]:  3.690323  3.204082  3.184080  3.403226  4.269841  3.642857  3.364583  3.686813  5.016529  4.126582  3.537313  4.125000  5.929824  6.363636  8.842105  6.555555 
dram[1]:  4.006024  3.958084  3.431579  4.074074  3.034826  3.112299  3.297674  3.000000  3.636364  3.830303  3.635761  3.537415  4.876712  4.947369  5.626866  6.416667 
dram[2]:  3.004762  3.528409  4.040000  4.019481  3.784722  3.916667  3.930380  4.410959  3.850000  3.715116  3.266667  2.903553  6.169491  6.016949  6.303571  7.265306 
dram[3]:  3.494186  3.232228  4.705883  4.347518  4.467890  4.042553  4.521739  3.755952  3.894410  3.300000  3.186047  2.897297  5.693548  5.000000  6.310345  5.806452 
dram[4]:  4.504000  4.125926  4.000000  3.497041  3.715190  3.784314  3.711656  3.985915  4.283871  4.380645  3.619048  3.746032  4.565790  5.830509  6.880000  9.285714 
dram[5]:  3.505882  3.211340  3.177665  3.368421  3.335227  3.000000  4.118421  4.468966  3.676301  3.523316  3.586207  3.368750  4.905406  4.763158  6.054545  8.384615 
average row locality = 51937/13289 = 3.908270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       412       442       457       458       414       425       495       504       465       486       399       397       329       338       336       354 
dram[1]:       448       452       455       453       458       444       545       526       513       484       433       413       347       359       375       382 
dram[2]:       444       437       442       445       417       425       478       498       479       498       429       448       351       343       351       355 
dram[3]:       430       461       449       433       381       430       483       480       481       514       448       431       335       347       365       359 
dram[4]:       409       406       436       426       433       434       468       447       504       501       424       388       329       326       343       325 
dram[5]:       428       432       452       459       434       429       469       485       488       506       435       431       342       343       332       327 
total reads: 40856
bank skew: 545/325 = 1.68
chip skew: 7087/6599 = 1.07
number of total write accesses:
dram[0]:       160       186       183       175       124       136       151       167       142       166        75        65         9        12         0         0 
dram[1]:       217       209       197       207       152       138       164       164       167       148       116       107         9        17         2         3 
dram[2]:       187       184       164       174       128       139       143       146       137       141       110       124        13        12         2         1 
dram[3]:       171       221       191       180       106       140       141       151       146       179       100       105        18        18         1         1 
dram[4]:       154       151       172       165       154       145       137       119       160       178       108        84        18        18         1         0 
dram[5]:       168       191       174       181       153       132       157       163       148       174        85       108        21        19         1         0 
total reads: 11081
min_bank_accesses = 0!
chip skew: 2017/1751 = 1.15
average mf latency per bank:
dram[0]:       2892      2668      2897      2975      3527      3329      3111      2901      2937      2822      7337      7799     15518     15387     21423     20641
dram[1]:       2478      2575      2876      2900      3241      3413      2920      3030      2805      2973      6206      7116     14821     14400     19400     19541
dram[2]:       2655      2725      3049      2951      3527      3491      3187      3112      3072      2969      6492      6499     14226     15551     19880     20770
dram[3]:       2828      2443      2885      3057      3867      3409      3258      3159      2990      2691      6369      6679     15043     14903     19815     20426
dram[4]:       3921      3063      4067      3158      4516      3427      4612      3457      3837      2639     42753      7825     21078     16315     28892     22457
dram[5]:       2776      2816      2910      3011      3148      3496      2999      3090      2787      2760      6903      6843     14444     15369     21233     22707
maximum mf latency per bank:
dram[0]:        790       882       784       792       769       792       765       863       804       746       807       834       857       908       774       828
dram[1]:        833       874       832       893       833       834       783       892       785       800       902       771       791       770       767       817
dram[2]:        794       800       795       831       780       822       773       870       876       871       835       954       873       849       802       766
dram[3]:        843       863       802       774       769       827       761       828       889       834       831       868       786       855       787       846
dram[4]:       1063       818       975       868      1002       830      1029       843       948       796      1019       949      1081       872       980       783
dram[5]:        790       810       741       937       759       853       791       852       751       822       762       845       790       859       839       752

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=926743 n_act=2121 n_pre=2105 n_req=8462 n_rd=13422 n_write=2494 bw_util=0.03362
n_activity=138438 dram_eff=0.2299
bk0: 824a 939496i bk1: 884a 937185i bk2: 914a 937795i bk3: 916a 937302i bk4: 828a 940162i bk5: 850a 939097i bk6: 990a 937196i bk7: 1008a 936706i bk8: 930a 939072i bk9: 972a 938192i bk10: 798a 939593i bk11: 794a 940679i bk12: 658a 943097i bk13: 676a 942861i bk14: 672a 943924i bk15: 708a 943073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0620709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=924964 n_act=2444 n_pre=2428 n_req=9104 n_rd=14174 n_write=2875 bw_util=0.03601
n_activity=151584 dram_eff=0.2249
bk0: 896a 938256i bk1: 904a 938197i bk2: 910a 937496i bk3: 906a 937783i bk4: 916a 937643i bk5: 888a 938261i bk6: 1090a 936756i bk7: 1052a 936197i bk8: 1026a 937591i bk9: 968a 938350i bk10: 866a 939227i bk11: 826a 939250i bk12: 694a 942940i bk13: 718a 942535i bk14: 750a 943220i bk15: 764a 943449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0448967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=926276 n_act=2199 n_pre=2183 n_req=8645 n_rd=13680 n_write=2547 bw_util=0.03427
n_activity=140889 dram_eff=0.2304
bk0: 888a 937594i bk1: 874a 938411i bk2: 884a 938920i bk3: 890a 938742i bk4: 834a 939276i bk5: 850a 938721i bk6: 956a 937827i bk7: 996a 937763i bk8: 958a 938535i bk9: 996a 937893i bk10: 858a 938907i bk11: 896a 937589i bk12: 702a 942575i bk13: 686a 942847i bk14: 702a 943516i bk15: 710a 943867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0600464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=926188 n_act=2199 n_pre=2183 n_req=8696 n_rd=13654 n_write=2661 bw_util=0.03446
n_activity=143500 dram_eff=0.2274
bk0: 860a 938554i bk1: 922a 936773i bk2: 898a 938690i bk3: 866a 939008i bk4: 762a 940878i bk5: 860a 939366i bk6: 966a 938892i bk7: 960a 938104i bk8: 962a 938649i bk9: 1028a 936432i bk10: 896a 938941i bk11: 862a 938398i bk12: 670a 942643i bk13: 694a 942688i bk14: 730a 943425i bk15: 718a 943625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0419808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=927189 n_act=2000 n_pre=1984 n_req=8363 n_rd=13198 n_write=2514 bw_util=0.03319
n_activity=137482 dram_eff=0.2286
bk0: 818a 940240i bk1: 812a 939871i bk2: 872a 938716i bk3: 852a 938696i bk4: 866a 938420i bk5: 868a 938368i bk6: 936a 937770i bk7: 894a 938603i bk8: 1008a 938098i bk9: 1002a 937412i bk10: 848a 938811i bk11: 776a 940003i bk12: 658a 942006i bk13: 652a 942518i bk14: 686a 943414i bk15: 650a 943993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0628524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946885 n_nop=925981 n_act=2326 n_pre=2310 n_req=8667 n_rd=13584 n_write=2684 bw_util=0.03436
n_activity=144908 dram_eff=0.2245
bk0: 856a 938873i bk1: 864a 937519i bk2: 904a 937876i bk3: 918a 937677i bk4: 868a 937733i bk5: 858a 938390i bk6: 938a 938299i bk7: 970a 938227i bk8: 976a 937545i bk9: 1012a 936951i bk10: 870a 939226i bk11: 862a 939048i bk12: 684a 942581i bk13: 686a 942442i bk14: 664a 943368i bk15: 654a 944250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.052904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77067, Miss = 3307, Miss_rate = 0.043, Pending_hits = 17, Reservation_fails = 227
L2_cache_bank[1]: Access = 77894, Miss = 3404, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 433
L2_cache_bank[2]: Access = 77105, Miss = 3574, Miss_rate = 0.046, Pending_hits = 20, Reservation_fails = 115
L2_cache_bank[3]: Access = 78299, Miss = 3513, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[4]: Access = 76852, Miss = 3391, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 18
L2_cache_bank[5]: Access = 78009, Miss = 3449, Miss_rate = 0.044, Pending_hits = 22, Reservation_fails = 193
L2_cache_bank[6]: Access = 77846, Miss = 3372, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 77981, Miss = 3455, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 116805, Miss = 3346, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 481
L2_cache_bank[9]: Access = 78627, Miss = 3253, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 403
L2_cache_bank[10]: Access = 78077, Miss = 3380, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 78438, Miss = 3412, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 973000
L2_total_cache_misses = 40856
L2_total_cache_miss_rate = 0.0420
L2_total_cache_pending_hits = 149
L2_total_cache_reservation_fails = 1872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 529246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1526
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 402688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3228658
icnt_total_pkts_simt_to_mem=1382707
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.0407
	minimum = 6
	maximum = 635
Network latency average = 32.9956
	minimum = 6
	maximum = 464
Slowest packet = 912812
Flit latency average = 24.017
	minimum = 6
	maximum = 464
Slowest flit = 3913208
Fragmentation average = 0.0873752
	minimum = 0
	maximum = 415
Injected packet rate average = 0.103192
	minimum = 0.0901204 (at node 11)
	maximum = 0.153672 (at node 23)
Accepted packet rate average = 0.103192
	minimum = 0.0901204 (at node 11)
	maximum = 0.153672 (at node 23)
Injected flit rate average = 0.256281
	minimum = 0.121708 (at node 11)
	maximum = 0.450559 (at node 23)
Accepted flit rate average= 0.256281
	minimum = 0.147056 (at node 15)
	maximum = 0.345745 (at node 0)
Injected packet length average = 2.48355
Accepted packet length average = 2.48355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5139 (6 samples)
	minimum = 6 (6 samples)
	maximum = 294.333 (6 samples)
Network latency average = 21.2366 (6 samples)
	minimum = 6 (6 samples)
	maximum = 221.667 (6 samples)
Flit latency average = 16.6749 (6 samples)
	minimum = 6 (6 samples)
	maximum = 219.5 (6 samples)
Fragmentation average = 0.0337652 (6 samples)
	minimum = 0 (6 samples)
	maximum = 157.167 (6 samples)
Injected packet rate average = 0.0524602 (6 samples)
	minimum = 0.039433 (6 samples)
	maximum = 0.106714 (6 samples)
Accepted packet rate average = 0.0524602 (6 samples)
	minimum = 0.039433 (6 samples)
	maximum = 0.106714 (6 samples)
Injected flit rate average = 0.121768 (6 samples)
	minimum = 0.0564563 (6 samples)
	maximum = 0.239442 (6 samples)
Accepted flit rate average = 0.121768 (6 samples)
	minimum = 0.0733253 (6 samples)
	maximum = 0.20715 (6 samples)
Injected packet size average = 2.32116 (6 samples)
Accepted packet size average = 2.32116 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 27 sec (567 sec)
gpgpu_simulation_rate = 23968 (inst/sec)
gpgpu_simulation_rate = 1265 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,717341)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,717341)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,717341)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,717341)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,717341)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,717341)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,717341)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(17,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(26,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(71,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 717841  inst.: 13895823 (ipc=611.1) sim_rate=24421 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:04:57 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(12,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 718841  inst.: 13920807 (ipc=220.4) sim_rate=24422 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:04:58 2019
GPGPU-Sim uArch: cycles simulated: 720341  inst.: 13935813 (ipc=115.2) sim_rate=24405 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:04:59 2019
GPGPU-Sim uArch: cycles simulated: 721341  inst.: 13946515 (ipc=89.1) sim_rate=24382 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:05:00 2019
GPGPU-Sim uArch: cycles simulated: 722341  inst.: 13957050 (ipc=73.4) sim_rate=24357 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:05:01 2019
GPGPU-Sim uArch: cycles simulated: 723341  inst.: 13967772 (ipc=62.9) sim_rate=24334 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:05:02 2019
GPGPU-Sim uArch: cycles simulated: 724841  inst.: 13984282 (ipc=52.5) sim_rate=24320 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:05:03 2019
GPGPU-Sim uArch: cycles simulated: 725841  inst.: 13996354 (ipc=47.8) sim_rate=24299 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:05:04 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(57,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 726841  inst.: 14008407 (ipc=44.0) sim_rate=24278 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:05:05 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9572,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9573,717341)
GPGPU-Sim uArch: cycles simulated: 727841  inst.: 14021936 (ipc=41.1) sim_rate=24259 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:05:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10508,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10509,717341)
GPGPU-Sim uArch: cycles simulated: 728841  inst.: 14038484 (ipc=39.0) sim_rate=24246 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:05:07 2019
GPGPU-Sim uArch: cycles simulated: 729841  inst.: 14052623 (ipc=37.0) sim_rate=24228 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:05:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12677,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12678,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13937,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13938,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13976,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13977,717341)
GPGPU-Sim uArch: cycles simulated: 731341  inst.: 14073449 (ipc=34.5) sim_rate=24222 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:05:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14195,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14196,717341)
GPGPU-Sim uArch: cycles simulated: 732341  inst.: 14089758 (ipc=33.3) sim_rate=24209 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:05:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15214,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15215,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15749,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15750,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15753,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15754,717341)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(4,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15779,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15780,717341)
GPGPU-Sim uArch: cycles simulated: 733341  inst.: 14108276 (ipc=32.4) sim_rate=24199 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:05:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16417,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16418,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17126,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17127,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17165,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17166,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17291,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17292,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17322,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17323,717341)
GPGPU-Sim uArch: cycles simulated: 734841  inst.: 14139303 (ipc=31.4) sim_rate=24211 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:05:12 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17771,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17772,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18072,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18073,717341)
GPGPU-Sim uArch: cycles simulated: 735841  inst.: 14159834 (ipc=30.8) sim_rate=24204 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:05:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19252,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19253,717341)
GPGPU-Sim uArch: cycles simulated: 736841  inst.: 14177217 (ipc=30.1) sim_rate=24193 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:05:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20227,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20228,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20370,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20371,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20406,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20407,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20680,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20681,717341)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(111,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 738341  inst.: 14204677 (ipc=29.3) sim_rate=24198 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:05:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21066,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21067,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21352,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21353,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21404,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21405,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21588,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21589,717341)
GPGPU-Sim uArch: cycles simulated: 739341  inst.: 14226958 (ipc=28.9) sim_rate=24195 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:05:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22479,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22480,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22970,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22971,717341)
GPGPU-Sim uArch: cycles simulated: 740341  inst.: 14244969 (ipc=28.5) sim_rate=24185 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:05:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23356,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23357,717341)
GPGPU-Sim uArch: cycles simulated: 741341  inst.: 14267136 (ipc=28.2) sim_rate=24181 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:05:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24162,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24163,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24726,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24727,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25060,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25061,717341)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(99,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 742841  inst.: 14302672 (ipc=27.9) sim_rate=24200 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:05:19 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25688,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25689,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25857,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25858,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26239,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26240,717341)
GPGPU-Sim uArch: cycles simulated: 743841  inst.: 14327673 (ipc=27.8) sim_rate=24202 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:05:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27174,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27175,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27213,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27214,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27216,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27217,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27471,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27472,717341)
GPGPU-Sim uArch: cycles simulated: 744841  inst.: 14353758 (ipc=27.8) sim_rate=24205 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:05:21 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27626,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27627,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27781,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27782,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27833,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27834,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27843,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27844,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28013,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28014,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28135,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28136,717341)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(114,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28301,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28302,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28316,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28317,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28360,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28361,717341)
GPGPU-Sim uArch: cycles simulated: 745841  inst.: 14398509 (ipc=28.4) sim_rate=24239 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 17:05:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29161,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29162,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29218,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29219,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29456,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(29457,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29811,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29812,717341)
GPGPU-Sim uArch: cycles simulated: 747341  inst.: 14434853 (ipc=28.2) sim_rate=24260 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:05:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30144,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30145,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30492,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30493,717341)
GPGPU-Sim uArch: cycles simulated: 748341  inst.: 14458187 (ipc=28.0) sim_rate=24258 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 17:05:24 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31028,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31029,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31040,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31041,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31283,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31284,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31299,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31300,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31396,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31397,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31431,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31432,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31442,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31443,717341)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(126,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31508,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31509,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31953,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31954,717341)
GPGPU-Sim uArch: cycles simulated: 749341  inst.: 14501899 (ipc=28.5) sim_rate=24291 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 17:05:25 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32024,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32025,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32082,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32083,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32123,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32124,717341)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32954,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32955,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33065,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33066,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33193,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33194,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33215,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33216,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33228,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33229,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33272,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33273,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33431,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33432,717341)
GPGPU-Sim uArch: cycles simulated: 750841  inst.: 14553892 (ipc=28.8) sim_rate=24337 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 17:05:26 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33615,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33616,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33737,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33738,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33762,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33763,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33810,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33811,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33917,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33918,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33921,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33922,717341)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(165,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33994,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33995,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34000,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(34001,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34080,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34081,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34161,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34162,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34217,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34218,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34402,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34403,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34484,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34485,717341)
GPGPU-Sim uArch: cycles simulated: 751841  inst.: 14609414 (ipc=29.5) sim_rate=24389 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 17:05:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34668,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34669,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34694,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34695,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34877,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34878,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35032,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35033,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35043,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35044,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35120,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35121,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35189,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35190,717341)
GPGPU-Sim uArch: cycles simulated: 752841  inst.: 14653923 (ipc=30.0) sim_rate=24423 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 17:05:28 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35541,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35542,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35575,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35576,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35679,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35680,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35745,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35746,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35749,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35750,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35756,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35757,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35761,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35762,717341)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(188,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35832,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35833,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35853,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35854,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35872,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35873,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35973,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35974,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36252,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36253,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36279,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36280,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36390,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36391,717341)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36537,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36538,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36571,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36572,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36702,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36703,717341)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36704,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36705,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36790,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36791,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (36807,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(36808,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36827,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36828,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36869,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36870,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36918,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36919,717341)
GPGPU-Sim uArch: cycles simulated: 754341  inst.: 14749278 (ipc=31.3) sim_rate=24541 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 17:05:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37007,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37008,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37009,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(37010,717341)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37171,717341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37172,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37174,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37174,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37175,717341)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37175,717341)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(185,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37234,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37235,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37258,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37259,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37277,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37278,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37294,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37295,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37317,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37318,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37361,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37362,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37378,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37379,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37451,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37452,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37480,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37481,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37484,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37485,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37534,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37535,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37555,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37556,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37564,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37565,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37585,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37586,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37624,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37625,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37634,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37635,717341)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37796,717341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37797,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37809,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37810,717341)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37830,717341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37831,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37864,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37865,717341)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37968,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37969,717341)
GPGPU-Sim uArch: cycles simulated: 755341  inst.: 14849026 (ipc=33.1) sim_rate=24666 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 17:05:30 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38031,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38032,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38091,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38092,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38100,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38101,717341)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(227,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38106,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38107,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38174,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38175,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38225,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38226,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38282,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38283,717341)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38328,717341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38329,717341)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38336,717341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38337,717341)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38350,717341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38351,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38453,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38454,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38486,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38487,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38495,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38496,717341)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38518,717341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38519,717341)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38620,717341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38621,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38626,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38627,717341)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38648,717341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38649,717341)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38745,717341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38746,717341)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38793,717341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38794,717341)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38843,717341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38844,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38848,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38849,717341)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38857,717341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38858,717341)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38900,717341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38901,717341)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38924,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38924,717341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38925,717341)
GPGPU-Sim uArch: cycles simulated: 756341  inst.: 14947833 (ipc=34.8) sim_rate=24789 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 17:05:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39008,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39048,717341), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(210,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39095,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39095,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39132,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39159,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39188,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39279,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39348,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39372,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39381,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39428,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39458,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39459,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39477,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39479,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39503,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39511,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39719,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39823,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39838,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39862,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39866,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39893,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39922,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39935,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39939,717341), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 757341  inst.: 14970517 (ipc=34.5) sim_rate=24785 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 17:05:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40046,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40085,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40103,717341), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40139,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40144,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40158,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40175,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40199,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40211,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40215,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40250,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40252,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40274,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40290,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40293,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40306,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40373,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40437,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40500,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40524,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40560,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40580,717341), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40595,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40610,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40625,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40629,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40662,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40663,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40691,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40700,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40704,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40727,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40746,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40747,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40759,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40801,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40818,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40828,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40839,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40851,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40852,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40866,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40875,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40913,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40986,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41033,717341), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41061,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41133,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41145,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41228,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41296,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41355,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41358,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41433,717341), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41568,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41588,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41632,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41684,717341), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41685,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41824,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42289,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42300,717341), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42301
gpu_sim_insn = 1389006
gpu_ipc =      32.8362
gpu_tot_sim_cycle = 759642
gpu_tot_sim_insn = 14979283
gpu_tot_ipc =      19.7189
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1514140
gpu_stall_icnt2sh    = 4575668
gpu_total_sim_rate=24800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 899723
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82897, Miss = 68463, Miss_rate = 0.826, Pending_hits = 4418, Reservation_fails = 605269
	L1D_cache_core[1]: Access = 80234, Miss = 66305, Miss_rate = 0.826, Pending_hits = 4229, Reservation_fails = 593087
	L1D_cache_core[2]: Access = 82428, Miss = 68177, Miss_rate = 0.827, Pending_hits = 4410, Reservation_fails = 608963
	L1D_cache_core[3]: Access = 83421, Miss = 68946, Miss_rate = 0.826, Pending_hits = 4489, Reservation_fails = 613224
	L1D_cache_core[4]: Access = 79764, Miss = 65910, Miss_rate = 0.826, Pending_hits = 4268, Reservation_fails = 590475
	L1D_cache_core[5]: Access = 83123, Miss = 68900, Miss_rate = 0.829, Pending_hits = 4303, Reservation_fails = 612880
	L1D_cache_core[6]: Access = 82650, Miss = 68369, Miss_rate = 0.827, Pending_hits = 4402, Reservation_fails = 602775
	L1D_cache_core[7]: Access = 83331, Miss = 69216, Miss_rate = 0.831, Pending_hits = 4316, Reservation_fails = 616543
	L1D_cache_core[8]: Access = 82203, Miss = 67967, Miss_rate = 0.827, Pending_hits = 4369, Reservation_fails = 608208
	L1D_cache_core[9]: Access = 84668, Miss = 69950, Miss_rate = 0.826, Pending_hits = 4619, Reservation_fails = 620329
	L1D_cache_core[10]: Access = 80990, Miss = 67244, Miss_rate = 0.830, Pending_hits = 4260, Reservation_fails = 607045
	L1D_cache_core[11]: Access = 78767, Miss = 64980, Miss_rate = 0.825, Pending_hits = 4177, Reservation_fails = 582514
	L1D_cache_core[12]: Access = 82448, Miss = 68205, Miss_rate = 0.827, Pending_hits = 4383, Reservation_fails = 605338
	L1D_cache_core[13]: Access = 83662, Miss = 69191, Miss_rate = 0.827, Pending_hits = 4298, Reservation_fails = 615940
	L1D_cache_core[14]: Access = 82284, Miss = 68217, Miss_rate = 0.829, Pending_hits = 4301, Reservation_fails = 605903
	L1D_total_cache_accesses = 1232870
	L1D_total_cache_misses = 1020040
	L1D_total_cache_miss_rate = 0.8274
	L1D_total_cache_pending_hits = 65242
	L1D_total_cache_reservation_fails = 9088493
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 127347
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6378088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126867
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2710405
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898725
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2252, 2704, 2328, 2356, 2184, 2382, 2408, 2340, 2755, 2048, 2414, 2564, 2415, 2552, 2710, 2758, 2258, 2437, 2173, 2327, 1942, 2464, 2497, 2673, 2787, 2573, 2185, 2258, 2594, 2465, 2580, 2459, 2604, 2448, 2531, 2699, 2633, 2479, 2929, 2606, 1907, 1852, 1773, 1427, 1820, 2148, 1696, 1877, 
gpgpu_n_tot_thrd_icount = 52762944
gpgpu_n_tot_w_icount = 1648842
gpgpu_n_stall_shd_mem = 9929896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609546
gpgpu_n_mem_write_global = 413666
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968581
gpgpu_n_store_insn = 680211
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9926485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16811461	W0_Idle:888690	W0_Scoreboard:2621781	W1:415804	W2:194869	W3:124244	W4:88949	W5:70185	W6:59426	W7:52426	W8:46528	W9:41975	W10:40433	W11:35865	W12:30933	W13:28314	W14:23470	W15:19366	W16:17305	W17:15027	W18:13910	W19:12740	W20:12272	W21:13248	W22:14052	W23:13366	W24:13277	W25:12186	W26:8858	W27:7670	W28:4678	W29:1674	W30:607	W31:145	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4876368 {8:609546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16566768 {40:413401,72:83,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82898256 {136:609546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3309328 {8:413666,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 340 
max_icnt2mem_latency = 777 
max_icnt2sh_latency = 756943 
mrq_lat_table:44241 	4229 	1233 	3732 	5485 	1037 	565 	303 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	252648 	688217 	82359 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	121402 	89650 	142420 	307950 	222827 	138101 	937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42749 	282602 	266110 	18043 	57 	0 	0 	2 	9 	35 	914 	8857 	17357 	43871 	99750 	170746 	72125 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	1412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        34        21        25        27        26        32        32        39        37        31        24        36        35        34        35 
dram[1]:        24        31        44        58        22        18        30        30        25        40        27        30        32        33        39        34 
dram[2]:        28        28        34        33        32        31        32        32        28        32        31        24        34        36        45        55 
dram[3]:        25        28        58        46        34        32        26        28        26        24        24        22        31        34        34        35 
dram[4]:        30        30        29        31        25        34        32        32        33        33        29        24        32        35        32        33 
dram[5]:        31        35        35        32        20        26        27        28        28        26        26        25        32        33        32        32 
maximum service time to same row:
dram[0]:     59837     58365     43528     69325     62580     58506     48999     43700     61147     62585     50751     52796    101217     99131     97947     79179 
dram[1]:     69444     68608     73228     73064     72141     92263     59477     36877     54716     47347     54984     73728     91578     56678     78043     84097 
dram[2]:     54396     40441     58335     74039     60346     46854     56586     58070     47934     42295     47779     43572     76438     69670    134209    139038 
dram[3]:     55733     84442     56713     83293     98021     53702     60393     52734     50744     38512     42649     49850     75427     65442     63778     74688 
dram[4]:     67881     66853     65176     52214     63841     68494     62197     93936     57025     55141     38906     66000    115316     92870     76946     95559 
dram[5]:     52916     80588    111818     55809    116675     48937     63878     49887     62204     43532     52344     59520     54803    109197    139043    127178 
average row accesses per activate:
dram[0]:  3.508021  3.188341  3.029412  3.283784  4.126667  3.678161  3.552381  3.596244  4.766667  3.983871  3.211111  3.469880  4.535354  5.136364  7.792453  6.130435 
dram[1]:  3.669903  3.572770  3.324201  3.756345  3.179724  3.237624  3.389831  3.062500  3.339056  3.469194  3.529412  3.368984  3.898305  3.943548  5.805195  6.414286 
dram[2]:  2.991525  3.288372  3.812155  3.803191  3.720497  3.915152  3.796792  4.295455  3.839572  3.548077  3.066351  2.813008  4.541285  4.603961  5.551282  6.484848 
dram[3]:  3.373786  3.096000  4.289017  4.087719  4.057554  3.952096  4.444445  3.841270  3.634021  3.215768  2.986364  2.719665  4.345455  4.285714  5.779221  5.932433 
dram[4]:  4.256410  4.108974  3.837079  3.403941  3.791908  3.727273  3.793478  4.055555  4.074468  4.386364  3.219388  3.406977  3.983051  4.446602  7.473684  9.090909 
dram[5]:  3.557895  3.200000  3.111111  3.266667  3.350254  3.091346  4.092485  4.407186  3.504854  3.396476  3.266667  3.105263  4.290909  3.941667  6.328125  9.159091 
average row locality = 60856/16241 = 3.747060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       480       507       519       526       484       495       582       586       547       555       483       487       423       428       413       423 
dram[1]:       523       530       509       507       528       514       622       607       588       558       524       506       437       457       445       446 
dram[2]:       505       502       504       514       467       501       553       588       551       571       520       543       464       440       431       427 
dram[3]:       505       535       523       494       448       506       568       566       541       577       533       518       445       446       444       438 
dram[4]:       487       472       493       501       497       502       542       525       582       571       502       476       435       423       425       400 
dram[5]:       497       522       527       529       500       502       543       562       559       576       529       519       438       437       404       403 
total reads: 48287
bank skew: 622/400 = 1.55
chip skew: 8301/7833 = 1.06
number of total write accesses:
dram[0]:       176       204       202       203       135       145       164       180       168       186        95        89        26        24         0         0 
dram[1]:       233       231       219       233       162       140       178       177       190       174       136       124        23        32         2         3 
dram[2]:       201       205       186       201       132       145       157       168       167       167       127       149        31        25         2         1 
dram[3]:       190       239       219       205       116       154       152       160       164       198       124       132        33        34         1         1 
dram[4]:       177       169       190       190       159       154       156       132       184       201       129       110        35        35         1         0 
dram[5]:       179       214       201       206       160       141       165       174       163       195       108       130        34        36         1         0 
total reads: 12569
min_bank_accesses = 0!
chip skew: 2257/1997 = 1.13
average mf latency per bank:
dram[0]:       2611      2432      2650      2651      3147      2990      2774      2614      2576      2550      6225      6430     12241     12435     18625     18356
dram[1]:       2272      2322      2634      2642      2934      3104      2650      2735      2514      2629      5313      6041     11987     11544     17536     17810
dram[2]:       2459      2468      2756      2630      3264      3142      2856      2739      2719      2659      5582      5555     10988     12524     17351     18489
dram[3]:       2550      2236      2589      2768      3442      3055      2915      2840      2726      2470      5473      5705     11722     12066     17545     18137
dram[4]:       3439      2771      3731      2814      4128      3131      4101      3084      3413      2402     36592      6523     16265     13036     24812     19801
dram[5]:       2530      2483      2579      2716      2868      3124      2728      2799      2519      2504      5781      5836     11586     12361     18557     19685
maximum mf latency per bank:
dram[0]:        790       882       784       792       769       792       765       863       804       746       807       834       857       908       774       828
dram[1]:        833       874       832       893       833       834       783       892       785       800       902       771       791       770       767       817
dram[2]:        794       800       795       831       780       822       773       870       876       871       835       954       873       849       802       766
dram[3]:        843       863       802       774       769       827       761       891       889       871       831       932       786       977       787       979
dram[4]:       1063       818       975       868      1002       830      1029       843       948       796      1019       949      1081       872       980       783
dram[5]:        790       810       741       937       759       853       791       852       751       822       762       845       790       859       839       752

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=978699 n_act=2608 n_pre=2592 n_req=9935 n_rd=15876 n_write=2947 bw_util=0.03754
n_activity=161424 dram_eff=0.2332
bk0: 960a 993378i bk1: 1014a 991605i bk2: 1038a 992034i bk3: 1052a 990978i bk4: 968a 994849i bk5: 990a 993236i bk6: 1164a 991232i bk7: 1172a 990514i bk8: 1094a 993092i bk9: 1110a 991792i bk10: 966a 993346i bk11: 974a 993736i bk12: 846a 996456i bk13: 856a 996621i bk14: 826a 998534i bk15: 846a 997732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0833411
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=976909 n_act=2953 n_pre=2937 n_req=10558 n_rd=16602 n_write=3321 bw_util=0.03974
n_activity=175086 dram_eff=0.2276
bk0: 1046a 992444i bk1: 1060a 992197i bk2: 1018a 991863i bk3: 1014a 991881i bk4: 1056a 992518i bk5: 1028a 993339i bk6: 1244a 991168i bk7: 1214a 990481i bk8: 1176a 991445i bk9: 1116a 992140i bk10: 1048a 993371i bk11: 1012a 993274i bk12: 874a 996972i bk13: 914a 996081i bk14: 890a 998303i bk15: 892a 998669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0526637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=978112 n_act=2715 n_pre=2699 n_req=10145 n_rd=16162 n_write=3034 bw_util=0.03829
n_activity=164203 dram_eff=0.2338
bk0: 1010a 992101i bk1: 1004a 992337i bk2: 1008a 993192i bk3: 1028a 992233i bk4: 934a 994369i bk5: 1002a 993518i bk6: 1106a 991893i bk7: 1176a 991639i bk8: 1102a 992224i bk9: 1142a 991472i bk10: 1040a 992424i bk11: 1086a 990994i bk12: 928a 995856i bk13: 880a 996374i bk14: 862a 998019i bk15: 854a 998640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0846685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=977999 n_act=2724 n_pre=2708 n_req=10209 n_rd=16174 n_write=3117 bw_util=0.03848
n_activity=167504 dram_eff=0.2303
bk0: 1010a 992618i bk1: 1070a 990478i bk2: 1046a 992826i bk3: 988a 993061i bk4: 896a 995412i bk5: 1012a 993746i bk6: 1136a 993089i bk7: 1132a 992499i bk8: 1082a 992703i bk9: 1154a 990710i bk10: 1066a 992637i bk11: 1036a 991494i bk12: 890a 996226i bk13: 892a 996544i bk14: 888a 998211i bk15: 876a 998643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0523116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=979197 n_act=2442 n_pre=2426 n_req=9855 n_rd=15666 n_write=2991 bw_util=0.03721
n_activity=158584 dram_eff=0.2353
bk0: 974a 993643i bk1: 944a 994127i bk2: 986a 993150i bk3: 1002a 992904i bk4: 994a 993369i bk5: 1004a 992574i bk6: 1084a 991683i bk7: 1050a 992448i bk8: 1164a 991682i bk9: 1142a 990808i bk10: 1004a 992355i bk11: 952a 993545i bk12: 870a 995657i bk13: 846a 995559i bk14: 850a 998347i bk15: 800a 998857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0911758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002722 n_nop=977938 n_act=2799 n_pre=2783 n_req=10154 n_rd=16094 n_write=3108 bw_util=0.0383
n_activity=167794 dram_eff=0.2289
bk0: 994a 993614i bk1: 1044a 991305i bk2: 1054a 991364i bk3: 1058a 991454i bk4: 1000a 992576i bk5: 1004a 992821i bk6: 1086a 992961i bk7: 1124a 992580i bk8: 1118a 991858i bk9: 1152a 991040i bk10: 1058a 993025i bk11: 1038a 992724i bk12: 876a 996541i bk13: 874a 996002i bk14: 808a 998279i bk15: 806a 999321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.064281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81214, Miss = 3931, Miss_rate = 0.048, Pending_hits = 17, Reservation_fails = 227
L2_cache_bank[1]: Access = 81907, Miss = 4007, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 679
L2_cache_bank[2]: Access = 81166, Miss = 4176, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 115
L2_cache_bank[3]: Access = 82288, Miss = 4125, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[4]: Access = 80923, Miss = 3995, Miss_rate = 0.049, Pending_hits = 11, Reservation_fails = 18
L2_cache_bank[5]: Access = 82268, Miss = 4086, Miss_rate = 0.050, Pending_hits = 23, Reservation_fails = 291
L2_cache_bank[6]: Access = 82132, Miss = 4007, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 82294, Miss = 4080, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 121383, Miss = 3963, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 641
L2_cache_bank[9]: Access = 82952, Miss = 3870, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 717
L2_cache_bank[10]: Access = 82085, Miss = 3997, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 82675, Miss = 4050, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1023287
L2_total_cache_misses = 48287
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 151
L2_total_cache_reservation_fails = 2690
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 567745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3461741
icnt_total_pkts_simt_to_mem=1437582
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.2052
	minimum = 6
	maximum = 386
Network latency average = 21.7255
	minimum = 6
	maximum = 386
Slowest packet = 1979770
Flit latency average = 16.8866
	minimum = 6
	maximum = 386
Slowest flit = 4809136
Fragmentation average = 0.0254141
	minimum = 0
	maximum = 285
Injected packet rate average = 0.0880585
	minimum = 0.0759084 (at node 1)
	maximum = 0.108224 (at node 23)
Accepted packet rate average = 0.0880585
	minimum = 0.0759084 (at node 1)
	maximum = 0.108224 (at node 23)
Injected flit rate average = 0.252124
	minimum = 0.0834732 (at node 1)
	maximum = 0.478594 (at node 24)
Accepted flit rate average= 0.252124
	minimum = 0.102031 (at node 18)
	maximum = 0.387154 (at node 11)
Injected packet length average = 2.86315
Accepted packet length average = 2.86315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0412 (7 samples)
	minimum = 6 (7 samples)
	maximum = 307.429 (7 samples)
Network latency average = 21.3064 (7 samples)
	minimum = 6 (7 samples)
	maximum = 245.143 (7 samples)
Flit latency average = 16.7051 (7 samples)
	minimum = 6 (7 samples)
	maximum = 243.286 (7 samples)
Fragmentation average = 0.0325722 (7 samples)
	minimum = 0 (7 samples)
	maximum = 175.429 (7 samples)
Injected packet rate average = 0.0575457 (7 samples)
	minimum = 0.0446438 (7 samples)
	maximum = 0.10693 (7 samples)
Accepted packet rate average = 0.0575457 (7 samples)
	minimum = 0.0446438 (7 samples)
	maximum = 0.10693 (7 samples)
Injected flit rate average = 0.140391 (7 samples)
	minimum = 0.0603158 (7 samples)
	maximum = 0.273607 (7 samples)
Accepted flit rate average = 0.140391 (7 samples)
	minimum = 0.077426 (7 samples)
	maximum = 0.232865 (7 samples)
Injected packet size average = 2.43964 (7 samples)
Accepted packet size average = 2.43964 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 4 sec (604 sec)
gpgpu_simulation_rate = 24800 (inst/sec)
gpgpu_simulation_rate = 1257 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,759642)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,759642)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,759642)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,759642)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,759642)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,759642)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,759642)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(51,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(29,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(77,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (403,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(404,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (476,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(477,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (490,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(491,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (491,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(492,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (493,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (493,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(494,759642)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(494,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (496,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(497,759642)
GPGPU-Sim uArch: cycles simulated: 760142  inst.: 15252628 (ipc=546.7) sim_rate=25210 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 17:05:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (500,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(501,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (506,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(507,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (511,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(512,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (513,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(514,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (515,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(516,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (522,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(523,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (525,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(526,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (534,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(535,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (540,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(541,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (543,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(544,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (546,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(547,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (548,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(549,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (549,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (549,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(550,759642)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(550,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (556,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(557,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (561,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(562,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (568,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(569,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (571,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(572,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (573,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (573,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(574,759642)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(574,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (579,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(580,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (580,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (580,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(581,759642)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(581,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (592,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(593,759642)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(89,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (596,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(597,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (598,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(599,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (603,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(604,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (610,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(611,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (766,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(767,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (788,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(789,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (791,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(792,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (802,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(803,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (810,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(811,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (816,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(817,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (826,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(827,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (837,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(838,759642)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(105,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (847,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(848,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (866,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(867,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (868,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(869,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (871,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(872,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (886,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(887,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (892,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(893,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (900,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (900,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(901,759642)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(901,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (903,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(904,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (909,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(910,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (920,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(921,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (927,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(928,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (936,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(937,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (937,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (937,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(938,759642)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(938,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (960,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(961,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (961,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(962,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (967,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(968,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (991,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(992,759642)
GPGPU-Sim uArch: cycles simulated: 760642  inst.: 15478634 (ipc=499.4) sim_rate=25542 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 17:05:34 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1000,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1001,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1014,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1015,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1023,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1024,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1036,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1037,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1046,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1046,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1047,759642)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1047,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1053,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1054,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1055,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1056,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1069,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1070,759642)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(149,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1075,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1076,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1099,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1100,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1136,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1137,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1142,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1143,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1145,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1145,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1146,759642)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1146,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1152,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1153,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1160,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1161,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1168,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1169,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1172,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1173,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1188,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1189,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1195,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1195,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1196,759642)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1196,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1207,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1208,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1224,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1225,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1225,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1226,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1240,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1241,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1255,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1256,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1257,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1258,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1274,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1275,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1278,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1279,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1282,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1283,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1285,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1285,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1286,759642)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1286,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1288,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1289,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1298,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1299,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1302,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1303,759642)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(177,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1323,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1324,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1325,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1326,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1327,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1328,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1346,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1347,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1348,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1349,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1349,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1350,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1393,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1394,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1394,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1395,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1405,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1406,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1409,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1410,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1417,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1418,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1420,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1420,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1421,759642)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1421,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1422,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1423,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1426,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1427,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1437,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1437,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1438,759642)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1438,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1446,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1447,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1450,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1451,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1455,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1456,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1461,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1462,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1471,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1472,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1489,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1490,759642)
GPGPU-Sim uArch: cycles simulated: 761142  inst.: 15689228 (ipc=473.3) sim_rate=25847 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 17:05:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1506,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1507,759642)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(180,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1515,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1516,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1518,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1519,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1520,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1521,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1530,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1531,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1531,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1532,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1544,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1545,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1546,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1547,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1551,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1552,759642)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1554,759642), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1555,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1566,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1567,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1569,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1570,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1570,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1571,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1575,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1576,759642)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1586,759642), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1587,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1591,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1592,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1604,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1605,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1607,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1608,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1636,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1637,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1647,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1648,759642)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1658,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1659,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1660,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1661,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1664,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1665,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1673,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1673,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1674,759642)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1674,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1694,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1694,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1695,759642)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1695,759642)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1695,759642), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1696,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1696,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1697,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1697,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1698,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1700,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1701,759642)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1705,759642), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1706,759642)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(240,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1708,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1709,759642)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1710,759642), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1711,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1720,759642), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1721,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1723,759642), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1724,759642)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1737,759642), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1738,759642)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1745,759642), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1746,759642)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1760,759642), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1761,759642)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1766,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1766,759642), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1767,759642)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1767,759642)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1776,759642), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1777,759642)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1797,759642), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1798,759642)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1800,759642), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1801,759642)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1803,759642), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1804,759642)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1808,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1808,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1809,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1812,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1813,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1828,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1828,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1829,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1835,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1840,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1840,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1854,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1862,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1869,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1876,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1890,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1898,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1899,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1904,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1914,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1915,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1920,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1931,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1940,759642), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1940,759642), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(234,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1949,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1956,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1972,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1972,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1972,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1978,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1979,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1990,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1996,759642), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 761642  inst.: 15891994 (ipc=456.4) sim_rate=26095 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 17:05:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2004,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2010,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2021,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2028,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2029,759642), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2032,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2041,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2042,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2042,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2045,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2053,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2057,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2062,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2067,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2076,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2090,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2097,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2132,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2151,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2164,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2165,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2218,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2253,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2270,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2273,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2283,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2293,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2318,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2323,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2323,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2325,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2335,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2356,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2375,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2400,759642), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2463,759642), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2476,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2492,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2504,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2506,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2552,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2587,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2594,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2619,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2652,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2667,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2683,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2687,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2713,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2788,759642), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2789,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2810,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2978,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3104,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3409,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3471,759642), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3472
gpu_sim_insn = 925479
gpu_ipc =     266.5550
gpu_tot_sim_cycle = 763114
gpu_tot_sim_insn = 15904762
gpu_tot_ipc =      20.8419
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1514140
gpu_stall_icnt2sh    = 4576021
gpu_total_sim_rate=26116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922274
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 83131, Miss = 68544, Miss_rate = 0.825, Pending_hits = 4538, Reservation_fails = 605269
	L1D_cache_core[1]: Access = 80496, Miss = 66390, Miss_rate = 0.825, Pending_hits = 4373, Reservation_fails = 593087
	L1D_cache_core[2]: Access = 82676, Miss = 68272, Miss_rate = 0.826, Pending_hits = 4525, Reservation_fails = 609048
	L1D_cache_core[3]: Access = 83625, Miss = 69027, Miss_rate = 0.825, Pending_hits = 4567, Reservation_fails = 613224
	L1D_cache_core[4]: Access = 79982, Miss = 65998, Miss_rate = 0.825, Pending_hits = 4346, Reservation_fails = 590475
	L1D_cache_core[5]: Access = 83323, Miss = 68969, Miss_rate = 0.828, Pending_hits = 4405, Reservation_fails = 612880
	L1D_cache_core[6]: Access = 82868, Miss = 68453, Miss_rate = 0.826, Pending_hits = 4480, Reservation_fails = 602775
	L1D_cache_core[7]: Access = 83547, Miss = 69295, Miss_rate = 0.829, Pending_hits = 4412, Reservation_fails = 616578
	L1D_cache_core[8]: Access = 82411, Miss = 68030, Miss_rate = 0.825, Pending_hits = 4496, Reservation_fails = 608208
	L1D_cache_core[9]: Access = 84916, Miss = 70041, Miss_rate = 0.825, Pending_hits = 4721, Reservation_fails = 620329
	L1D_cache_core[10]: Access = 81252, Miss = 67348, Miss_rate = 0.829, Pending_hits = 4362, Reservation_fails = 607077
	L1D_cache_core[11]: Access = 79008, Miss = 65069, Miss_rate = 0.824, Pending_hits = 4273, Reservation_fails = 582514
	L1D_cache_core[12]: Access = 82712, Miss = 68309, Miss_rate = 0.826, Pending_hits = 4491, Reservation_fails = 605342
	L1D_cache_core[13]: Access = 83956, Miss = 69315, Miss_rate = 0.826, Pending_hits = 4400, Reservation_fails = 615940
	L1D_cache_core[14]: Access = 82523, Miss = 68311, Miss_rate = 0.828, Pending_hits = 4392, Reservation_fails = 605903
	L1D_total_cache_accesses = 1236426
	L1D_total_cache_misses = 1021371
	L1D_total_cache_miss_rate = 0.8261
	L1D_total_cache_pending_hits = 66781
	L1D_total_cache_reservation_fails = 9088649
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 131746
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6378244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131266
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2710405
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921276
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2342, 2794, 2418, 2446, 2274, 2472, 2498, 2430, 2800, 2093, 2459, 2609, 2460, 2597, 2755, 2877, 2273, 2452, 2188, 2342, 1957, 2479, 2512, 2762, 2862, 2648, 2260, 2333, 2669, 2540, 2655, 2534, 2679, 2493, 2576, 2744, 2678, 2524, 2974, 2651, 2022, 1882, 1803, 1457, 1850, 2230, 1767, 1907, 
gpgpu_n_tot_thrd_icount = 53973888
gpgpu_n_tot_w_icount = 1686684
gpgpu_n_stall_shd_mem = 9930210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 610762
gpgpu_n_mem_write_global = 413868
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035457
gpgpu_n_store_insn = 680453
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9926799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16812478	W0_Idle:897363	W0_Scoreboard:2657075	W1:421899	W2:195748	W3:124351	W4:88990	W5:70185	W6:59426	W7:52426	W8:46528	W9:41975	W10:40433	W11:35865	W12:30933	W13:28314	W14:23470	W15:19366	W16:17305	W17:15027	W18:13910	W19:12740	W20:12272	W21:13248	W22:14052	W23:13366	W24:13277	W25:12186	W26:8858	W27:7670	W28:4678	W29:1674	W30:607	W31:145	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4886096 {8:610762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16574848 {40:413603,72:83,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83063632 {136:610762,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3310944 {8:413868,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 340 
max_icnt2mem_latency = 777 
max_icnt2sh_latency = 761797 
mrq_lat_table:44354 	4239 	1240 	3758 	5494 	1073 	567 	303 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	253881 	688402 	82359 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	122802 	89668 	142420 	307950 	222827 	138101 	937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43571 	282983 	266123 	18043 	57 	0 	0 	2 	9 	35 	914 	8857 	17357 	43871 	99750 	170746 	72327 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	1412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        34        21        25        27        26        32        32        39        37        31        24        36        35        34        35 
dram[1]:        24        31        44        58        22        18        30        30        25        40        27        30        32        33        39        34 
dram[2]:        28        28        34        33        32        31        32        32        28        32        31        24        34        36        45        55 
dram[3]:        25        28        58        46        34        32        26        28        26        24        24        22        31        34        34        35 
dram[4]:        30        30        29        31        25        34        32        32        33        33        29        24        32        35        32        33 
dram[5]:        31        35        35        32        20        26        27        28        28        26        26        25        32        33        32        32 
maximum service time to same row:
dram[0]:     59837     58365     43528     69325     62580     58506     48999     43700     61147     62585     50751     52796    101217     99131     97947     79179 
dram[1]:     69444     68608     73228     73064     72141     92263     59477     36877     54716     47347     54984     73728     91578     56678     78043     84097 
dram[2]:     54396     40441     58335     74039     60346     46854     56586     58070     47934     42295     47779     43572     76438     69670    134209    139038 
dram[3]:     55733     84442     56713     83293     98021     53702     60393     52734     50744     38512     42649     49850     75427     65442     63778     74688 
dram[4]:     67881     66853     65176     52214     63841     68494     62197     93936     57025     55141     38906     66000    115316     92870     76946     95559 
dram[5]:     52916     80588    111818     55809    116675     48937     63878     49887     62204     43532     52344     59520     54803    109197    139043    127178 
average row accesses per activate:
dram[0]:  3.508021  3.188341  3.029412  3.292793  4.126667  3.662857  3.552381  3.596244  4.766667  3.983871  3.224044  3.500000  4.500000  5.136364  7.792453  6.130435 
dram[1]:  3.669903  3.572770  3.324201  3.761421  3.179724  3.237624  3.379747  3.046512  3.329060  3.457547  3.553191  3.384211  3.898305  3.920000  5.805195  6.414286 
dram[2]:  2.991525  3.267281  3.823205  3.788360  3.720497  3.880239  3.781915  4.276836  3.824468  3.548077  3.104265  2.827309  4.477478  4.603961  5.551282  6.402985 
dram[3]:  3.373786  3.096000  4.289017  4.069767  4.057554  3.952096  4.444445  3.811518  3.620513  3.215768  3.027027  2.759336  4.345455  4.294643  5.717949  5.932433 
dram[4]:  4.256410  4.108974  3.837079  3.408867  3.791908  3.727273  3.793478  4.036810  4.058201  4.386364  3.269036  3.465517  3.957983  4.413462  7.362069  8.911111 
dram[5]:  3.544503  3.190476  3.119658  3.261062  3.350254  3.081340  4.074713  4.386905  3.492754  3.396476  3.297980  3.147619  4.290909  3.941667  6.246154  9.000000 
average row locality = 61059/16303 = 3.745262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       480       507       519       526       484       496       582       586       547       555       494       499       424       428       413       423 
dram[1]:       523       530       509       507       528       514       623       608       589       559       531       518       437       458       445       446 
dram[2]:       505       504       504       514       467       502       554       589       552       571       528       555       466       440       431       428 
dram[3]:       505       535       523       494       448       506       568       568       542       577       548       533       445       447       445       438 
dram[4]:       487       472       493       501       497       502       542       526       583       571       515       493       436       424       426       401 
dram[5]:       498       523       527       529       500       503       544       563       560       576       544       531       438       437       405       405 
total reads: 48472
bank skew: 623/401 = 1.55
chip skew: 8325/7869 = 1.06
number of total write accesses:
dram[0]:       176       204       202       205       135       145       164       180       168       186        96        89        26        24         0         0 
dram[1]:       233       231       219       234       162       140       178       178       190       174       137       125        23        32         2         3 
dram[2]:       201       205       188       202       132       146       157       168       167       167       127       149        31        25         2         1 
dram[3]:       190       239       219       206       116       154       152       160       164       198       124       132        33        34         1         1 
dram[4]:       177       169       190       191       159       154       156       132       184       201       129       110        35        35         1         0 
dram[5]:       179       214       203       208       160       141       165       174       163       195       109       130        34        36         1         0 
total reads: 12587
min_bank_accesses = 0!
chip skew: 2261/2000 = 1.13
average mf latency per bank:
dram[0]:       2611      2432      2650      2644      3147      2987      2774      2614      2578      2550      6109      6310     12228     12450     18638     18365
dram[1]:       2272      2322      2634      2639      2934      3104      2647      2728      2511      2627      5258      5930     12002     11532     17548     17818
dram[2]:       2459      2462      2749      2626      3264      3133      2853      2735      2716      2659      5521      5470     10960     12541     17362     18456
dram[3]:       2550      2237      2589      2765      3442      3055      2915      2833      2723      2470      5363      5587     11739     12053     17514     18145
dram[4]:       3440      2771      3731      2810      4128      3132      4101      3080      3409      2402     35863      6352     16245     13023     24764     19760
dram[5]:       2527      2481      2573      2709      2868      3120      2725      2796      2517      2504      5651      5740     11600     12374     18523     19598
maximum mf latency per bank:
dram[0]:        790       882       784       792       769       792       765       863       804       746       807       834       857       908       774       828
dram[1]:        833       874       832       893       833       834       783       892       785       800       902       771       791       770       767       817
dram[2]:        794       800       795       831       780       822       773       870       876       871       835       954       873       849       802       766
dram[3]:        843       863       802       774       769       827       761       891       889       871       831       932       786       977       787       979
dram[4]:       1063       818       975       868      1002       830      1029       843       948       796      1019       949      1081       872       980       783
dram[5]:        790       810       741       937       759       853       791       852       751       822       762       845       790       859       839       752

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=983211 n_act=2615 n_pre=2599 n_req=9963 n_rd=15926 n_write=2953 bw_util=0.03748
n_activity=161820 dram_eff=0.2333
bk0: 960a 997960i bk1: 1014a 996188i bk2: 1038a 996617i bk3: 1052a 995541i bk4: 968a 999433i bk5: 992a 997789i bk6: 1164a 995813i bk7: 1172a 995097i bk8: 1094a 997677i bk9: 1110a 996378i bk10: 988a 997787i bk11: 998a 998159i bk12: 848a 1001003i bk13: 856a 1001197i bk14: 826a 1003112i bk15: 846a 1002311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0832599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=981415 n_act=2963 n_pre=2947 n_req=10586 n_rd=16650 n_write=3329 bw_util=0.03967
n_activity=175500 dram_eff=0.2277
bk0: 1046a 997025i bk1: 1060a 996780i bk2: 1018a 996448i bk3: 1014a 996464i bk4: 1056a 997105i bk5: 1028a 997927i bk6: 1246a 995723i bk7: 1216a 994955i bk8: 1178a 995979i bk9: 1118a 996691i bk10: 1062a 997885i bk11: 1036a 997645i bk12: 874a 1001545i bk13: 916a 1000629i bk14: 890a 1002880i bk15: 892a 1003249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0526971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=982600 n_act=2729 n_pre=2713 n_req=10178 n_rd=16220 n_write=3042 bw_util=0.03824
n_activity=164802 dram_eff=0.2338
bk0: 1010a 996684i bk1: 1008a 996864i bk2: 1008a 997664i bk3: 1028a 996710i bk4: 934a 998952i bk5: 1004a 998031i bk6: 1108a 996442i bk7: 1178a 996190i bk8: 1104a 996775i bk9: 1142a 996052i bk10: 1056a 996965i bk11: 1110a 995415i bk12: 932a 1000375i bk13: 880a 1000951i bk14: 862a 1002602i bk15: 856a 1003194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0846418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=982491 n_act=2733 n_pre=2717 n_req=10245 n_rd=16244 n_write=3119 bw_util=0.03845
n_activity=168044 dram_eff=0.2305
bk0: 1010a 997199i bk1: 1070a 995060i bk2: 1046a 997409i bk3: 988a 997588i bk4: 896a 999994i bk5: 1012a 998328i bk6: 1136a 997672i bk7: 1136a 997027i bk8: 1084a 997257i bk9: 1154a 995293i bk10: 1096a 997090i bk11: 1066a 995881i bk12: 890a 1000803i bk13: 894a 1001119i bk14: 890a 1002765i bk15: 876a 1003223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0526117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=983687 n_act=2451 n_pre=2435 n_req=9892 n_rd=15738 n_write=2993 bw_util=0.03719
n_activity=159107 dram_eff=0.2355
bk0: 974a 998221i bk1: 944a 998708i bk2: 986a 997732i bk3: 1002a 997468i bk4: 994a 997952i bk5: 1004a 997157i bk6: 1084a 996266i bk7: 1052a 997004i bk8: 1166a 996235i bk9: 1142a 995392i bk10: 1030a 996846i bk11: 986a 997956i bk12: 872a 1000208i bk13: 848a 1000111i bk14: 852a 1002898i bk15: 802a 1003409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0912862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007304 n_nop=982412 n_act=2812 n_pre=2796 n_req=10195 n_rd=16166 n_write=3118 bw_util=0.03829
n_activity=168479 dram_eff=0.2289
bk0: 996a 998166i bk1: 1046a 995858i bk2: 1054a 995834i bk3: 1058a 995900i bk4: 1000a 997157i bk5: 1006a 997375i bk6: 1088a 997514i bk7: 1126a 997132i bk8: 1120a 996406i bk9: 1152a 995621i bk10: 1088a 997420i bk11: 1062a 997143i bk12: 876a 1001121i bk13: 874a 1000584i bk14: 810a 1002832i bk15: 810a 1003870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0647501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81336, Miss = 3943, Miss_rate = 0.048, Pending_hits = 17, Reservation_fails = 227
L2_cache_bank[1]: Access = 82024, Miss = 4020, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 679
L2_cache_bank[2]: Access = 81288, Miss = 4185, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 115
L2_cache_bank[3]: Access = 82397, Miss = 4140, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[4]: Access = 81039, Miss = 4007, Miss_rate = 0.049, Pending_hits = 11, Reservation_fails = 18
L2_cache_bank[5]: Access = 82390, Miss = 4103, Miss_rate = 0.050, Pending_hits = 23, Reservation_fails = 291
L2_cache_bank[6]: Access = 82262, Miss = 4024, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 82401, Miss = 4098, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 121499, Miss = 3979, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 641
L2_cache_bank[9]: Access = 83062, Miss = 3890, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 717
L2_cache_bank[10]: Access = 82215, Miss = 4016, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 82792, Miss = 4067, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1024705
L2_total_cache_misses = 48472
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 151
L2_total_cache_reservation_fails = 2690
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 568776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3468023
icnt_total_pkts_simt_to_mem=1439202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.49542
	minimum = 6
	maximum = 38
Network latency average = 9.07793
	minimum = 6
	maximum = 30
Slowest packet = 2046897
Flit latency average = 7.70678
	minimum = 6
	maximum = 26
Slowest flit = 4901696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0302526
	minimum = 0.0190092 (at node 8)
	maximum = 0.0380184 (at node 13)
Accepted packet rate average = 0.0302526
	minimum = 0.0190092 (at node 8)
	maximum = 0.0380184 (at node 13)
Injected flit rate average = 0.0842934
	minimum = 0.0207373 (at node 8)
	maximum = 0.169931 (at node 21)
Accepted flit rate average= 0.0842934
	minimum = 0.0357143 (at node 22)
	maximum = 0.167051 (at node 13)
Injected packet length average = 2.78632
Accepted packet length average = 2.78632
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.223 (8 samples)
	minimum = 6 (8 samples)
	maximum = 273.75 (8 samples)
Network latency average = 19.7779 (8 samples)
	minimum = 6 (8 samples)
	maximum = 218.25 (8 samples)
Flit latency average = 15.5803 (8 samples)
	minimum = 6 (8 samples)
	maximum = 216.125 (8 samples)
Fragmentation average = 0.0285007 (8 samples)
	minimum = 0 (8 samples)
	maximum = 153.5 (8 samples)
Injected packet rate average = 0.0541341 (8 samples)
	minimum = 0.0414395 (8 samples)
	maximum = 0.0983161 (8 samples)
Accepted packet rate average = 0.0541341 (8 samples)
	minimum = 0.0414395 (8 samples)
	maximum = 0.0983161 (8 samples)
Injected flit rate average = 0.133378 (8 samples)
	minimum = 0.0553685 (8 samples)
	maximum = 0.260647 (8 samples)
Accepted flit rate average = 0.133378 (8 samples)
	minimum = 0.0722121 (8 samples)
	maximum = 0.224638 (8 samples)
Injected packet size average = 2.46386 (8 samples)
Accepted packet size average = 2.46386 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 26116 (inst/sec)
gpgpu_simulation_rate = 1253 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 608888.125000 (ms)
Result stored in result.txt
