[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31767       tick       3150770       1467852       1401542       3150770 
      2  31767       tick       4415350       2161641       2140149       4415350 
      3  31767       tick       4395930       2151198       2132588       4395930 
      4  31767       tick       4383588       2146702       2130602       4383588 
      5  31767       tick       4388190       2148317       2129037       4388190 
      6  31767       tick       4386339       2147750       2129727       4386339 
      7  31767       tick       4388493       2147770       2130560       4388493 
      8  31767       tick       4394497       2151509       2131793       4394497 
      9  31767       tick       4387703       2147599       2128358       4387703 
     10  31767       tick       4383573       2145599       2130096       4383573 
     11  31767       tick       4381959       2145342       2127667       4381959 
     12  31767       tick       4310746       2110952       2092915       4310746 
     13  31767       tick       4473265       2189630       2172883       4473265 
     14  31767       tick       4387729       2147604       2129183       4387729 
     15  31767       tick       4388804       2148342       2128313       4388804 
     16  31767       tick       4388275       2147824       2129380       4388275 
     17  31767       tick       4384823       2146389       2131065       4384823 
     18  31767       tick       4397146       2152655       2133036       4397146 
     19  31767       tick       4387426       2148110       2131613       4387426 
     20  31767       tick       4382229       2145342       2129922       4382229 
     21  31767       exit       3328896       1629527       1615946       3328896 
