//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.7Beta
//Created Time: Sat Nov 14 15:46:25 2020

module Triple_Speed_Ethernet_MAC_Top(
	mii_rx_clk,
	mii_rxd,
	mii_rx_dv,
	mii_rx_er,
	mii_tx_clk,
	mii_col,
	mii_crs,
	duplex_status,
	rstn,
	tx_mac_valid,
	tx_mac_data,
	tx_mac_last,
	tx_mac_error,
	rx_fcs_fwd_ena,
	rx_jumbo_ena,
	tx_fcs_fwd_ena,
	tx_ifg_delay_ena,
	tx_ifg_delay,
	tx_pause_req,
	tx_pause_val,
	tx_pause_source_addr,
	clk,
	miim_phyad,
	miim_regad,
	miim_wrdata,
	miim_wren,
	miim_rden,
	mdio_in,
	mii_txd,
	mii_tx_en,
	mii_tx_er,
	rx_mac_clk,
	rx_mac_valid,
	rx_mac_data,
	rx_mac_last,
	rx_mac_error,
	rx_statistics_valid,
	rx_statistics_vector,
	tx_mac_clk,
	tx_mac_ready,
	tx_collision,
	tx_retransmit,
	tx_statistics_valid,
	tx_statistics_vector,
	rx_pause_req,
	rx_pause_val,
	miim_rddata,
	miim_rddata_valid,
	miim_busy,
	mdc,
	mdio_out,
	mdio_oen
);
input mii_rx_clk;
input [3:0] mii_rxd;
input mii_rx_dv;
input mii_rx_er;
input mii_tx_clk;
input mii_col;
input mii_crs;
input duplex_status;
input rstn;
input tx_mac_valid;
input [7:0] tx_mac_data;
input tx_mac_last;
input tx_mac_error;
input rx_fcs_fwd_ena;
input rx_jumbo_ena;
input tx_fcs_fwd_ena;
input tx_ifg_delay_ena;
input [7:0] tx_ifg_delay;
input tx_pause_req;
input [15:0] tx_pause_val;
input [47:0] tx_pause_source_addr;
input clk;
input [4:0] miim_phyad;
input [4:0] miim_regad;
input [15:0] miim_wrdata;
input miim_wren;
input miim_rden;
input mdio_in;
output [3:0] mii_txd;
output mii_tx_en;
output mii_tx_er;
output rx_mac_clk;
output rx_mac_valid;
output [7:0] rx_mac_data;
output rx_mac_last;
output rx_mac_error;
output rx_statistics_valid;
output [26:0] rx_statistics_vector;
output tx_mac_clk;
output tx_mac_ready;
output tx_collision;
output tx_retransmit;
output tx_statistics_valid;
output [28:0] tx_statistics_vector;
output rx_pause_req;
output [15:0] rx_pause_val;
output [15:0] miim_rddata;
output miim_rddata_valid;
output miim_busy;
output mdc;
output mdio_out;
output mdio_oen;
wire GND;
wire VCC;
wire clk;
wire duplex_status;
wire mdc;
wire mdio_in;
wire mdio_oen;
wire mdio_out;
wire mii_col;
wire mii_crs;
wire mii_rx_clk;
wire mii_rx_dv;
wire mii_rx_er;
wire [3:0] mii_rxd;
wire mii_tx_clk;
wire mii_tx_en;
wire mii_tx_er;
wire [3:0] mii_txd;
wire miim_busy;
wire [4:0] miim_phyad;
wire [15:0] miim_rddata;
wire miim_rddata_valid;
wire miim_rden;
wire [4:0] miim_regad;
wire [15:0] miim_wrdata;
wire miim_wren;
wire rstn;
wire rx_fcs_fwd_ena;
wire rx_jumbo_ena;
wire rx_mac_clk;
wire [7:0] rx_mac_data;
wire rx_mac_error;
wire rx_mac_last;
wire rx_mac_valid;
wire rx_pause_req;
wire [15:0] rx_pause_val;
wire rx_statistics_valid;
wire [26:0] rx_statistics_vector;
wire tx_collision;
wire tx_fcs_fwd_ena;
wire [7:0] tx_ifg_delay;
wire tx_ifg_delay_ena;
wire tx_mac_clk;
wire [7:0] tx_mac_data;
wire tx_mac_error;
wire tx_mac_last;
wire tx_mac_ready;
wire tx_mac_valid;
wire tx_pause_req;
wire [47:0] tx_pause_source_addr;
wire [15:0] tx_pause_val;
wire tx_retransmit;
wire tx_statistics_valid;
wire [28:0] tx_statistics_vector;
wire \u_triple_speed_mac/clk_tx_ena_int ;
wire \u_triple_speed_mac/gmii_tx_en_int ;
wire \u_triple_speed_mac/gmii_tx_er_int ;
wire \u_triple_speed_mac/n6_6 ;
wire \u_triple_speed_mac/gmii_rx_er_int_Z ;
wire \u_triple_speed_mac/clk_rx_ena_int ;
wire \u_triple_speed_mac/gmii_rx_align_int ;
wire \u_triple_speed_mac/gmii_rx_dv_int_Z ;
wire [7:0] \u_triple_speed_mac/gmii_txd_int ;
wire [7:0] \u_triple_speed_mac/gmii_rxd_int_Z ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n468_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n499_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n566_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n2343_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1594_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1638_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_58 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_60 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_62 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_64 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_66 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_68 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_70 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_72 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n535_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n534_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n533_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n532_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n531_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n530_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n529_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n528_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1513_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1512_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1511_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1510_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1509_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1508_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1507_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1506_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1459_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1458_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1457_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1456_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1455_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1454_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1453_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1452_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1348_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1347_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1346_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1345_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1344_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1343_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1342_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1341_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n885_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n884_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n883_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n882_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n881_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n880_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n879_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n878_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n877_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n876_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n875_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n874_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n873_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n872_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n871_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n870_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n869_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n868_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n867_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n866_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n865_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n864_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n863_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n862_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n861_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n860_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n859_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n858_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n857_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n856_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n855_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n854_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n853_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n852_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n851_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n850_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n849_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n848_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n847_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n846_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n622_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n620_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n619_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n618_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n617_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n616_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n615_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n614_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n613_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n612_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n611_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n609_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n608_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n178_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n173_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n168_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n163_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n158_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n125_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n124_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n123_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n122_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n121_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n120_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n119_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n118_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n66_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n473_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n499_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n499_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n499_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n566_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n566_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n889_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n887_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n621_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n616_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n615_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n613_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n612_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n609_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_14 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_16 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_17 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_18 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_19 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_20 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_21 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_22 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_23 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_24 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_25 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_26 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_14 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_16 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_17 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n711_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_18 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_19 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_20 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_21 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n473_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n619_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n621_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n457_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n458_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1585_28 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n642_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n643_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n644_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n645_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n646_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n647_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n648_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n649_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n650_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n651_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n652_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n653_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n654_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n655_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n656_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n657_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n727_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n743_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n758_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1177_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1179_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1178_23 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1275_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1399_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1595_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1596_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1597_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1598_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1599_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1600_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1601_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1602_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1603_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1604_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1605_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1606_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1607_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1608_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1609_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1610_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n623_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1321_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_19 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_38 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_39 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_40 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_41 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_42 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_43 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_44 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_45 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_35 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_36 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_37 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_38 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_39 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_40 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_35 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_36 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_37 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_38 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_39 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_40 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_4_COUT ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_6_COUT ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_68 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_75 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n342_3 ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int ;
wire [1:0] \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg ;
wire [47:0] \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg ;
wire [4:2] \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/type_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/op_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg ;
wire [1:0] \u_triple_speed_mac/u_mac_rx_ctrl/c_state ;
wire [0:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg ;
wire [0:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg ;
wire [0:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg ;
wire [0:0] \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_9 ;
wire [31:0] \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n697_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1044_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1045_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1046_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1047_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1048_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1049_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1050_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1051_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1052_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1053_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1188_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1235_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1258_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1480_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1600_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1619_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1866_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1482_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2051_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1839_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1745_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1743_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1742_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1739_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1736_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1566_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1565_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1564_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1563_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1445_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1446_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1216_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1215_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1214_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1213_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1212_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n906_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n905_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n904_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n886_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n885_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n841_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n839_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n838_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n837_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n836_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n835_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n834_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n833_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n831_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n830_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n829_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n828_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1058_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1057_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1056_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1055_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1054_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1454_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1453_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1452_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1451_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1450_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1449_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1448_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1447_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1275_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1274_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1273_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n738_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n553_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n552_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n550_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n549_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n548_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n547_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n546_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n483_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n482_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n481_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n480_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n456_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n455_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n485_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n708_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1044_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1044_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1045_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1046_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1047_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1048_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1048_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1050_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1051_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1051_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1052_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1053_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1235_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1600_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1884_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1866_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_32 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_33 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_33 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_32 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1742_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1738_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1446_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1436_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1056_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1454_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1454_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1453_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1453_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1452_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1451_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1450_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1450_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1449_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1449_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1448_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1447_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1447_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1447_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n738_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n738_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n553_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n551_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n547_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n546_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n485_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_32 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_33 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1044_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1046_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1866_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_34 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_35 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_34 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_33 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_34 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_17 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_17 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_18 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_19 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2047_20 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1446_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1454_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1453_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1452_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1450_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1449_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1448_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1447_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n738_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n553_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n485_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_34 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_35 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_36 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_37 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1866_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_36 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_35 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_36 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_35 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_18 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n233_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n232_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n231_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n230_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n229_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n228_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n227_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1452_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_39 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_36 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_37 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_17 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_18 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_19 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n234_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_20 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n827_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1735_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1050_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1049_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1834_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n484_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n486_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n487_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_20 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n549_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n551_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n832_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1740_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1747_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n840_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1748_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1052_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1049_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1047_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1737_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1738_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1741_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1744_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1746_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1747_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1749_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1750_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1097_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1436_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1537_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1552_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1579_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1580_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1581_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1582_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1609_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1628_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1693_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1787_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1788_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1789_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1790_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1791_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1792_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1793_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1794_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1795_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1796_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1797_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1798_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1799_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1800_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1801_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1802_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1876_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2060_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2061_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2062_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2049_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n257_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n258_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n259_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n260_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n261_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n262_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n263_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n264_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n265_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n266_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n267_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n268_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n269_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n270_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n271_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n272_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n273_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n274_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n275_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n276_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n277_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n278_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n279_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n280_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n281_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n282_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n283_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n284_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n285_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n286_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n287_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n288_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n289_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n290_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n291_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n292_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n293_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n294_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n295_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n296_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n297_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n298_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n307_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n308_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n309_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n310_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n311_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n312_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n313_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n314_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n315_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n316_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n317_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n318_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n319_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n320_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n321_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n842_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1059_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1488_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1489_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1490_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1491_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1492_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1493_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1494_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1495_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1515_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1840_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1841_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/crc_init ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n7_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/n_state ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/c_state ;
wire [1:0] \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt ;
wire [4:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random ;
wire [2:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg ;
wire [47:8] \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt ;
wire [2:0] \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt ;
wire [4:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch ;
wire [4:2] \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch ;
wire [9:0] \u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out ;
wire [31:24] \u_triple_speed_mac/u_mac_tx_ctrl/crc_reg ;
wire [1:0] \u_triple_speed_mac/u_mac_tx_ctrl/cnt ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o ;
wire [15:10] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_11 ;
wire [23:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 ;
wire \u_triple_speed_mac/u_miim_block/mdio_oe ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n93_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit_Z ;
wire [1:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte ;
wire [6:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_6 ;
wire [7:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_9 ;
wire [6:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d ;
wire \u_triple_speed_mac/u_mac_rx_if_block/mii_rx_dv_o_Z ;
wire \u_triple_speed_mac/u_mac_rx_if_block/mii_rx_er_o_Z ;
wire \u_triple_speed_mac/u_mac_rx_if_block/mii_clk_ena_o ;
wire \u_triple_speed_mac/u_mac_rx_if_block/mii_align_o_Z ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_4 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n64_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n87_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n100_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n63_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_7 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_8 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_9 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_10 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_tmp ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n25_3 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n26_3 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n27_3 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n28_3 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_int ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
assign rx_mac_clk = mii_rx_clk;
assign tx_mac_clk = mii_tx_clk;
OBUF gowin_buf_2 (
	.I(rx_statistics_vector[5]),
	.O(rx_pause_req)
);
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n468_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n468_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n468_s0 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n499_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n499_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n499_5 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n499_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n499_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n499_s0 .INIT=16'hAC00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n566_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n566_4 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n566_5 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n566_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n566_s0 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n2343_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n2343_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n2343_s0 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1594_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1594_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1594_s0 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_s0 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1638_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1638_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1638_s0 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s2 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [3]),
	.I1(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s3 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n499_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s3 .INIT=16'hFF40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s3 .INIT=16'h40FF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s3 .INIT=16'h40FF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n2343_3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s3 .INIT=16'h40FF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s3 .INIT=16'h40FF;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s3 .INIT=8'h4F;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s3 .INIT=8'h8F;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_40 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s3 .INIT=8'h8F;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_40 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s3 .INIT=8'h8F;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s3 .INIT=16'hB0FF;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s57  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_58 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s57 .INIT=8'h01;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s58  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_60 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s58 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s59  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_62 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s59 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s60  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_64 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s60 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s61  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_66 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s61 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s62  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_68 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s62 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s63  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_70 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s63 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s64  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_72 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s64 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n535_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n535_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n535_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n534_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n534_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n534_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n533_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n533_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n533_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n532_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n532_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n532_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n531_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n531_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n531_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n530_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n530_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n530_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n529_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n529_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n529_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n528_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n528_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n528_s2 .INIT=8'h40;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1513_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1513_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1513_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1512_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1512_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1512_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1511_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1511_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1511_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1510_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1510_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1510_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1509_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1509_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1509_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1508_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1508_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1508_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1507_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1507_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1507_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1506_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1506_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1506_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1459_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1459_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1459_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1458_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1458_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1458_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1457_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1457_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1457_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1456_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1456_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1456_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1455_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1455_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1455_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1454_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1454_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1454_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1453_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1453_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1453_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1452_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1452_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1452_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1348_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1348_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1348_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1347_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1347_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1347_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1346_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1346_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1346_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1345_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1345_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1345_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1344_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1344_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1344_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1343_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1343_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1343_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1342_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1342_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1342_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1341_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1341_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1341_s1 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n893_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n893_s1 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n892_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n892_s1 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n891_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n891_s1 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n890_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n890_s1 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n888_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n888_s1 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n886_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n886_s1 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n885_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n885_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n885_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n884_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n884_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n884_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n883_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n883_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n883_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n882_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n882_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n882_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n881_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n881_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n881_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n880_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n880_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n880_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n879_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n879_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n879_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n878_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n878_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n878_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n877_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n877_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n877_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n876_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n876_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n876_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n875_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n875_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n875_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n874_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n874_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n874_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n873_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n873_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n873_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n872_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n872_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n872_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n871_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n871_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n871_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n870_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n870_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n870_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n869_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n869_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n869_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n868_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n868_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n868_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n867_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n867_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n867_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n866_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n866_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n866_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n865_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n865_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n865_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n864_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n864_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n864_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n863_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n863_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n863_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n862_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n862_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n862_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n861_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n861_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n861_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n860_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n860_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n860_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n859_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n859_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n859_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n858_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n858_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n858_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n857_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n857_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n857_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n856_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n856_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n856_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n855_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n855_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n855_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n854_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n854_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n854_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n853_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n853_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n853_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n852_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n852_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n852_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n851_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n851_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n851_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n850_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n850_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n850_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n849_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n849_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n849_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n848_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n848_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n848_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n847_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n847_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n847_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n846_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n846_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n846_s1 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n622_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n622_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n622_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n620_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n621_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n620_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n620_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n619_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n619_8 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n619_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n619_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n618_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n618_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n618_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n617_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n617_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n617_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n616_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n616_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n616_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n616_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n615_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n615_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n615_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n614_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n614_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n614_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n613_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n613_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n613_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n613_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n612_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n612_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n612_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n612_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n611_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n612_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n611_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n611_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n610_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n609_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n609_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n609_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n609_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n608_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n609_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n608_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n608_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n178_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n178_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n178_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n173_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n173_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n173_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n168_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n168_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n168_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n163_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n163_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n163_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n158_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n158_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n158_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n125_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n125_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n125_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n124_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n124_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n124_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n123_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n123_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n123_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n122_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n122_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n122_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n121_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n121_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n121_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n120_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n120_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n120_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n119_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n119_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n119_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n118_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n118_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n118_s1 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n66_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 ),
	.I1(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n66_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n66_s3 .INIT=16'h0C07;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n473_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s1 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n711_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n711_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1594_3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s1 .INIT=16'hF100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n473_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n342_3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n473_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n473_s1 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n499_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n499_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n499_s1 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n499_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I1(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n499_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n499_s2 .INIT=8'h0E;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n499_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n499_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n499_s3 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n566_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n566_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n566_s1 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n566_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n566_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n566_s2 .INIT=16'h0001;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s4 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_42 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_43 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_11 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s4 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s4 .INIT=8'h07;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n499_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n711_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s4 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s4 .INIT=16'h0071;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s4  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [3]),
	.I1(\u_triple_speed_mac/gmii_rxd_int_Z [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_11 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s4 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s5 .INIT=16'hF1CF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n535_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n535_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n535_s3 .INIT=16'h00BF;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n889_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n889_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n889_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n887_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n887_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n887_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n621_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n621_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n621_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n618_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n621_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n618_s2 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n616_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n616_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n616_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n615_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n615_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n615_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n613_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n616_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n613_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n613_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n612_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n615_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n612_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n612_s2 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n610_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n610_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n609_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n618_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n610_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n610_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n609_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n609_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_28 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s3 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_14 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_15 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_16 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_17 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n711_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n711_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s2 .INIT=16'h1F00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n711_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n711_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s3 .INIT=16'h1000;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_44 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_45 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s5 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_38 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_39 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_40 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_41 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s6 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s6 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s7 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s8 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s6  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [6]),
	.I1(\u_triple_speed_mac/gmii_rxd_int_Z [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s6 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s7  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [1]),
	.I1(\u_triple_speed_mac/gmii_rxd_int_Z [0]),
	.I2(\u_triple_speed_mac/gmii_rxd_int_Z [2]),
	.I3(\u_triple_speed_mac/gmii_rxd_int_Z [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s7 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_18 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_19 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_20 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_21 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s5 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_22 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s6 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_23 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_24 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_25 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_26 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s9 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_14 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s10 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s11  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s11 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s12  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_16 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s12 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s13  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_17 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s13 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s4 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s6 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s4 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s6 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_11 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_13 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s5 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_14 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_15 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_16 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_17 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s6 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n711_11 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n610_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s4 .INIT=16'h7100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n711_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s5 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s6 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s14  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_18 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s14 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s15  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_19 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s15 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s16  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_20 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s16 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s17  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_21 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s17 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s18  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_22 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s18 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s19  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_23 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s19 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s20  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_24 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s20 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s21  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_25 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s21 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s22  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_26 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s22 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_18 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_19 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_20 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_21 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s7 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s8 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s9 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_14 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s11  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s12  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_16 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s12 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s13  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_17 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s13 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n621_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s7 .INIT=16'h017F;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n711_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n711_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n711_s8 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s14  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_18 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s14 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s15  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_19 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s15 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s16  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_20 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s16 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s17  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_21 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s17 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n473_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n473_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n473_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n473_s2 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s5 .INIT=16'hEEEF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n619_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n619_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n619_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n621_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n621_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n621_s3 .INIT=16'h6A00;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n889_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n889_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n457_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n457_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n457_s2 .INIT=16'h0BB0;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n458_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n458_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n458_s2 .INIT=8'h45;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n711_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s6 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n887_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n887_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s23  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_28 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1585_s23 .INIT=16'h2000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n642_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n642_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n642_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n643_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n643_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n643_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n644_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n644_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n644_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n645_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n645_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n645_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n646_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n646_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n646_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n647_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n647_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n647_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n648_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n648_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n648_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n649_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n649_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n649_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n650_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n650_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n650_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n651_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n651_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n651_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n652_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n652_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n652_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n653_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n653_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n653_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n654_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n654_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n654_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n655_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n655_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n655_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n656_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n656_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n656_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n657_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n657_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n657_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n727_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n727_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n727_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n743_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n743_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n743_s2 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n758_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n758_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n758_s2 .INIT=16'h0800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1177_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1177_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1177_s2 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1179_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1179_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1179_s2 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s18  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_23 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1178_s18 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1275_s7 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1399_s7 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1595_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1595_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1595_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1596_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1596_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1596_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1597_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1597_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1597_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1598_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1598_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1598_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1599_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1599_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1599_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1600_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1600_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1600_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1601_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1601_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1601_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1602_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1602_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1602_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1603_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1603_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1603_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1604_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1604_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1604_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1605_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1605_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1605_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1606_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1606_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1606_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1607_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1607_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1607_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1608_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1608_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1608_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1609_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1609_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1609_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1610_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1610_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1610_s2 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n623_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n623_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n623_s3 .INIT=16'h4888;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s5 .INIT=8'hD5;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1321_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1321_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1321_s4 .INIT=16'h5DCC;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s9 .INIT=8'hD0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s11  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_19 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s11 .INIT=16'h001B;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s4 .INIT=8'hAD;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1_s0  (
	.D(duplex_status),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1_s0  (
	.D(rx_jumbo_ena),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1_s0  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_7_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_6_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_5_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_4_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_er_int_Z ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int_s0  (
	.D(\u_triple_speed_mac/clk_rx_ena_int ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_align_int ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_0_s0  (
	.D(mii_col),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_delay_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n163_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n499_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n468_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n473_6 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n566_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n642_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n643_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n644_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n645_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n646_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n647_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n648_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n649_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n650_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n651_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n652_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n653_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n654_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n655_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n656_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n657_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n711_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n342_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n727_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n743_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n758_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1179_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1178_23 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1177_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1275_12 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1399_12 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1585_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1595_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1596_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1597_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1598_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1599_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1600_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1601_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1602_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1603_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1604_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1605_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1606_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1607_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1608_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1609_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1610_7 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1594_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_valid)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_data[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_last)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1638_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_mac_error)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_valid)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_req_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_statistics_vector[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_req_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(rx_pause_val[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0  (
	.D(rx_fcs_fwd_ena),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s1  (
	.D(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n528_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n529_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n530_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n531_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n532_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n533_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n534_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n535_6 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n457_7 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n458_7 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n608_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n609_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n610_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n611_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n612_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n613_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n614_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n615_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n616_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n617_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n618_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n619_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n620_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n621_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n622_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n2343_3 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n846_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_46_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n847_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_46_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_45_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n848_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_45_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_44_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n849_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_44_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_43_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n850_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_43_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_42_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n851_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_42_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_41_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n852_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_41_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_40_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n853_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_40_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_39_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n854_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_39_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_38_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n855_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_38_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_37_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n856_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_37_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_36_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n857_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_36_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_35_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n858_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_35_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_34_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n859_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_34_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_33_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n860_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_33_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_32_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n861_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_32_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n862_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_31_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n863_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_30_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n864_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_29_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n865_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_28_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n866_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_27_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n867_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_26_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n868_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_25_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n869_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_24_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n870_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_23_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n871_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_22_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n872_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_21_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n873_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_20_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n874_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_19_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n875_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_18_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n876_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_17_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n877_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_16_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n878_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n879_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n880_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n881_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1341_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1342_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1343_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1344_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1345_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1346_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1347_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1348_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1452_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1453_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1454_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1455_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1456_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1457_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1458_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1459_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1506_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1507_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1508_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1509_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1510_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1511_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1512_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1513_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_8 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n890_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n891_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n892_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n893_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_0_s1 .INIT=1'b0;
DFF \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s2  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_75 ),
	.CLK(mii_rx_clk),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s2 .INIT=1'b0;
DFF \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s4  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_6 ),
	.CLK(mii_rx_clk),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s4 .INIT=1'b0;
DFF \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s6  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_8 ),
	.CLK(mii_rx_clk),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s6 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s35  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_58 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_38 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s35 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s36  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_60 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_39 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s36 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s37  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_62 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_40 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s37 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s38  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_64 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_41 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s38 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s39  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_66 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_42 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s39 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s40  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_68 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_43 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s40 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s41  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_70 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_44 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s41 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s42  (
	.D(VCC),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_72 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_45 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s42 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n66_7 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s1 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_0_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n623_11 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_0_s3 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_2_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1321_9 ),
	.CLK(mii_rx_clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_2_s3 .INIT=1'b1;
DFFC \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_19 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s3 .INIT=1'b0;
RAM16S4 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s51  (
	.CLK(mii_rx_clk),
	.WRE(VCC),
	.AD({GND, \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 }),
	.DI({\u_triple_speed_mac/u_mac_rx_ctrl/n168_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n173_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n178_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n158_5 }),
	.DO({\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [0], \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [0], \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [0], \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]}));
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s51 .INIT_0=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s51 .INIT_1=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s51 .INIT_2=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s51 .INIT_3=16'h0000;
RAM16S4 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s53  (
	.CLK(mii_rx_clk),
	.WRE(VCC),
	.AD({GND, \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 }),
	.DI({\u_triple_speed_mac/u_mac_rx_ctrl/n122_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n123_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n124_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n125_5 }),
	.DO({\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3:0]}));
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s53 .INIT_0=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s53 .INIT_1=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s53 .INIT_2=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s53 .INIT_3=16'h0000;
RAM16S4 \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s55  (
	.CLK(mii_rx_clk),
	.WRE(VCC),
	.AD({GND, \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 , \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 }),
	.DI({\u_triple_speed_mac/u_mac_rx_ctrl/n118_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n119_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n120_5 , \u_triple_speed_mac/u_mac_rx_ctrl/n121_5 }),
	.DO({\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7:4]}));
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s55 .INIT_0=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s55 .INIT_1=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s55 .INIT_2=16'h0000;
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s55 .INIT_3=16'h0000;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s32  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_68 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_36 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_35 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s32 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s33  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_36 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_38 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_37 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s33 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s34  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_38 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_40 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_39 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s34 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s32  (
	.I0(VCC),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_36 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_35 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s32 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s33  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_36 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_38 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_37 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s33 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s34  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_38 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_40 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_39 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s34 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_4_COUT ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s3 .ALU_MODE=0;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s5  (
	.I0(GND),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_9 ),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_4_COUT ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_6_COUT ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s5 .ALU_MODE=0;
INV \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s3  (
	.I(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.O(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 )
);
INV \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s49  (
	.I(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.O(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_68 )
);
INV \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s66  (
	.I(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_5 ),
	.O(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_75 )
);
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n342_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s0 .INIT=8'h70;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s1 .INIT=8'hEB;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s1 .INIT=4'hB;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s1 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s1 .INIT=8'hBE;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s1 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s1 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n887_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s1 .INIT=16'hBEEB;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s1 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_s1 .INIT=8'hEB;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s1 .INIT=8'hEB;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s1 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s1 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_11 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s2 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s2 .INIT=8'h87;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s2 .INIT=16'h7887;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s2 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n889_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s2 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s2 .INIT=16'hD728;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n889_6 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s2 .INIT=16'h28D7;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s3 .INIT=16'h7887;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s2 .INIT=16'h7887;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s3 .INIT=16'h7887;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n887_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s2 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s3 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n887_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s2 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s2 .INIT=16'hD728;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s2 .INIT=8'h87;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s2 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s2 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n887_6 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s2 .INIT=16'h9669;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s2 .INIT=16'hD728;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s2 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s3 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s4 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s2 .INIT=8'h87;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s2 .INIT=16'h28D7;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s2 .INIT=8'h60;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s3 .INIT=4'h9;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s3 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s4 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s6 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s7 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s8 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s9 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n342_s10 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s3 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s3 .INIT=4'h9;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s4 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s4 .INIT=16'h6999;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s3 .INIT=16'h6999;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s4 .INIT=16'hFF80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s4 .INIT=16'h956A;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_29_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_28_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_27_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_26_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_25_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_24_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_23_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_22_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_21_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_20_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_19_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_18_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_17_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_16_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_15_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_14_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_13_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_12_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_11_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_10_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_9_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_8_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_7_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_6_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_5_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_4_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_3_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_2_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_1_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_0_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_5 ),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_10 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_31_s1 .INIT=1'b1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n756_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n756_s0 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n697_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n697_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n697_s0 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n703_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n703_s0 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s0 .INIT=16'h0F44;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s0 .INIT=16'h0F44;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s0 .INIT=16'h0F44;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s0 .INIT=16'hF044;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1053_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1053_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1053_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1053_s0 .INIT=16'h3CAA;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1078_s0  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1078_s0 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n177_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n177_s0 .INIT=8'h01;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1188_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1188_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1188_s0 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1235_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1235_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1235_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1235_s0 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1258_s0  (
	.I0(tx_collision),
	.I1(tx_retransmit),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1258_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1258_s0 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1480_s0  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1480_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1480_s0 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1600_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1600_s0 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1619_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1619_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1619_s0 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_15 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s0 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_15 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s0 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s21  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_32 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_33 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s21 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s22  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_33 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_32 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s22 .INIT=8'h0B;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_3 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s3 .INIT=16'hFFFE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s3 .INIT=16'hFFB0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s3 .INIT=8'hF8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s3  (
	.I0(tx_retransmit),
	.I1(tx_collision),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s3 .INIT=16'hF4FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1258_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s3 .INIT=16'hFF40;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s3  (
	.I0(tx_mac_valid),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s3 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s3 .INIT=16'hE0FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.I1(tx_mac_ready),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s3 .INIT=8'hD0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1482_s2  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1482_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1482_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2051_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1480_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2051_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2051_s1 .INIT=16'h0B00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s1 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1839_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1839_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1839_s1 .INIT=16'h0708;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1745_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1745_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1745_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1743_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1743_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1743_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1742_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1742_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1742_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1742_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1739_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1739_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1739_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1736_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1736_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1736_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1566_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1566_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1566_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1565_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1565_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1565_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1564_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1564_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1564_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1563_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1563_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1563_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1445_s1  (
	.I0(tx_mac_error),
	.I1(tx_mac_valid),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1445_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1445_s1 .INIT=16'hB000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n708_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s1 .INIT=8'hF1;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1216_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1216_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1216_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1215_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1215_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1215_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1214_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1214_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1214_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1213_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1213_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1213_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1212_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1212_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1212_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n906_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n906_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n906_s1 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n905_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n905_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n905_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n904_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n904_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n904_s1 .INIT=16'h0708;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n886_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n886_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n886_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n885_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n885_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n885_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n841_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n841_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n841_s1 .INIT=8'h14;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n839_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1747_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n839_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n839_s1 .INIT=8'h14;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n838_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n838_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n838_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n837_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n837_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n837_s1 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n836_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n836_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n836_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n835_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n835_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n835_s1 .INIT=16'h0708;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n834_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1742_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n834_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n834_s1 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n833_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n833_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n833_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n831_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n831_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n831_s1 .INIT=16'h0708;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n830_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1738_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n830_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n830_s1 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n829_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n829_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n829_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n828_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n828_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n828_s1 .INIT=16'h0708;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n233_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n232_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n231_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n230_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n229_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n228_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s1 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n227_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s1 .INIT=16'h00F8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1058_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1058_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1058_s1 .INIT=8'h90;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1057_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1057_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1057_s1 .INIT=16'hE100;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1056_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1056_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1056_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1056_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1055_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1055_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1054_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1054_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1054_s1 .INIT=16'hB400;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n886_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s3 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.I1(tx_mac_data[1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s3 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s3  (
	.I0(tx_mac_data[2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s3 .INIT=16'hB0FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1451_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1451_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1451_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1451_s3 .INIT=16'h70FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s3 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.I1(tx_mac_data[5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s3 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n708_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s3 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n886_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s3 .INIT=16'h0FBB;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1275_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1275_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1275_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1274_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1274_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1274_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1273_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1273_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1273_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n738_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n738_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n738_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n738_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n738_s1 .INIT=16'hFE00;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n554_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n553_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n553_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n553_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n553_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n552_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n553_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n552_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n552_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n550_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n551_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n550_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n550_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n549_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n549_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n553_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n549_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n549_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n548_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n549_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n548_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n548_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n547_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n547_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n547_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n547_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n546_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n546_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n546_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n546_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n483_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n483_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n483_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n482_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n482_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n482_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n481_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n481_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n481_s1 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n480_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n480_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n480_s1 .INIT=8'h40;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n456_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n456_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n456_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n455_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n455_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n455_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n234_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s1 .INIT=16'hFFF8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n485_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n485_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n485_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n485_s1 .INIT=16'hF4FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s21  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_32 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_33 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s21 .INIT=16'h0C0A;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n697_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n697_s1 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n708_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n708_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n708_s1 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s1 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n954_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s2 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s1 .INIT=16'hF400;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s2 .INIT=8'h10;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s1 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1045_s2 .INIT=8'h4B;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s1 .INIT=16'h0D00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s2 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s2 .INIT=16'h10EF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s1 .INIT=16'h1F00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1048_s2 .INIT=8'h4B;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s1 .INIT=16'h0700;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s1 .INIT=16'hEF00;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1051_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s2 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1053_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1053_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1053_s1 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1235_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1235_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1235_s1 .INIT=8'h01;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1600_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1600_s1 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1884_s1  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1884_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s1 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s1 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s22  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_34 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_32 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s22 .INIT=8'h70;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s23  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_35 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n697_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_33 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s23 .INIT=16'h2000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s23  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n954_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_34 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_33 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s23 .INIT=16'hF077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s22  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_33 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_34 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_32 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s22 .INIT=16'h050C;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s4 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s4  (
	.I0(tx_mac_last),
	.I1(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s4 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s4 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s4 .INIT=16'hFE00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_20 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_17 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s6 .INIT=16'h7F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s4 .INIT=16'h00EF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s4 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_13 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_14 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_15 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_16 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_17 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_18 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_19 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_20 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s4 .INIT=16'h8000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1742_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1742_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1742_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1740_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1740_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1738_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1738_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1738_s2 .INIT=16'h807F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1737_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1737_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s2 .INIT=16'h007F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1436_s2  (
	.I0(tx_mac_valid),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1436_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1436_s2 .INIT=16'h0E00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n233_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s2 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n233_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n233_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s3 .INIT=16'h030A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n232_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n232_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s2 .INIT=16'h050C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n231_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n231_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s2 .INIT=16'h0A0C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n230_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n230_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s2 .INIT=16'h050C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n229_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n229_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s2 .INIT=16'h050C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n228_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n228_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s2 .INIT=16'h0305;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n227_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n227_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s2 .INIT=16'h0305;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1056_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1056_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1056_s2 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1055_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1055_s2 .INIT=16'h0001;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s4  (
	.I0(tx_mac_data[0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s4 .INIT=8'hB0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s5 .INIT=16'h7077;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s4 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s5 .INIT=16'hF077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s4 .INIT=16'h4F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1451_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I2(tx_mac_data[3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1451_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1451_s4 .INIT=16'h0777;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s4 .INIT=8'h70;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s5 .INIT=16'h00BF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s4 .INIT=8'hD0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s5 .INIT=16'hF077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s4  (
	.I0(tx_mac_data[6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s4 .INIT=16'h004F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s4 .INIT=16'h7077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s5 .INIT=16'h007F;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s6  (
	.I0(tx_mac_data[7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s6 .INIT=8'hB0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n738_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n697_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n738_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n738_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n738_s2 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n738_s3  (
	.I0(tx_mac_ready),
	.I1(tx_mac_last),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n738_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n738_s3 .INIT=16'h7000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n554_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n554_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n554_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s2 .INIT=16'hEE8E;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n553_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n553_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n553_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n553_s2 .INIT=16'hBF00;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n551_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n551_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n551_s2 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n547_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n549_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n547_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n547_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n546_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n549_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n546_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n546_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n234_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n234_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s2 .INIT=16'h0A0C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n485_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n485_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n485_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n485_s2 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s22  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_34 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_35 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_32 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s22 .INIT=16'hBF00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s23  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_36 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_37 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_34 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_33 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s23 .INIT=16'h00BF;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n954_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s4 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1044_s3 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1046_s4 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s3 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s2 .INIT=16'h9000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s24  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_36 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n233_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_34 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s24 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_35 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s25 .INIT=16'hC2F2;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s24  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_35 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_36 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_34 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s24 .INIT=8'hC5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s23  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_37 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_35 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_33 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s23 .INIT=16'h7F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s24  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1436_6 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_35 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_34 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s24 .INIT=16'h0307;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5 .INIT=16'hFE53;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s9 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_18 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_17 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s12 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s5 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s6 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [44]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [45]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [46]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [47]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s7 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [41]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [42]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [43]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s8 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s9 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s12 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_17 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s13 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s14 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s15  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_19 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s15 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s16  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2047_s16 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s3  (
	.I0(tx_mac_last),
	.I1(tx_mac_ready),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1446_s3 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s4 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n233_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s5 .INIT=16'hE030;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n233_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n233_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s6 .INIT=16'hF0EE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n232_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n232_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s3 .INIT=16'hF0EE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n232_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s4 .INIT=16'h00E0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n231_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n231_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s3 .INIT=8'h53;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n231_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s4 .INIT=16'h00E0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n230_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n230_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s3 .INIT=16'hC3FA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n230_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s4 .INIT=16'h00E0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n229_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n229_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s3 .INIT=16'hC3FA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n229_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s4 .INIT=16'h00E0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n228_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s3 .INIT=16'hF43F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n228_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n228_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s4 .INIT=16'hC3FA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n227_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s3 .INIT=16'hF34C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n227_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n227_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s4 .INIT=16'hC3FA;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s6  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1454_s6 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s6  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1453_s6 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s5 .INIT=16'hF077;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s6  (
	.I0(tx_mac_data[4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1450_s6 .INIT=8'hB0;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s6  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1449_s6 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1448_s5 .INIT=8'h70;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s7  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1447_s7 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n738_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n738_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n738_s4 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n554_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s3 .INIT=8'h4B;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n554_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n554_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s4 .INIT=16'h14F5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n554_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n554_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n554_14 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s5 .INIT=16'hE800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n553_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n553_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n553_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n234_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s3 .INIT=16'hBF00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n234_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s4 .INIT=16'hF400;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n485_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n485_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n485_s3 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_34 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_39 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_35 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25 .INIT=16'h00F7;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n954_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_36 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s26 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_37 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s27 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s5 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s6 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s9 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s3 .INIT=16'h9009;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_36 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s26 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_39 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_9 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_35 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s25 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_36 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s26 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_36 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_37 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_35 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s25 .INIT=16'hEFF0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s13 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s7 .INIT=16'hAFC0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s8 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n233_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n233_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n233_s9 .INIT=16'h3FF5;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s5 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s6 .INIT=16'h3FF5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n232_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n232_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n232_s7 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s5 .INIT=16'h3F05;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s6 .INIT=16'hF503;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n231_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n231_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n231_s7 .INIT=16'h305F;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s5 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s6 .INIT=16'h50FC;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n230_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n230_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n230_s7 .INIT=16'h305F;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s5 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s6 .INIT=16'h50FC;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n229_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n229_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n229_s7 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s5 .INIT=16'h5F30;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s6 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n228_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n228_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n228_s7 .INIT=16'h50FC;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s5 .INIT=16'h5F30;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s6 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n227_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n227_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n227_s7 .INIT=16'h3FFA;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s6  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1452_s6 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n554_15 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s6 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n554_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s7 .INIT=16'h4B00;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n554_15 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s8 .INIT=4'h9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n554_16 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n554_17 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n554_18 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s9 .INIT=16'hEEE8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n554_19 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s10 .INIT=16'hCFA8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n234_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s5 .INIT=16'hCCB0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s6 .INIT=16'hC0AF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s29  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ),
	.I1(tx_mac_last),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_39 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s29 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_36 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s32  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s32 .INIT=16'h0700;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s10 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(tx_mac_last),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_36 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s26 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_37 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s27 .INIT=16'h3DCF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s11 .INIT=16'h0007;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s12 .INIT=16'h07F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n551_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_17 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s13 .INIT=16'hF400;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n554_20 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s14 .INIT=16'hF154;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s15  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n554_15 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_19 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s15 .INIT=16'hBACF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n234_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n234_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n234_s7 .INIT=16'h0CFA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s33  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s33 .INIT=8'h0D;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s34  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s34 .INIT=16'hCD03;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s16  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s16 .INIT=16'h03CD;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n827_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n827_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n827_s2 .INIT=16'h1540;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1735_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1735_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1735_s3 .INIT=16'h2A80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1050_s3 .INIT=16'hBF40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s3 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s11  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1834_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n484_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n485_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n484_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n484_s2 .INIT=16'hFEFF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n486_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n485_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n486_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n486_s2 .INIT=16'h0200;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n487_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n485_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n487_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n487_s3 .INIT=16'h0200;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n708_s2  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n708_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s28  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_34 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_32 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s28 .INIT=16'h008F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s14 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1741_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1741_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s6 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1884_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1884_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n549_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n549_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n549_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n551_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n553_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n551_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n551_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1197_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1197_s1 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n697_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s4 .INIT=16'hBAAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n832_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n832_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n832_s2 .INIT=16'h1444;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1740_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1740_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s35  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s35 .INIT=16'hEA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s36  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s36 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1744_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1744_s3 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1747_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1747_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1747_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n840_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n840_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n840_s2 .INIT=16'h1444;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1748_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1748_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1748_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1052_s3 .INIT=16'hFD00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1049_s4 .INIT=16'hFE00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1047_s3 .INIT=16'h0007;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s5 .INIT=16'h0200;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s5 .INIT=16'h8F88;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1737_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1737_s3 .INIT=16'h0600;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1738_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1738_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1738_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1738_s3 .INIT=8'h04;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4 .INIT=16'h0600;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1744_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1744_s4 .INIT=16'h0600;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3 .INIT=16'h0600;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1747_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1747_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1747_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1747_s4 .INIT=16'h0600;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1749_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2 .INIT=16'h0600;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1750_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1097_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1097_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1097_s4 .INIT=8'hFE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1436_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1436_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1436_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1436_s3 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s4 .INIT=16'hAAAB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n790_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n790_s1 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s5  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s5 .INIT=16'h8F88;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1537_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1537_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1537_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1552_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1552_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1579_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [3]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1579_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1579_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1580_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [2]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1580_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1580_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1581_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1581_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1581_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1582_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1582_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1582_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1609_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1609_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1609_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1628_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1628_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1628_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1693_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1693_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1693_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1787_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [15]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1787_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1787_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1788_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [14]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1788_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1788_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1789_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [13]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1789_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1789_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1790_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [12]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1790_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1790_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1791_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [11]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1791_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1791_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1792_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [10]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1792_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1792_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1793_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [9]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1793_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1793_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1794_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [8]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1794_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1794_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1795_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [7]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1795_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1795_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1796_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [6]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1796_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1796_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1797_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [5]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1797_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1797_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1798_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [4]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1798_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1798_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1799_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [3]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1799_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1799_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1800_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [2]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1800_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1800_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1801_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1801_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1801_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1802_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1802_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1802_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1876_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1876_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1876_s2 .INIT=16'hE000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n2060_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2060_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2060_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n2061_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2061_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2061_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2062_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2062_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2062_s2 .INIT=16'hE000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2049_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2049_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2049_s2 .INIT=16'h00BF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s3 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s4 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s4 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s4 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s4 .INIT=8'hEA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s4 .INIT=8'hEA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s4 .INIT=8'hEA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1746_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1746_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n257_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n257_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n257_s4 .INIT=16'h3032;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n258_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n258_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n258_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n259_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n259_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n259_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n260_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [13]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n260_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n260_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n261_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n261_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n261_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n262_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n262_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n262_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n263_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n263_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n263_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n264_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n264_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n264_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n265_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n265_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n265_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n266_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n266_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n266_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n267_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n267_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n267_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n268_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n268_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n268_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n269_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n269_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n269_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n270_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n270_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n270_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n271_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n271_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n271_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n272_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n272_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n272_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n273_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n273_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n273_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n274_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [47]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n274_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n274_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n275_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [46]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n275_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n275_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n276_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [45]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n276_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n276_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n277_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [44]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n277_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n277_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n278_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [43]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n278_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n278_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n279_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [42]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n279_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n279_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n280_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [41]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n280_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n280_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n281_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [40]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n281_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n281_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n282_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [39]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n282_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n282_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n283_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [38]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n283_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n283_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n284_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [37]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n284_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n284_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n285_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [36]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n285_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n285_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n286_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [35]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n286_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n286_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n287_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [34]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n287_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n287_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n288_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [33]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n288_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n288_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n289_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [32]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n289_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n289_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n290_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [31]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n290_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n290_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n291_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [30]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n291_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n291_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n292_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n292_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n292_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n293_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [28]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n293_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n293_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n294_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [27]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n294_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n294_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n295_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [26]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n295_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n295_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n296_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [25]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n296_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n296_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n297_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [24]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n297_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n297_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n298_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [23]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n298_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n298_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [22]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [21]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [20]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [19]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [18]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [17]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [16]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n307_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n307_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n307_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n308_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [13]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n308_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n308_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n309_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n309_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n309_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n310_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n310_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n310_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n311_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n311_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n311_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n312_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n312_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n312_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n313_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n313_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n313_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n314_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n314_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n314_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n315_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n315_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n315_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n316_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n316_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n316_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n317_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n317_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n317_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n318_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n318_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n318_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n319_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n319_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n319_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n320_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n320_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n320_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n321_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n321_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n321_s3 .INIT=16'h5410;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n842_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n842_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n842_s3 .INIT=16'h2122;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s7 .INIT=8'hBA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1059_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n954_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1059_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1059_s3 .INIT=16'h46AA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n954_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n954_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n954_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n954_s7 .INIT=8'hE0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1488_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/gmii_txd_int [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1488_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1488_s3 .INIT=16'hE040;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1489_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1489_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1489_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1490_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1490_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1490_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1491_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1491_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1491_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1492_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1492_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1492_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1493_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1493_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1493_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1494_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1494_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1494_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1495_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_txd_int [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1495_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1495_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1515_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.I2(\u_triple_speed_mac/gmii_tx_er_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1515_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1515_s3 .INIT=16'hC840;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1840_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1840_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1840_s3 .INIT=16'hDEEE;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s4 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1841_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1841_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1841_s3 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s6 .INIT=8'hC4;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1_s0  (
	.D(duplex_status),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1_s0  (
	.D(VCC),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_47_s0  (
	.D(tx_pause_source_addr[47]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_47_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_46_s0  (
	.D(tx_pause_source_addr[46]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_46_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_45_s0  (
	.D(tx_pause_source_addr[45]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_45_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_44_s0  (
	.D(tx_pause_source_addr[44]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_44_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_43_s0  (
	.D(tx_pause_source_addr[43]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_43_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_42_s0  (
	.D(tx_pause_source_addr[42]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_42_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_41_s0  (
	.D(tx_pause_source_addr[41]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_41_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_40_s0  (
	.D(tx_pause_source_addr[40]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_40_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_39_s0  (
	.D(tx_pause_source_addr[39]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_39_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_38_s0  (
	.D(tx_pause_source_addr[38]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_38_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0  (
	.D(tx_pause_source_addr[37]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_36_s0  (
	.D(tx_pause_source_addr[36]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_36_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_35_s0  (
	.D(tx_pause_source_addr[35]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_35_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_34_s0  (
	.D(tx_pause_source_addr[34]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_34_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_33_s0  (
	.D(tx_pause_source_addr[33]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_33_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_32_s0  (
	.D(tx_pause_source_addr[32]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_32_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_31_s0  (
	.D(tx_pause_source_addr[31]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_31_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_30_s0  (
	.D(tx_pause_source_addr[30]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_30_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_29_s0  (
	.D(tx_pause_source_addr[29]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_29_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_28_s0  (
	.D(tx_pause_source_addr[28]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_28_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_27_s0  (
	.D(tx_pause_source_addr[27]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_27_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_26_s0  (
	.D(tx_pause_source_addr[26]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_26_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_25_s0  (
	.D(tx_pause_source_addr[25]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_25_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_24_s0  (
	.D(tx_pause_source_addr[24]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_24_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_23_s0  (
	.D(tx_pause_source_addr[23]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_23_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_22_s0  (
	.D(tx_pause_source_addr[22]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_22_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_21_s0  (
	.D(tx_pause_source_addr[21]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_21_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_20_s0  (
	.D(tx_pause_source_addr[20]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_20_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_19_s0  (
	.D(tx_pause_source_addr[19]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_19_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_18_s0  (
	.D(tx_pause_source_addr[18]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_18_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_17_s0  (
	.D(tx_pause_source_addr[17]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_17_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_16_s0  (
	.D(tx_pause_source_addr[16]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_16_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_15_s0  (
	.D(tx_pause_source_addr[15]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_14_s0  (
	.D(tx_pause_source_addr[14]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_13_s0  (
	.D(tx_pause_source_addr[13]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_12_s0  (
	.D(tx_pause_source_addr[12]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_11_s0  (
	.D(tx_pause_source_addr[11]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_10_s0  (
	.D(tx_pause_source_addr[10]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_9_s0  (
	.D(tx_pause_source_addr[9]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_8_s0  (
	.D(tx_pause_source_addr[8]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_7_s0  (
	.D(tx_pause_source_addr[7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_6_s0  (
	.D(tx_pause_source_addr[6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_5_s0  (
	.D(tx_pause_source_addr[5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_4_s0  (
	.D(tx_pause_source_addr[4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_3_s0  (
	.D(tx_pause_source_addr[3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_2_s0  (
	.D(tx_pause_source_addr[2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_1_s0  (
	.D(tx_pause_source_addr[1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s0  (
	.D(tx_pause_source_addr[0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1_s0  (
	.D(tx_pause_req),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_15_s0  (
	.D(tx_pause_val[15]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_14_s0  (
	.D(tx_pause_val[14]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_13_s0  (
	.D(tx_pause_val[13]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_12_s0  (
	.D(tx_pause_val[12]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_11_s0  (
	.D(tx_pause_val[11]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_10_s0  (
	.D(tx_pause_val[10]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_9_s0  (
	.D(tx_pause_val[9]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_8_s0  (
	.D(tx_pause_val[8]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_7_s0  (
	.D(tx_pause_val[7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_6_s0  (
	.D(tx_pause_val[6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_5_s0  (
	.D(tx_pause_val[5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_4_s0  (
	.D(tx_pause_val[4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_3_s0  (
	.D(tx_pause_val[3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_2_s0  (
	.D(tx_pause_val[2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_1_s0  (
	.D(tx_pause_val[1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_0_s0  (
	.D(tx_pause_val[0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1_s0  (
	.D(tx_ifg_delay_ena),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_7_s0  (
	.D(tx_ifg_delay[7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_6_s0  (
	.D(tx_ifg_delay[6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_5_s0  (
	.D(tx_ifg_delay[5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_4_s0  (
	.D(tx_ifg_delay[4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_3_s0  (
	.D(tx_ifg_delay[3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_2_s0  (
	.D(tx_ifg_delay[2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_1_s0  (
	.D(tx_ifg_delay[1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_0_s0  (
	.D(tx_ifg_delay[0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1_s0  (
	.D(tx_fcs_fwd_ena),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_47_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [47]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_47_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_46_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [46]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_46_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_45_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [45]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_45_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_44_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [44]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_44_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_43_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [43]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_43_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_42_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [42]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_42_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_41_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [41]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_41_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_40_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [40]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_40_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_39_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [39]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_39_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_38_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [38]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_38_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_37_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [37]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_37_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_36_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [36]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_36_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_35_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [35]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_35_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_34_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [34]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_34_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_33_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [33]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_33_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_32_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [32]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_32_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_31_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [31]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_31_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_30_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [30]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_30_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_29_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [29]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_29_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_28_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [28]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_28_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_27_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [27]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_27_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_26_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [26]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_26_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_25_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [25]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_25_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_24_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [24]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_24_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_23_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [23]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_23_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_22_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [22]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_22_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_21_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [21]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_21_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_20_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [20]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_20_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_19_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [19]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_19_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_18_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [18]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_18_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_17_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [17]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_17_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_16_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [16]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_16_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [15]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [14]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [13]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [12]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [11]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [10]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [9]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [8]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [15]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [14]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [13]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [12]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [11]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [10]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [9]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [8]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0  (
	.D(mii_col),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0  (
	.D(mii_crs),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [7]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [6]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [5]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n455_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n456_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n480_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n481_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n482_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n483_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_4_s0 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n485_5 ),
	.CLK(mii_tx_clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_2_s0 .INIT=1'b1;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n486_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n487_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n546_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n547_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n548_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n549_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n550_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n551_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n552_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n553_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n554_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/clk_tx_ena_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/c_state_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/c_state_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/c_state_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n738_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_mac_ready)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/crc_init_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n790_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/crc_init_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n885_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n886_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_collision_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n708_6 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_collision)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_collision_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_retransmit_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1188_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_retransmit)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_retransmit_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1235_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1197_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1273_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1274_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1275_5 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_statistics_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1480_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_valid)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_statistics_valid_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1537_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1579_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1580_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1581_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1582_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1609_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1628_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_7_s0  (
	.D(tx_mac_data[7]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_6_s0  (
	.D(tx_mac_data[6]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_5_s0  (
	.D(tx_mac_data[5]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_4_s0  (
	.D(tx_mac_data[4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_3_s0  (
	.D(tx_mac_data[3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_2_s0  (
	.D(tx_mac_data[2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_1_s0  (
	.D(tx_mac_data[1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_0_s0  (
	.D(tx_mac_data[0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1693_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1787_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1788_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1789_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1790_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1791_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1792_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1793_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1794_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1795_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1796_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1797_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1798_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1799_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1800_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1801_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1802_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1876_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_47_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_47_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_46_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_46_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_45_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_45_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_44_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_44_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_43_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_43_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_42_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_42_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_41_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_41_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_40_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_40_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_39_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_39_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_38_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_38_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_37_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_37_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_36_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_36_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_35_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_35_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_34_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_34_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_33_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_33_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_32_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_32_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_31_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_31_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_30_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_30_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_29_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_29_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_28_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_28_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_27_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_27_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_26_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_26_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_25_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_25_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_24_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_24_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_23_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [15]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_23_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_22_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [14]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_22_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_21_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [13]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_21_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_20_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [12]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_20_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_19_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [11]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_19_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_18_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [10]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_18_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_17_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [9]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_17_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_16_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [8]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_16_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1884_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2060_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2061_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2062_7 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(tx_statistics_vector[2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n7_6 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg_s0 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n484_7 ),
	.CLK(mii_tx_clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n227_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n228_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n229_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n230_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n231_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n232_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n233_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n234_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n697_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n827_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n828_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n829_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n830_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n831_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n832_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n833_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n834_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n835_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n836_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n837_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n838_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n839_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n840_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n841_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n904_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n905_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n906_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1044_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1045_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1046_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1047_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1048_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1049_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1050_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1051_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1052_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1053_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1054_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1055_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1056_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1057_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1058_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n954_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1097_9 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1097_9 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/late_col )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1097_9 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1212_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1213_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1214_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1215_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1216_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1258_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1436_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1446_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1445_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1482_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_tx_en_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n703_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1563_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1564_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1565_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1566_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1600_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1619_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1834_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1735_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1736_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1737_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1738_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1739_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1740_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1741_10 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1742_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1743_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1744_10 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1745_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1746_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1747_10 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1748_8 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1749_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1750_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_14 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1839_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_3 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2049_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2047_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2051_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1447_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1448_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1449_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1450_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1451_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1452_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1453_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1454_7 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_0_s1 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch_s5  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n257_9 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch_s5 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_15_s4  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n258_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_15_s4 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_14_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n259_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_14_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_13_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n260_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_13_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_12_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n261_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_12_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_11_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n262_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_11_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_10_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n263_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_10_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_9_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n264_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_9_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_8_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n265_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_8_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_7_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n266_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_7_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n267_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_6_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n268_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_5_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n269_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_4_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n270_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_3_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n271_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_2_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n272_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_1_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n273_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_0_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_47_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n274_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_47_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_46_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n275_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_46_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_45_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n276_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_45_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n277_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n278_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_42_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n279_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_42_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n280_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_40_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n281_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_40_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_39_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n282_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_39_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n283_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_37_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n284_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_37_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_36_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n285_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_36_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n286_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n287_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n288_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n289_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n290_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n291_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n292_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n293_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n294_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_26_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n295_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_26_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n296_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_24_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n297_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_24_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n298_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n299_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n300_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n301_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n302_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n303_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n304_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n306_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n307_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n308_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n309_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n310_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n311_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n312_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n313_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n314_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n315_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n316_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n317_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n318_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n319_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n320_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n321_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n842_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s2  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1059_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s2 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1488_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1489_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_6_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1490_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1491_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1492_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1493_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1494_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1495_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1515_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_tx_er_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1840_8 ),
	.CLK(mii_tx_clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_3_s3 .INIT=1'b1;
DFFP \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1841_8 ),
	.CLK(mii_tx_clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_2_s3 .INIT=1'b1;
INV \u_triple_speed_mac/u_mac_tx_ctrl/n7_s2  (
	.I(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ),
	.O(\u_triple_speed_mac/u_mac_tx_ctrl/n7_6 )
);
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s0 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s0 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s0 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s0 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_11_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_11_s0 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_13_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_13_s0 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s0 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s0 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_s1 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s1 .INIT=8'h69;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s1 .INIT=4'h9;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s1 .INIT=4'h9;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s1 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s1 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s1 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s1 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s1 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s1 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s1 .INIT=4'h9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s1 .INIT=16'h9669;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_13_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_10_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_9_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [15]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [14]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [13]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [12]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [11]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [10]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [9]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [8]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [7]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [6]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [5]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [4]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [3]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [2]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [1]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [0]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13]),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1078_3 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0 .INIT=1'b1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1 .INIT=16'h6000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [23]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s2 .INIT=16'h69FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2 .INIT=16'h96FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s2 .INIT=16'h96FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s2 .INIT=16'h69FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2 .INIT=16'hFEF1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2 .INIT=16'hFEF1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s2 .INIT=16'hFEF1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [16]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [17]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2 .INIT=16'hFEF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [18]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [19]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [20]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [21]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [22]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s2 .INIT=16'hFDF2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_10 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s4 .INIT=16'h00EF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s4 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3 .INIT=8'h41;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3 .INIT=4'h9;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 ),
	.I1(tx_mac_data[5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3 .INIT=16'hC3A5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s4 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s4 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3 .INIT=16'h1441;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3 .INIT=16'h4114;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s3 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ),
	.I1(tx_mac_data[7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3 .INIT=16'hC3A5;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s3 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s5 .INIT=8'hE7;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(tx_mac_data[2]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s4 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ),
	.I1(tx_mac_data[1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5 .INIT=16'hC3A5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(tx_mac_data[0]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 ),
	.I1(tx_mac_data[6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5 .INIT=16'hC3A5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(tx_mac_data[4]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4 .INIT=16'h0F77;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s5 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.I2(tx_mac_data[3]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s6 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_10 ),
	.I1(tx_mac_data[3]),
	.I2(tx_mac_data[2]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s5 .INIT=16'h3CAA;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s4 .INIT=4'h9;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s4 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_10 ),
	.I1(tx_mac_data[6]),
	.I2(tx_mac_data[5]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s5 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s4 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s4 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s4 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n756_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s6 .INIT=8'h60;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s5 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s5 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s4 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s4 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s6  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s6 .INIT=16'hF8FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s4 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s4 .INIT=8'h69;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s4 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s7 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5 .INIT=16'h69FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s7 .INIT=16'h69FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s8 .INIT=16'hFFF6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s5 .INIT=16'hFFF6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3 .INIT=16'h206C;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s5  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s5 .INIT=8'hF8;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_27_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_22_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_21_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_20_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_19_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_16_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_7_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_4_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_10 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_3_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_11 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_2_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_12 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_1_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_14 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0_s1 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_5 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_11 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_6 ),
	.CLK(mii_tx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_12 ),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_31_s1 .INIT=1'b1;
DFFC \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_8 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3 .INIT=1'b0;
INV \u_triple_speed_mac/u_miim_block/mdio_oen_d_s0  (
	.I(\u_triple_speed_mac/u_miim_block/mdio_oe ),
	.O(mdio_oen)
);
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_s0 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_s0 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s0 .INIT=16'hEFFF;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s0 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s0 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/n93_5 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2 .INIT=8'hE0;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/n93_5 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2 .INIT=8'h70;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n118_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n149_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n148_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n147_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n146_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s1 .INIT=8'h60;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n150_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_s1 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n145_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.I1(miim_wren),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s1 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.I2(miim_rden),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s2 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s1 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s3 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n93_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n93_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n93_s1 .INIT=16'h4F44;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s5  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s5 .INIT=16'h2322;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7 .INIT=16'h4544;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/UpdateMIIRX_DATAReg_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata_valid)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/UpdateMIIRX_DATAReg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0  (
	.D(miim_wren),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1_s0  (
	.D(miim_rden),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n93_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n118_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n145_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n146_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n147_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n148_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n149_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n150_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d_s0 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_miim_block/u_eth_miim/Busy_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 ),
	.CLK(clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(miim_busy)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/Busy_s0 .INIT=1'b1;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_s4  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_s4 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4 .INIT=1'b0;
INV \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s8  (
	.I(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.O(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 )
);
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_s1 .INIT=8'h41;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_s1 .INIT=16'h0E01;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s1 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_s1 .INIT=16'h0B04;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1 .INIT=8'h2C;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_s1 .INIT=8'hD0;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1 .INIT=16'hFE01;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s1 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s2 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0  (
	.I0(mdc),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0 .INIT=16'h0200;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0  (
	.I0(mdc),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3  (
	.I0(mdc),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3 .INIT=16'hA9AA;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s2 .INIT=8'h10;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_5 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_7_s0 .INIT=1'b0;
DFFP \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_6 ),
	.CLK(clk),
	.PRESET(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0 .INIT=1'b1;
DFFC \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_7 ),
	.CLK(clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mdc)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2 .INIT=1'b0;
INV \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_s2  (
	.I(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.O(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_6 )
);
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s0  (
	.I0(miim_phyad[0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s0 .INIT=16'h80FF;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s0 .INIT=8'h4F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s0 .INIT=16'hDDF0;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s0 .INIT=16'hEEF0;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s0 .INIT=8'h5C;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s0 .INIT=8'h5C;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s0  (
	.I0(miim_phyad[2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s0 .INIT=16'hE0FF;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(mdio_in),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s0 .INIT=8'h4F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [1]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_s0 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_s0 .INIT=8'h40;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s1 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s2 .INIT=16'h0BBB;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s1 .INIT=8'hB0;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s2  (
	.I0(miim_regad[4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s2 .INIT=16'h004F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s1  (
	.I0(miim_regad[3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s1 .INIT=16'h5CCC;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s2  (
	.I0(miim_wrdata[13]),
	.I1(miim_wrdata[5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s2 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s1  (
	.I0(miim_regad[2]),
	.I1(miim_wrdata[4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I1(miim_wrdata[12]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s2 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s1  (
	.I0(miim_regad[1]),
	.I1(miim_wrdata[3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s1 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s1  (
	.I0(miim_wrdata[2]),
	.I1(miim_regad[0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s1 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s1 .INIT=16'h0BBB;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(miim_phyad[1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s1 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_9 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s3 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s4  (
	.I0(miim_wrdata[15]),
	.I1(miim_wrdata[7]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s4 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s5  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_9 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s5 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s3  (
	.I0(miim_wrdata[14]),
	.I1(miim_wrdata[6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s2  (
	.I0(miim_wrdata[11]),
	.I1(miim_phyad[4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s2 .INIT=16'hFA0C;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s2  (
	.I0(miim_phyad[3]),
	.I1(miim_wrdata[10]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s2 .INIT=16'h0CFA;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s2  (
	.I0(miim_wrdata[9]),
	.I1(miim_wrdata[1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s2 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s2  (
	.I0(miim_wrdata[8]),
	.I1(miim_wrdata[0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s2 .INIT=16'hCA00;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s6  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_9 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s6 .INIT=8'h01;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_15_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[15])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_14_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[14])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_13_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[13])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_12_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[12])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_11_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[11])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_10_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[10])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_9_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[9])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_8_s0  (
	.D(mdio_in),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n213_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[8])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[7])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_0_s0  (
	.D(mdio_in),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n221_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(miim_rddata[0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit_Z )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0 .INIT=1'b0;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s0 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_s0 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit_Z ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_s0 .INIT=4'hE;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_5 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s1 .INIT=16'h00F4;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s2 .INIT=16'h007F;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/mdio_oe )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mdio_out)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0 .INIT=1'b0;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s0 .INIT=8'hE0;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n64_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_tmp ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n64_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n64_s0 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n87_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n87_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n87_s0 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_s0 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n100_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n100_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n100_s1 .INIT=8'h40;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n63_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n63_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n63_s1 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s1 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s3 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [8]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s4 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_s6 .INIT=16'h4000;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [14]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [13]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [12]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n25_4 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [11]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_15_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [10]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_14_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [9]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_13_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [8]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_12_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_11_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_10_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_9_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_8_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_3_s0  (
	.D(mii_rxd[3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_2_s0  (
	.D(mii_rxd[2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_1_s0  (
	.D(mii_rxd[1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_0_s0  (
	.D(mii_rxd[0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_0_s0  (
	.D(mii_rx_dv),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_10100m_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_0_s0  (
	.D(mii_rx_er),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_10100m_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_int ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n64_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n63_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_int ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n87_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rx_dv_o_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_dv_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [7]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [6]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [5]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [4]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [3]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [2]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [1]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_reg [0]),
	.CLK(mii_rx_clk),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_o_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_reg ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_rx_er_o_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rx_er_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n88_3 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_clk_ena_o )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/clk_ena_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n100_5 ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_tmp ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/mii_align_o_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_o_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_10100m_reg [15]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_rxd_int_3_s0 .INIT=1'b0;
INV \u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n6_s2  (
	.I(rstn),
	.O(\u_triple_speed_mac/n6_6 )
);
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [7]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [6]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [5]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [4]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [3]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [2]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [1]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rxd_o_Z [0]),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rx_er_o_Z ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_er_int_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_er_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/clk_ena_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_clk_ena_o ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/clk_rx_ena_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/clk_ena_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_align_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_align_o_Z ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_align_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_align_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/mii_rx_dv_o_Z ),
	.CLK(mii_rx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_dv_int_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_dv_int_s0 .INIT=1'b0;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n25_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [7]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n25_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n25_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n26_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [2]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n26_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n26_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n27_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n27_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n27_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n28_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [0]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n28_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n28_s0 .INIT=8'hCA;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0  (
	.D(\u_triple_speed_mac/gmii_tx_en_int ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_int_s0  (
	.D(\u_triple_speed_mac/gmii_tx_er_int ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_int )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_int_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_7_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [7]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [7])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_7_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_6_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [6]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [6])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_6_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_5_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [5]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [5])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_5_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_4_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [4]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [4])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_4_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_3_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_2_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_1_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_0_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_int_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n25_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n26_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n27_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/n28_3 ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_int ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [3]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_txd[3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_3_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [2]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_txd[2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_2_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [1]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_txd[1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_1_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_reg [0]),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_txd[0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_txd_0_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_tx_en)
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_s0 .INIT=1'b0;
DFFC \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg ),
	.CLK(mii_tx_clk),
	.CLEAR(\u_triple_speed_mac/n6_6 ),
	.Q(mii_tx_er)
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_s0 .INIT=1'b0;
endmodule
