

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Wed Dec  4 20:23:17 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        26|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     18|       -|      -|
|Expression       |        -|      0|       0|   1328|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    378|
|Register         |        -|      -|    2149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|    2149|   1706|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_3_1_U77  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U78  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U79  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U80  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U81  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U82  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U83  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U84  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U85  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U86  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U87  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U88  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U89  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U90  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U91  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U92  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U93  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U94  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp41_fu_616_p2            |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_1_fu_628_p2         |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_2_fu_640_p2         |     *    |      0|  0|  51|           7|           9|
    |tmp7_fu_608_p2             |     *    |      0|  0|  51|           6|           9|
    |buffer_6_0_2_2_fu_937_p2   |     +    |      0|  0|  16|          16|          16|
    |buffer_6_1_2_2_fu_1163_p2  |     +    |      0|  0|  16|          16|          16|
    |next_mul3_fu_427_p2        |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_432_p2         |     +    |      0|  0|  15|           9|           9|
    |out_d_4_fu_443_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_4_fu_573_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_4_1_fu_964_p2        |     +    |      0|  0|  23|          16|           2|
    |tmp10_fu_1159_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_1037_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp12_fu_1097_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_1092_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_1154_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_1150_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_1145_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_1139_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_905_p2             |     +    |      0|  0|  23|          16|          16|
    |tmp24_fu_583_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp2_fu_916_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_910_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_928_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_922_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_589_p2             |     +    |      0|  0|  15|           9|           9|
    |tmp8_fu_845_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_839_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_0_1_fu_595_p2          |     +    |      0|  0|  15|           9|           1|
    |tmp_0_2_fu_600_p2          |     +    |      0|  0|  15|           9|           2|
    |tmp_105_1_fu_960_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_111_0_0_2_fu_666_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_111_1_0_1_fu_950_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_111_1_0_2_fu_955_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_112_0_0_1_fu_686_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_0_2_fu_691_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_1_fu_712_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_2_fu_724_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_fu_708_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_1_fu_740_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_2_fu_744_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_fu_728_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_1_fu_970_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_2_fu_974_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_1_fu_986_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_2_fu_990_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_1_fu_994_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_2_fu_998_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_116_0_0_1_fu_484_p2    |     +    |      0|  0|  15|           1|           8|
    |tmp_116_0_0_2_fu_494_p2    |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_1_1_fu_514_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_1_2_fu_524_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_1_fu_504_p2      |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_2_1_fu_544_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_2_2_fu_554_p2    |     +    |      0|  0|  15|           4|           8|
    |tmp_116_0_2_fu_534_p2      |     +    |      0|  0|  15|           3|           8|
    |tmp_55_fu_474_p2           |     +    |      0|  0|  15|           8|           8|
    |tmp_57_fu_661_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_62_fu_942_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_fu_933_p2              |     +    |      0|  0|  16|          16|          16|
    |exitcond2_1_fu_695_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_652_p2        |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_568_p2        |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_437_p2        |   icmp   |      0|  0|  11|           5|           6|
    |tmp_111_0_0_s_fu_676_p2    |    or    |      0|  0|  16|          16|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1328|         823|         778|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  149|         33|    1|         33|
    |input_r_address0   |   44|          9|   14|        126|
    |input_r_address1   |   41|          8|   14|        112|
    |kernel_0_address0  |   33|          6|    8|         48|
    |kernel_0_address1  |   27|          5|    8|         40|
    |out_d_reg_336      |    9|          2|    5|         10|
    |out_h_reg_371      |    9|          2|    5|         10|
    |out_w_reg_382      |    9|          2|   16|         32|
    |output_r_address0  |   15|          3|   14|         42|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_359   |    9|          2|    9|         18|
    |phi_mul_reg_347    |    9|          2|    9|         18|
    |reg_394            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  378|         79|  135|        569|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |bias_addr_reg_1319           |   4|   0|    4|          0|
    |bias_load_reg_1768           |  16|   0|   16|          0|
    |buffer_6_0_2_2_reg_1824      |  16|   0|   16|          0|
    |buffer_6_1_2_2_reg_2033      |  16|   0|   16|          0|
    |exitcond2_1_reg_1497         |   1|   0|    1|          0|
    |exitcond2_reg_1450           |   1|   0|    1|          0|
    |input_load_65_reg_1531       |  16|   0|   16|          0|
    |input_load_66_reg_1561       |  16|   0|   16|          0|
    |input_load_67_reg_1571       |  16|   0|   16|          0|
    |input_load_68_reg_1601       |  16|   0|   16|          0|
    |input_load_69_reg_1611       |  16|   0|   16|          0|
    |input_load_70_reg_1631       |  16|   0|   16|          0|
    |input_load_71_reg_1641       |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_1342     |   8|   0|    8|          0|
    |kernel_0_addr_2_reg_1347     |   8|   0|    8|          0|
    |kernel_0_addr_3_reg_1352     |   8|   0|    8|          0|
    |kernel_0_addr_4_reg_1357     |   8|   0|    8|          0|
    |kernel_0_addr_5_reg_1362     |   8|   0|    8|          0|
    |kernel_0_addr_6_reg_1367     |   8|   0|    8|          0|
    |kernel_0_addr_7_reg_1372     |   8|   0|    8|          0|
    |kernel_0_addr_8_reg_1377     |   8|   0|    8|          0|
    |kernel_0_addr_reg_1337       |   8|   0|    8|          0|
    |kernel_0_load_1_reg_1526     |  16|   0|   16|          0|
    |kernel_0_load_2_reg_1536     |  16|   0|   16|          0|
    |kernel_0_load_3_reg_1566     |  16|   0|   16|          0|
    |kernel_0_load_4_reg_1576     |  16|   0|   16|          0|
    |kernel_0_load_5_reg_1606     |  16|   0|   16|          0|
    |kernel_0_load_6_reg_1616     |  16|   0|   16|          0|
    |kernel_0_load_7_reg_1636     |  16|   0|   16|          0|
    |kernel_0_load_8_reg_1646     |  16|   0|   16|          0|
    |kernel_0_load_reg_1501       |  16|   0|   16|          0|
    |next_mul3_reg_1301           |   9|   0|    9|          0|
    |next_mul_reg_1306            |   9|   0|    9|          0|
    |out_d_4_reg_1314             |   5|   0|    5|          0|
    |out_d_reg_336                |   5|   0|    5|          0|
    |out_h_4_reg_1385             |   5|   0|    5|          0|
    |out_h_reg_371                |   5|   0|    5|          0|
    |out_w_4_1_reg_1853           |  16|   0|   16|          0|
    |out_w_reg_382                |  16|   0|   16|          0|
    |output_width_cast_reg_1273   |   6|   0|   16|         10|
    |phi_mul2_reg_359             |   9|   0|    9|          0|
    |phi_mul_reg_347              |   9|   0|    9|          0|
    |reg_394                      |  16|   0|   16|          0|
    |reg_399                      |  16|   0|   16|          0|
    |tmp11_reg_1933               |  16|   0|   16|          0|
    |tmp12_reg_1998               |  16|   0|   16|          0|
    |tmp14_reg_2028               |  16|   0|   16|          0|
    |tmp16_reg_2023               |  16|   0|   16|          0|
    |tmp1_reg_1809                |  16|   0|   16|          0|
    |tmp24_reg_1390               |   9|   0|    9|          0|
    |tmp2_reg_1814                |  16|   0|   16|          0|
    |tmp41_cast_reg_1417          |  16|   0|   17|          1|
    |tmp4_reg_1819                |  16|   0|   16|          0|
    |tmp5_0_1_cast_reg_1426       |  16|   0|   17|          1|
    |tmp5_0_2_cast_reg_1435       |  16|   0|   17|          1|
    |tmp6_reg_1397                |   9|   0|    9|          0|
    |tmp7_cast_reg_1444           |  15|   0|   17|          2|
    |tmp7_reg_1412                |  15|   0|   15|          0|
    |tmp8_reg_1804                |  16|   0|   16|          0|
    |tmp_0_1_reg_1402             |   9|   0|    9|          0|
    |tmp_0_2_reg_1407             |   9|   0|    9|          0|
    |tmp_105_1_reg_1848           |  17|   0|   17|          0|
    |tmp_111_0_0_2_reg_1466       |  17|   0|   17|          0|
    |tmp_111_0_0_cast_reg_1478    |  15|   0|   17|          2|
    |tmp_111_1_0_1_reg_1834       |  16|   0|   17|          1|
    |tmp_111_1_0_2_reg_1841       |  16|   0|   17|          1|
    |tmp_112_0_0_1_reg_1487       |  17|   0|   17|          0|
    |tmp_112_0_0_2_reg_1492       |  17|   0|   17|          0|
    |tmp_112_0_1_1_reg_1521       |  17|   0|   17|          0|
    |tmp_112_0_1_2_reg_1551       |  17|   0|   17|          0|
    |tmp_112_0_1_reg_1516         |  17|   0|   17|          0|
    |tmp_112_0_2_1_reg_1591       |  17|   0|   17|          0|
    |tmp_112_0_2_2_reg_1596       |  17|   0|   17|          0|
    |tmp_112_0_2_reg_1556         |  17|   0|   17|          0|
    |tmp_112_1_0_1_reg_1858       |  17|   0|   17|          0|
    |tmp_112_1_0_2_reg_1863       |  17|   0|   17|          0|
    |tmp_112_1_1_1_reg_1888       |  17|   0|   17|          0|
    |tmp_112_1_1_2_reg_1893       |  17|   0|   17|          0|
    |tmp_112_1_2_1_reg_1903       |  17|   0|   17|          0|
    |tmp_112_1_2_2_reg_1908       |  17|   0|   17|          0|
    |tmp_114_0_0_1_cast_reg_1696  |  30|   0|   30|          0|
    |tmp_114_0_1_1_cast_reg_1730  |  30|   0|   30|          0|
    |tmp_114_0_2_1_cast_reg_1662  |  30|   0|   30|          0|
    |tmp_118_0_0_1_cast_reg_1702  |  30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_1713  |  30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_1736  |  30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_1747  |  30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_1724    |  30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_1668  |  30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_1679  |  30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_1656    |  30|   0|   30|          0|
    |tmp_118_0_cast_reg_1690      |  30|   0|   30|          0|
    |tmp_119_0_0_1_reg_1779       |  30|   0|   30|          0|
    |tmp_119_0_0_2_reg_1784       |  30|   0|   30|          0|
    |tmp_119_0_1_1_reg_1794       |  30|   0|   30|          0|
    |tmp_119_0_1_2_reg_1799       |  30|   0|   30|          0|
    |tmp_119_0_1_reg_1789         |  30|   0|   30|          0|
    |tmp_119_0_2_1_reg_1758       |  30|   0|   30|          0|
    |tmp_119_0_2_2_reg_1763       |  30|   0|   30|          0|
    |tmp_119_0_2_reg_1753         |  30|   0|   30|          0|
    |tmp_119_1_0_1_reg_1968       |  30|   0|   30|          0|
    |tmp_119_1_0_2_reg_1973       |  30|   0|   30|          0|
    |tmp_119_1_1_1_reg_1988       |  30|   0|   30|          0|
    |tmp_119_1_1_2_reg_1993       |  30|   0|   30|          0|
    |tmp_119_1_1_reg_1883         |  30|   0|   30|          0|
    |tmp_119_1_2_1_reg_2013       |  30|   0|   30|          0|
    |tmp_119_1_2_2_reg_2018       |  30|   0|   30|          0|
    |tmp_119_1_2_reg_1898         |  30|   0|   30|          0|
    |tmp_119_1_reg_1868           |  30|   0|   30|          0|
    |tmp_121_1_1_1_reg_2003       |  16|   0|   16|          0|
    |tmp_121_1_1_2_reg_2008       |  16|   0|   16|          0|
    |tmp_121_1_1_reg_1913         |  16|   0|   16|          0|
    |tmp_121_1_2_reg_1928         |  16|   0|   16|          0|
    |tmp_55_reg_1324              |   8|   0|    8|          0|
    |tmp_57_reg_1461              |  17|   0|   17|          0|
    |tmp_60_reg_1774              |  30|   0|   30|          0|
    |tmp_62_reg_1829              |  17|   0|   17|          0|
    |tmp_80_cast1_cast_reg_1284   |   7|   0|   16|          9|
    |tmp_81_cast_reg_1291         |   6|   0|    9|          3|
    |tmp_82_cast_cast_reg_1296    |   6|   0|   15|          9|
    |tmp_89_cast_reg_1454         |  16|   0|   17|          1|
    |tmp_cast_reg_1279            |   7|   0|    9|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2149|   0| 2192|         43|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
	2  / (exitcond3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond2)
	20  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond2 & !exitcond2_1)
	4  / (exitcond2_1) | (exitcond2)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 33 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 34 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 35 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 36 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 37 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_width_cast = zext i6 %output_width_read to i16"   --->   Operation 38 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_80_cast1_cast = zext i7 %input_width_cast to i16" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 40 'zext' 'tmp_80_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i6 %output_height_read to i9" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 41 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_82_cast_cast = zext i6 %output_width_read to i15" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 42 'zext' 'tmp_82_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_4, %.loopexit.loopexit ]"   --->   Operation 44 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 46 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_81_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 47 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %out_d, -16" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 49 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%out_d_4 = add i5 %out_d, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 51 'add' 'out_d_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %out_d to i64" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 53 'zext' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %tmp_s" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 54 'getelementptr' 'bias_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_84_cast2 = zext i5 %out_d to i8" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 55 'zext' 'tmp_84_cast2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i5 %out_d to i4" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 56 'trunc' 'tmp_58' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_58, i3 0)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i8" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 58 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.87ns)   --->   "%tmp_55 = add i8 %tmp_84_cast2, %p_shl_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'add' 'tmp_55' <Predicate = (!exitcond4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 60 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_56 = zext i8 %tmp_55 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 61 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_56" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'getelementptr' 'kernel_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.91ns)   --->   "%tmp_116_0_0_1 = add i8 1, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'add' 'tmp_116_0_0_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_117_0_0_1 = zext i8 %tmp_116_0_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'zext' 'tmp_117_0_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'getelementptr' 'kernel_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.91ns)   --->   "%tmp_116_0_0_2 = add i8 2, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'add' 'tmp_116_0_0_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_117_0_0_2 = zext i8 %tmp_116_0_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 67 'zext' 'tmp_117_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'getelementptr' 'kernel_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%tmp_116_0_1 = add i8 3, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'add' 'tmp_116_0_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_117_0_1 = zext i8 %tmp_116_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 70 'zext' 'tmp_117_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'kernel_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%tmp_116_0_1_1 = add i8 4, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'add' 'tmp_116_0_1_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_117_0_1_1 = zext i8 %tmp_116_0_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'zext' 'tmp_117_0_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.91ns)   --->   "%tmp_116_0_1_2 = add i8 5, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'add' 'tmp_116_0_1_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_117_0_1_2 = zext i8 %tmp_116_0_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 76 'zext' 'tmp_117_0_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 77 'getelementptr' 'kernel_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.91ns)   --->   "%tmp_116_0_2 = add i8 6, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'add' 'tmp_116_0_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_117_0_2 = zext i8 %tmp_116_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 79 'zext' 'tmp_117_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 80 'getelementptr' 'kernel_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.91ns)   --->   "%tmp_116_0_2_1 = add i8 7, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'add' 'tmp_116_0_2_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_117_0_2_1 = zext i8 %tmp_116_0_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 82 'zext' 'tmp_117_0_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 83 'getelementptr' 'kernel_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.91ns)   --->   "%tmp_116_0_2_2 = add i8 8, %tmp_55" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'add' 'tmp_116_0_2_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_117_0_2_2 = zext i8 %tmp_116_0_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 85 'zext' 'tmp_117_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 86 'getelementptr' 'kernel_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ %out_h_4, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 88 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 89 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 90 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.78ns)   --->   "%out_h_4 = add i5 %out_h, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 92 'add' 'out_h_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i5 %out_h to i9" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 94 'zext' 'tmp_88_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp24 = add i9 %tmp_88_cast, %phi_mul" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 95 'add' 'tmp24' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.82ns)   --->   "%tmp6 = add i9 %tmp_88_cast, %phi_mul2" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 96 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 97 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.35>
ST_5 : Operation 98 [1/1] (1.82ns)   --->   "%tmp_0_1 = add i9 %tmp24, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 98 'add' 'tmp_0_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.82ns)   --->   "%tmp_0_2 = add i9 %tmp24, 2" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 99 'add' 'tmp_0_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp6_cast_cast = zext i9 %tmp6 to i15" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 100 'zext' 'tmp6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (4.35ns)   --->   "%tmp7 = mul i15 %tmp_82_cast_cast, %tmp6_cast_cast" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 101 'mul' 'tmp7' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_0_cast_cast = zext i9 %tmp24 to i16" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 102 'zext' 'tmp_0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (4.35ns)   --->   "%tmp41 = mul i16 %tmp_80_cast1_cast, %tmp_0_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 103 'mul' 'tmp41' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp41_cast = zext i16 %tmp41 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 104 'zext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_0_1_cast_cast = zext i9 %tmp_0_1 to i16" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 105 'zext' 'tmp_0_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (4.35ns)   --->   "%tmp5_0_1 = mul i16 %tmp_80_cast1_cast, %tmp_0_1_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 106 'mul' 'tmp5_0_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp5_0_1_cast = zext i16 %tmp5_0_1 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 107 'zext' 'tmp5_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_0_2_cast_cast = zext i9 %tmp_0_2 to i16" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 108 'zext' 'tmp_0_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (4.35ns)   --->   "%tmp5_0_2 = mul i16 %tmp_80_cast1_cast, %tmp_0_2_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 109 'mul' 'tmp5_0_2' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp5_0_2_cast = zext i16 %tmp5_0_2 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 110 'zext' 'tmp5_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i15 %tmp7 to i17" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 111 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_4_1, %1 ], [ 0, %.preheader.preheader ]" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 113 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 114 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.1" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i16 %out_w to i17" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 116 'zext' 'tmp_89_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (2.07ns)   --->   "%tmp_57 = add i17 %tmp41_cast, %tmp_89_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'add' 'tmp_57' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (2.07ns)   --->   "%tmp_111_0_0_2 = add i17 %tmp_89_cast, 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 118 'add' 'tmp_111_0_0_2' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_59 = zext i17 %tmp_57 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 119 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_59" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 120 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 121 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 122 [2/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 122 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_111_0_0_s = or i16 %out_w, 1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 123 'or' 'tmp_111_0_0_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_111_0_0_cast = zext i16 %tmp_111_0_0_s to i17" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 124 'zext' 'tmp_111_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.07ns)   --->   "%tmp_112_0_0_1 = add i17 %tmp_111_0_0_cast, %tmp41_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 125 'add' 'tmp_112_0_0_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.10ns)   --->   "%tmp_112_0_0_2 = add i17 %tmp_111_0_0_2, %tmp41_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 126 'add' 'tmp_112_0_0_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.42ns)   --->   "%exitcond2_1 = icmp eq i16 %tmp_111_0_0_s, %output_width_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 127 'icmp' 'exitcond2_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 128 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 128 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 129 [1/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 129 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_113_0_0_1 = zext i17 %tmp_112_0_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 130 'zext' 'tmp_113_0_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr_100 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 131 'getelementptr' 'input_addr_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [2/2] (1.68ns)   --->   "%input_load_64 = load i16* %input_addr_100, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 132 'load' 'input_load_64' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 133 [2/2] (1.68ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 133 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_113_0_0_2 = zext i17 %tmp_112_0_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 134 'zext' 'tmp_113_0_0_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_101 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 135 'getelementptr' 'input_addr_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (1.68ns)   --->   "%input_load_65 = load i16* %input_addr_101, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 136 'load' 'input_load_65' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 137 [2/2] (1.68ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 137 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 138 [1/1] (2.07ns)   --->   "%tmp_112_0_1 = add i17 %tmp5_0_1_cast, %tmp_89_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 138 'add' 'tmp_112_0_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (2.07ns)   --->   "%tmp_112_0_1_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'add' 'tmp_112_0_1_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 140 [1/2] (1.68ns)   --->   "%input_load_64 = load i16* %input_addr_100, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 140 'load' 'input_load_64' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 141 [1/2] (1.68ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 141 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 142 [1/2] (1.68ns)   --->   "%input_load_65 = load i16* %input_addr_101, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 142 'load' 'input_load_65' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 143 [1/2] (1.68ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_113_0_1 = zext i17 %tmp_112_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 144 'zext' 'tmp_113_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%input_addr_102 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 145 'getelementptr' 'input_addr_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (1.68ns)   --->   "%input_load_66 = load i16* %input_addr_102, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 146 'load' 'input_load_66' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 147 [2/2] (1.68ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 147 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_113_0_1_1 = zext i17 %tmp_112_0_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 148 'zext' 'tmp_113_0_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_103 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 149 'getelementptr' 'input_addr_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (1.68ns)   --->   "%input_load_67 = load i16* %input_addr_103, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 150 'load' 'input_load_67' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 151 [2/2] (1.68ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 151 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 152 [1/1] (2.10ns)   --->   "%tmp_112_0_1_2 = add i17 %tmp_111_0_0_2, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 152 'add' 'tmp_112_0_1_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (2.07ns)   --->   "%tmp_112_0_2 = add i17 %tmp5_0_2_cast, %tmp_89_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 153 'add' 'tmp_112_0_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 154 [1/2] (1.68ns)   --->   "%input_load_66 = load i16* %input_addr_102, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 154 'load' 'input_load_66' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 155 [1/2] (1.68ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 155 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 156 [1/2] (1.68ns)   --->   "%input_load_67 = load i16* %input_addr_103, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 156 'load' 'input_load_67' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 157 [1/2] (1.68ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 157 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_113_0_1_2 = zext i17 %tmp_112_0_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 158 'zext' 'tmp_113_0_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%input_addr_104 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 159 'getelementptr' 'input_addr_104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [2/2] (1.68ns)   --->   "%input_load_68 = load i16* %input_addr_104, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 160 'load' 'input_load_68' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 161 [2/2] (1.68ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 161 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_113_0_2 = zext i17 %tmp_112_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 162 'zext' 'tmp_113_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_105 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 163 'getelementptr' 'input_addr_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [2/2] (1.68ns)   --->   "%input_load_69 = load i16* %input_addr_105, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 164 'load' 'input_load_69' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 165 [2/2] (1.68ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 165 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 166 [1/1] (2.07ns)   --->   "%tmp_112_0_2_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 166 'add' 'tmp_112_0_2_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (2.10ns)   --->   "%tmp_112_0_2_2 = add i17 %tmp_111_0_0_2, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 167 'add' 'tmp_112_0_2_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 168 [1/2] (1.68ns)   --->   "%input_load_68 = load i16* %input_addr_104, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 168 'load' 'input_load_68' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 169 [1/2] (1.68ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 169 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 170 [1/2] (1.68ns)   --->   "%input_load_69 = load i16* %input_addr_105, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 170 'load' 'input_load_69' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 171 [1/2] (1.68ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 171 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_113_0_2_1 = zext i17 %tmp_112_0_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 172 'zext' 'tmp_113_0_2_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%input_addr_106 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 173 'getelementptr' 'input_addr_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [2/2] (1.68ns)   --->   "%input_load_70 = load i16* %input_addr_106, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 174 'load' 'input_load_70' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 175 [2/2] (1.68ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 175 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_113_0_2_2 = zext i17 %tmp_112_0_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 176 'zext' 'tmp_113_0_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%input_addr_107 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 177 'getelementptr' 'input_addr_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [2/2] (1.68ns)   --->   "%input_load_71 = load i16* %input_addr_107, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 178 'load' 'input_load_71' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 179 [2/2] (1.68ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 179 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 180 [1/2] (1.68ns)   --->   "%input_load_70 = load i16* %input_addr_106, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 180 'load' 'input_load_70' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 181 [1/2] (1.68ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 181 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 182 [1/2] (1.68ns)   --->   "%input_load_71 = load i16* %input_addr_107, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 182 'load' 'input_load_71' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 183 [1/2] (1.68ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 183 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_114_0_2_cast = sext i16 %input_load_69 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 184 'sext' 'tmp_114_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_118_0_2_cast = sext i16 %kernel_0_load_6 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 185 'sext' 'tmp_118_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 186 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_114_0_2_1_cast = sext i16 %input_load_70 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 187 'sext' 'tmp_114_0_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_118_0_2_1_cast = sext i16 %kernel_0_load_7 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 188 'sext' 'tmp_118_0_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 189 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_114_0_2_2_cast = sext i16 %input_load_71 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 190 'sext' 'tmp_114_0_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_118_0_2_2_cast = sext i16 %kernel_0_load_8 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 191 'sext' 'tmp_118_0_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 192 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_114_0_cast = sext i16 %input_load to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 193 'sext' 'tmp_114_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_118_0_cast = sext i16 %kernel_0_load to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 194 'sext' 'tmp_118_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 195 'mul' 'tmp_60' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_114_0_0_1_cast = sext i16 %input_load_64 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 196 'sext' 'tmp_114_0_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_118_0_0_1_cast = sext i16 %kernel_0_load_1 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 197 'sext' 'tmp_118_0_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 198 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_114_0_0_2_cast = sext i16 %input_load_65 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 199 'sext' 'tmp_114_0_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_118_0_0_2_cast = sext i16 %kernel_0_load_2 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 200 'sext' 'tmp_118_0_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 201 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_114_0_1_cast = sext i16 %input_load_66 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 202 'sext' 'tmp_114_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_118_0_1_cast = sext i16 %kernel_0_load_3 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 203 'sext' 'tmp_118_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 204 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_114_0_1_1_cast = sext i16 %input_load_67 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 205 'sext' 'tmp_114_0_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_118_0_1_1_cast = sext i16 %kernel_0_load_4 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 206 'sext' 'tmp_118_0_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 207 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_114_0_1_2_cast = sext i16 %input_load_68 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 208 'sext' 'tmp_114_0_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_118_0_1_2_cast = sext i16 %kernel_0_load_5 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 209 'sext' 'tmp_118_0_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 210 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 211 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 211 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 212 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 212 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 213 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 213 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 214 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 214 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 215 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 215 'mul' 'tmp_60' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 216 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 216 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 217 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 217 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 218 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 218 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 219 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 220 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 220 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 221 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 221 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 222 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 222 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 223 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 223 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 224 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 224 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 225 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 225 'mul' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 226 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 226 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 227 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 227 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 228 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 228 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 229 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 229 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 230 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 230 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_121_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 231 'partselect' 'tmp_121_0_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_121_0_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 232 'partselect' 'tmp_121_0_2_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_121_0_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 233 'partselect' 'tmp_121_0_2_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i16 %tmp_121_0_2_1, %tmp_121_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 234 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 235 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp8 = add i16 %tmp9, %tmp_121_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 235 'add' 'tmp8' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_60, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 236 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 237 'partselect' 'tmp_121_0_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_121_0_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 238 'partselect' 'tmp_121_0_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 239 'partselect' 'tmp_121_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 240 'partselect' 'tmp_121_0_1_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_121_0_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 241 'partselect' 'tmp_121_0_1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (2.07ns)   --->   "%tmp1 = add i16 %bias_load, %tmp_61" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 242 'add' 'tmp1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 %tmp_121_0_0_2, %tmp_121_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 243 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 244 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp2 = add i16 %tmp3, %tmp_121_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 244 'add' 'tmp2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_121_0_1_1, %tmp_121_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 245 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 246 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp8, %tmp5" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 246 'add' 'tmp4' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp2, %tmp1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 247 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 248 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_6_0_2_2 = add i16 %tmp4, %tmp" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 248 'add' 'buffer_6_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 249 [1/1] (2.07ns)   --->   "%tmp_62 = add i17 %tmp7_cast, %tmp_89_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 249 'add' 'tmp_62' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.89>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_63 = zext i17 %tmp_62 to i64" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 250 'zext' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_63" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 251 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (1.68ns)   --->   "store i16 %buffer_6_0_2_2, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 252 'store' <Predicate = (!exitcond2)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %2, label %1" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 253 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 254 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 254 'mul' 'tmp_119_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 255 [1/1] (2.07ns)   --->   "%tmp_111_1_0_1 = add i17 %tmp_111_0_0_cast, 1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 255 'add' 'tmp_111_1_0_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (2.07ns)   --->   "%tmp_111_1_0_2 = add i17 %tmp_111_0_0_cast, 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 256 'add' 'tmp_111_1_0_2' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 257 'mul' 'tmp_119_1_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 258 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 258 'mul' 'tmp_119_1_2' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 259 [1/1] (2.07ns)   --->   "%tmp_105_1 = add i17 %tmp7_cast, %tmp_111_0_0_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 259 'add' 'tmp_105_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (2.07ns)   --->   "%out_w_4_1 = add i16 %out_w, 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 260 'add' 'out_w_4_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 261 'br' <Predicate = (exitcond2_1) | (exitcond2)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.89>
ST_21 : Operation 262 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 262 'mul' 'tmp_119_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 263 [1/1] (2.10ns)   --->   "%tmp_112_1_0_1 = add i17 %tmp_111_1_0_1, %tmp41_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 263 'add' 'tmp_112_1_0_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [1/1] (2.10ns)   --->   "%tmp_112_1_0_2 = add i17 %tmp_111_1_0_2, %tmp41_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 264 'add' 'tmp_112_1_0_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 265 'mul' 'tmp_119_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 266 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 266 'mul' 'tmp_119_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 267 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 267 'mul' 'tmp_119_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_113_1_0_1 = zext i17 %tmp_112_1_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 268 'zext' 'tmp_113_1_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%input_addr_108 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 269 'getelementptr' 'input_addr_108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [2/2] (1.68ns)   --->   "%input_load_72 = load i16* %input_addr_108, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 270 'load' 'input_load_72' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_113_1_0_2 = zext i17 %tmp_112_1_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 271 'zext' 'tmp_113_1_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%input_addr_109 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 272 'getelementptr' 'input_addr_109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [2/2] (1.68ns)   --->   "%input_load_73 = load i16* %input_addr_109, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 273 'load' 'input_load_73' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_22 : Operation 274 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 274 'mul' 'tmp_119_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 275 [1/1] (2.10ns)   --->   "%tmp_112_1_1_1 = add i17 %tmp_111_1_0_1, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 275 'add' 'tmp_112_1_1_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 276 [1/1] (2.10ns)   --->   "%tmp_112_1_1_2 = add i17 %tmp_111_1_0_2, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 276 'add' 'tmp_112_1_1_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 277 'mul' 'tmp_119_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 278 [1/1] (2.10ns)   --->   "%tmp_112_1_2_1 = add i17 %tmp_111_1_0_1, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 278 'add' 'tmp_112_1_2_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [1/1] (2.10ns)   --->   "%tmp_112_1_2_2 = add i17 %tmp_111_1_0_2, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 279 'add' 'tmp_112_1_2_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.07>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 280 'partselect' 'tmp_121_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 281 [1/2] (1.68ns)   --->   "%input_load_72 = load i16* %input_addr_108, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 281 'load' 'input_load_72' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_23 : Operation 282 [1/2] (1.68ns)   --->   "%input_load_73 = load i16* %input_addr_109, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 282 'load' 'input_load_73' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 283 'partselect' 'tmp_121_1_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_113_1_1_1 = zext i17 %tmp_112_1_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 284 'zext' 'tmp_113_1_1_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%input_addr_110 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 285 'getelementptr' 'input_addr_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 286 [2/2] (1.68ns)   --->   "%input_load_74 = load i16* %input_addr_110, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 286 'load' 'input_load_74' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_113_1_1_2 = zext i17 %tmp_112_1_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 287 'zext' 'tmp_113_1_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%input_addr_111 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 288 'getelementptr' 'input_addr_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [2/2] (1.68ns)   --->   "%input_load_75 = load i16* %input_addr_111, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 289 'load' 'input_load_75' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_121_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 290 'partselect' 'tmp_121_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (2.07ns)   --->   "%tmp11 = add i16 %bias_load, %tmp_121_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 291 'add' 'tmp11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.89>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_114_1_0_1_cast = sext i16 %input_load_72 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 292 'sext' 'tmp_114_1_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 293 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 293 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_114_1_0_2_cast = sext i16 %input_load_73 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 294 'sext' 'tmp_114_1_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 295 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 296 [1/2] (1.68ns)   --->   "%input_load_74 = load i16* %input_addr_110, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 296 'load' 'input_load_74' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_24 : Operation 297 [1/2] (1.68ns)   --->   "%input_load_75 = load i16* %input_addr_111, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 297 'load' 'input_load_75' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_113_1_2_1 = zext i17 %tmp_112_1_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 298 'zext' 'tmp_113_1_2_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%input_addr_112 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 299 'getelementptr' 'input_addr_112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [2/2] (1.68ns)   --->   "%input_load_76 = load i16* %input_addr_112, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 300 'load' 'input_load_76' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_113_1_2_2 = zext i17 %tmp_112_1_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 301 'zext' 'tmp_113_1_2_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%input_addr_113 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 302 'getelementptr' 'input_addr_113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [2/2] (1.68ns)   --->   "%input_load_77 = load i16* %input_addr_113, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 303 'load' 'input_load_77' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 25 <SV = 24> <Delay = 3.89>
ST_25 : Operation 304 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 304 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 305 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 305 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_114_1_1_1_cast = sext i16 %input_load_74 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 306 'sext' 'tmp_114_1_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 307 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_114_1_1_2_cast = sext i16 %input_load_75 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 308 'sext' 'tmp_114_1_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 309 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 310 [1/2] (1.68ns)   --->   "%input_load_76 = load i16* %input_addr_112, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 310 'load' 'input_load_76' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_25 : Operation 311 [1/2] (1.68ns)   --->   "%input_load_77 = load i16* %input_addr_113, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 311 'load' 'input_load_77' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 26 <SV = 25> <Delay = 3.89>
ST_26 : Operation 312 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 312 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 313 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 313 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 314 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 314 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 315 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 315 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_114_1_2_1_cast = sext i16 %input_load_76 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 316 'sext' 'tmp_114_1_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 317 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_114_1_2_2_cast = sext i16 %input_load_77 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 318 'sext' 'tmp_114_1_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 319 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 320 'partselect' 'tmp_121_1_0_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_121_1_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 321 'partselect' 'tmp_121_1_0_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 322 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 323 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 323 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 324 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 324 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 325 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 325 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i16 %tmp_121_1_0_2, %tmp_121_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 326 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 327 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp12 = add i16 %tmp13, %tmp_121_1_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 327 'add' 'tmp12' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 328 'partselect' 'tmp_121_1_1_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_121_1_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 329 'partselect' 'tmp_121_1_1_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 330 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 331 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 331 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_121_1_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 332 'partselect' 'tmp_121_1_2_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_121_1_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 333 'partselect' 'tmp_121_1_2_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp_121_1_2_1, %tmp_121_1_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 334 'add' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 335 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp16 = add i16 %tmp17, %tmp_121_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 335 'add' 'tmp16' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 3.90>
ST_30 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i16 %tmp_121_1_1_1, %tmp_121_1_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 336 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 337 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp14 = add i16 %tmp16, %tmp15" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 337 'add' 'tmp14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 3.90>
ST_31 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp12, %tmp11" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 338 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 339 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_6_1_2_2 = add i16 %tmp14, %tmp10" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 339 'add' 'buffer_6_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.68>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_106_1 = zext i17 %tmp_105_1 to i64" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 340 'zext' 'tmp_106_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%output_addr_16 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 341 'getelementptr' 'output_addr_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (1.68ns)   --->   "store i16 %buffer_6_1_2_2, i16* %output_addr_16, align 2" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 342 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 000000000000000000000000000000000]
output_height_read (read             ) [ 001111111111111111111111111111111]
input_width_read   (read             ) [ 000000000000000000000000000000000]
input_height_read  (read             ) [ 000000000000000000000000000000000]
input_width_cast   (sext             ) [ 000000000000000000000000000000000]
output_width_cast  (zext             ) [ 001111111111111111111111111111111]
tmp_cast           (zext             ) [ 001111111111111111111111111111111]
tmp_80_cast1_cast  (zext             ) [ 001111111111111111111111111111111]
tmp_81_cast        (zext             ) [ 001111111111111111111111111111111]
tmp_82_cast_cast   (zext             ) [ 001111111111111111111111111111111]
StgValue_43        (br               ) [ 011111111111111111111111111111111]
out_d              (phi              ) [ 001000000000000000000000000000000]
phi_mul            (phi              ) [ 001111111111111111111111111111111]
phi_mul2           (phi              ) [ 001111111111111111111111111111111]
next_mul3          (add              ) [ 011111111111111111111111111111111]
next_mul           (add              ) [ 011111111111111111111111111111111]
exitcond4          (icmp             ) [ 001111111111111111111111111111111]
empty              (speclooptripcount) [ 000000000000000000000000000000000]
out_d_4            (add              ) [ 011111111111111111111111111111111]
StgValue_52        (br               ) [ 000000000000000000000000000000000]
tmp_s              (zext             ) [ 000000000000000000000000000000000]
bias_addr          (getelementptr    ) [ 000111111111111111111111111111111]
tmp_84_cast2       (zext             ) [ 000000000000000000000000000000000]
tmp_58             (trunc            ) [ 000000000000000000000000000000000]
p_shl              (bitconcatenate   ) [ 000000000000000000000000000000000]
p_shl_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_55             (add              ) [ 000100000000000000000000000000000]
StgValue_60        (ret              ) [ 000000000000000000000000000000000]
tmp_56             (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr      (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_0_1      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_0_1      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_1    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_0_2      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_0_2      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_2    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_1        (add              ) [ 000000000000000000000000000000000]
tmp_117_0_1        (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_3    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_1_1      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_1_1      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_4    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_1_2      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_1_2      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_5    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_2        (add              ) [ 000000000000000000000000000000000]
tmp_117_0_2        (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_6    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_2_1      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_2_1      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_7    (getelementptr    ) [ 000011111111111111111111111111111]
tmp_116_0_2_2      (add              ) [ 000000000000000000000000000000000]
tmp_117_0_2_2      (zext             ) [ 000000000000000000000000000000000]
kernel_0_addr_8    (getelementptr    ) [ 000011111111111111111111111111111]
StgValue_87        (br               ) [ 001111111111111111111111111111111]
out_h              (phi              ) [ 000010000000000000000000000000000]
out_h_cast         (zext             ) [ 000000000000000000000000000000000]
exitcond3          (icmp             ) [ 001111111111111111111111111111111]
empty_53           (speclooptripcount) [ 000000000000000000000000000000000]
out_h_4            (add              ) [ 001111111111111111111111111111111]
StgValue_93        (br               ) [ 000000000000000000000000000000000]
tmp_88_cast        (zext             ) [ 000000000000000000000000000000000]
tmp24              (add              ) [ 000001100000000000000000000000000]
tmp6               (add              ) [ 000001000000000000000000000000000]
StgValue_97        (br               ) [ 011111111111111111111111111111111]
tmp_0_1            (add              ) [ 000000100000000000000000000000000]
tmp_0_2            (add              ) [ 000000100000000000000000000000000]
tmp6_cast_cast     (zext             ) [ 000000000000000000000000000000000]
tmp7               (mul              ) [ 000000100000000000000000000000000]
tmp_0_cast_cast    (zext             ) [ 000000000000000000000000000000000]
tmp41              (mul              ) [ 000000000000000000000000000000000]
tmp41_cast         (zext             ) [ 000000011111111111111111111111111]
tmp_0_1_cast_cast  (zext             ) [ 000000000000000000000000000000000]
tmp5_0_1           (mul              ) [ 000000000000000000000000000000000]
tmp5_0_1_cast      (zext             ) [ 000000011111111111111111111111111]
tmp_0_2_cast_cast  (zext             ) [ 000000000000000000000000000000000]
tmp5_0_2           (mul              ) [ 000000000000000000000000000000000]
tmp5_0_2_cast      (zext             ) [ 000000011111111111111111111111111]
tmp7_cast          (zext             ) [ 000000011111111111111111111111111]
StgValue_112       (br               ) [ 001111111111111111111111111111111]
out_w              (phi              ) [ 000000011111111111111000000000000]
exitcond2          (icmp             ) [ 001111111111111111111111111111111]
StgValue_115       (br               ) [ 000000000000000000000000000000000]
tmp_89_cast        (zext             ) [ 000000001111111111110000000000000]
tmp_57             (add              ) [ 000000001000000000000000000000000]
tmp_111_0_0_2      (add              ) [ 000000001111000000000000000000000]
tmp_59             (zext             ) [ 000000000000000000000000000000000]
input_addr         (getelementptr    ) [ 000000000100000000000000000000000]
tmp_111_0_0_s      (or               ) [ 000000000000000000000000000000000]
tmp_111_0_0_cast   (zext             ) [ 001111110111111111111111111111111]
tmp_112_0_0_1      (add              ) [ 000000000100000000000000000000000]
tmp_112_0_0_2      (add              ) [ 000000000100000000000000000000000]
exitcond2_1        (icmp             ) [ 001111110111111111111111111111111]
input_load         (load             ) [ 000000000011111100000000000000000]
kernel_0_load      (load             ) [ 000000000011111100000000000000000]
tmp_113_0_0_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_100     (getelementptr    ) [ 000000000010000000000000000000000]
tmp_113_0_0_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_101     (getelementptr    ) [ 000000000010000000000000000000000]
tmp_112_0_1        (add              ) [ 000000000010000000000000000000000]
tmp_112_0_1_1      (add              ) [ 000000000010000000000000000000000]
input_load_64      (load             ) [ 000000000001111100000000000000000]
kernel_0_load_1    (load             ) [ 000000000001111100000000000000000]
input_load_65      (load             ) [ 000000000001111100000000000000000]
kernel_0_load_2    (load             ) [ 000000000001111100000000000000000]
tmp_113_0_1        (zext             ) [ 000000000000000000000000000000000]
input_addr_102     (getelementptr    ) [ 000000000001000000000000000000000]
tmp_113_0_1_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_103     (getelementptr    ) [ 000000000001000000000000000000000]
tmp_112_0_1_2      (add              ) [ 000000000001000000000000000000000]
tmp_112_0_2        (add              ) [ 000000000001000000000000000000000]
input_load_66      (load             ) [ 000000000000111100000000000000000]
kernel_0_load_3    (load             ) [ 000000000000111100000000000000000]
input_load_67      (load             ) [ 000000000000111100000000000000000]
kernel_0_load_4    (load             ) [ 000000000000111100000000000000000]
tmp_113_0_1_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_104     (getelementptr    ) [ 000000000000100000000000000000000]
tmp_113_0_2        (zext             ) [ 000000000000000000000000000000000]
input_addr_105     (getelementptr    ) [ 000000000000100000000000000000000]
tmp_112_0_2_1      (add              ) [ 000000000000100000000000000000000]
tmp_112_0_2_2      (add              ) [ 000000000000100000000000000000000]
input_load_68      (load             ) [ 000000000000011100000000000000000]
kernel_0_load_5    (load             ) [ 000000000000011100000000000000000]
input_load_69      (load             ) [ 000000000000011000000000000000000]
kernel_0_load_6    (load             ) [ 000000000000011000000000000000000]
tmp_113_0_2_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_106     (getelementptr    ) [ 000000000000010000000000000000000]
tmp_113_0_2_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_107     (getelementptr    ) [ 000000000000010000000000000000000]
input_load_70      (load             ) [ 000000000000001000000000000000000]
kernel_0_load_7    (load             ) [ 000000000000001000000000000000000]
input_load_71      (load             ) [ 000000000000001000000000000000000]
kernel_0_load_8    (load             ) [ 000000000000001000000000000000000]
tmp_114_0_2_cast   (sext             ) [ 000000000000000110000000000000000]
tmp_118_0_2_cast   (sext             ) [ 001111110000000111111111111111111]
tmp_114_0_2_1_cast (sext             ) [ 001111110000000111111111111111111]
tmp_118_0_2_1_cast (sext             ) [ 001111110000000111111111111111111]
tmp_114_0_2_2_cast (sext             ) [ 000000000000000110000000000000000]
tmp_118_0_2_2_cast (sext             ) [ 001111110000000111111111111111111]
tmp_114_0_cast     (sext             ) [ 000000000000000011000000000000000]
tmp_118_0_cast     (sext             ) [ 001111110000000011111111111111111]
tmp_114_0_0_1_cast (sext             ) [ 001111110000000011111111111111111]
tmp_118_0_0_1_cast (sext             ) [ 001111110000000011111111111111111]
tmp_114_0_0_2_cast (sext             ) [ 000000000000000011000000000000000]
tmp_118_0_0_2_cast (sext             ) [ 001111110000000011111111111111111]
tmp_114_0_1_cast   (sext             ) [ 000000000000000011000000000000000]
tmp_118_0_1_cast   (sext             ) [ 001111110000000011111111111111111]
tmp_114_0_1_1_cast (sext             ) [ 001111110000000011111111111111111]
tmp_118_0_1_1_cast (sext             ) [ 001111110000000011111111111111111]
tmp_114_0_1_2_cast (sext             ) [ 000000000000000011000000000000000]
tmp_118_0_1_2_cast (sext             ) [ 001111110000000011111111111111111]
tmp_119_0_2        (mul              ) [ 000000000000000001000000000000000]
tmp_119_0_2_1      (mul              ) [ 000000000000000001000000000000000]
tmp_119_0_2_2      (mul              ) [ 000000000000000001000000000000000]
bias_load          (load             ) [ 001111110000000000111111111111111]
tmp_60             (mul              ) [ 000000000000000000100000000000000]
tmp_119_0_0_1      (mul              ) [ 000000000000000000100000000000000]
tmp_119_0_0_2      (mul              ) [ 000000000000000000100000000000000]
tmp_119_0_1        (mul              ) [ 000000000000000000100000000000000]
tmp_119_0_1_1      (mul              ) [ 000000000000000000100000000000000]
tmp_119_0_1_2      (mul              ) [ 000000000000000000100000000000000]
tmp_121_0_2        (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_2_1      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_2_2      (partselect       ) [ 000000000000000000000000000000000]
tmp9               (add              ) [ 000000000000000000000000000000000]
tmp8               (add              ) [ 000000000000000000100000000000000]
tmp_61             (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_0_1      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_0_2      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_1        (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_1_1      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_0_1_2      (partselect       ) [ 000000000000000000000000000000000]
tmp1               (add              ) [ 000000000000000000010000000000000]
tmp3               (add              ) [ 000000000000000000000000000000000]
tmp2               (add              ) [ 000000000000000000010000000000000]
tmp5               (add              ) [ 000000000000000000000000000000000]
tmp4               (add              ) [ 000000000000000000010000000000000]
tmp                (add              ) [ 000000000000000000000000000000000]
buffer_6_0_2_2     (add              ) [ 001111110000000000001111111111111]
tmp_62             (add              ) [ 001111110000000000001111111111111]
tmp_63             (zext             ) [ 000000000000000000000000000000000]
output_addr        (getelementptr    ) [ 000000000000000000000000000000000]
StgValue_252       (store            ) [ 000000000000000000000000000000000]
StgValue_253       (br               ) [ 000000000000000000000000000000000]
tmp_111_1_0_1      (add              ) [ 000000000000000000000110000000000]
tmp_111_1_0_2      (add              ) [ 000000000000000000000110000000000]
tmp_105_1          (add              ) [ 000000000000000000000111111111111]
out_w_4_1          (add              ) [ 001111110000000000000111111111111]
StgValue_261       (br               ) [ 001111111111111111111111111111111]
tmp_112_1_0_1      (add              ) [ 000000000000000000000010000000000]
tmp_112_1_0_2      (add              ) [ 000000000000000000000010000000000]
tmp_119_1          (mul              ) [ 000000000000000000000001000000000]
tmp_113_1_0_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_108     (getelementptr    ) [ 000000000000000000000001000000000]
tmp_113_1_0_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_109     (getelementptr    ) [ 000000000000000000000001000000000]
tmp_119_1_1        (mul              ) [ 000000000000000000000001000000000]
tmp_112_1_1_1      (add              ) [ 000000000000000000000001000000000]
tmp_112_1_1_2      (add              ) [ 000000000000000000000001000000000]
tmp_119_1_2        (mul              ) [ 000000000000000000000001000000000]
tmp_112_1_2_1      (add              ) [ 000000000000000000000001100000000]
tmp_112_1_2_2      (add              ) [ 000000000000000000000001100000000]
tmp_121_1          (partselect       ) [ 000000000000000000000000000000000]
input_load_72      (load             ) [ 000000000000000000000000100000000]
input_load_73      (load             ) [ 000000000000000000000000100000000]
tmp_121_1_1        (partselect       ) [ 000000000000000000000000111100000]
tmp_113_1_1_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_110     (getelementptr    ) [ 000000000000000000000000100000000]
tmp_113_1_1_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_111     (getelementptr    ) [ 000000000000000000000000100000000]
tmp_121_1_2        (partselect       ) [ 000000000000000000000000111111000]
tmp11              (add              ) [ 000000000000000000000000111111110]
tmp_114_1_0_1_cast (sext             ) [ 000000000000000000000000011000000]
tmp_114_1_0_2_cast (sext             ) [ 000000000000000000000000011000000]
input_load_74      (load             ) [ 000000000000000000000000010000000]
input_load_75      (load             ) [ 000000000000000000000000010000000]
tmp_113_1_2_1      (zext             ) [ 000000000000000000000000000000000]
input_addr_112     (getelementptr    ) [ 000000000000000000000000010000000]
tmp_113_1_2_2      (zext             ) [ 000000000000000000000000000000000]
input_addr_113     (getelementptr    ) [ 000000000000000000000000010000000]
tmp_114_1_1_1_cast (sext             ) [ 000000000000000000000000001100000]
tmp_114_1_1_2_cast (sext             ) [ 000000000000000000000000001100000]
input_load_76      (load             ) [ 000000000000000000000000001000000]
input_load_77      (load             ) [ 000000000000000000000000001000000]
tmp_119_1_0_1      (mul              ) [ 000000000000000000000000000100000]
tmp_119_1_0_2      (mul              ) [ 000000000000000000000000000100000]
tmp_114_1_2_1_cast (sext             ) [ 000000000000000000000000000110000]
tmp_114_1_2_2_cast (sext             ) [ 000000000000000000000000000110000]
tmp_121_1_0_1      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_1_0_2      (partselect       ) [ 000000000000000000000000000000000]
tmp_119_1_1_1      (mul              ) [ 000000000000000000000000000010000]
tmp_119_1_1_2      (mul              ) [ 000000000000000000000000000010000]
tmp13              (add              ) [ 000000000000000000000000000000000]
tmp12              (add              ) [ 000000000000000000000000000011110]
tmp_121_1_1_1      (partselect       ) [ 000000000000000000000000000001100]
tmp_121_1_1_2      (partselect       ) [ 000000000000000000000000000001100]
tmp_119_1_2_1      (mul              ) [ 000000000000000000000000000001000]
tmp_119_1_2_2      (mul              ) [ 000000000000000000000000000001000]
tmp_121_1_2_1      (partselect       ) [ 000000000000000000000000000000000]
tmp_121_1_2_2      (partselect       ) [ 000000000000000000000000000000000]
tmp17              (add              ) [ 000000000000000000000000000000000]
tmp16              (add              ) [ 000000000000000000000000000000100]
tmp15              (add              ) [ 000000000000000000000000000000000]
tmp14              (add              ) [ 000000000000000000000000000000010]
tmp10              (add              ) [ 000000000000000000000000000000000]
buffer_6_1_2_2     (add              ) [ 000000000000000000000000000000001]
tmp_106_1          (zext             ) [ 000000000000000000000000000000000]
output_addr_16     (getelementptr    ) [ 000000000000000000000000000000000]
StgValue_342       (store            ) [ 000000000000000000000000000000000]
StgValue_343       (br               ) [ 001111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="output_width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_height_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_width_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_height_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bias_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="kernel_0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_0_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="kernel_0_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_2/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_0_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_3/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="kernel_0_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_0_addr_5_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_5/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="kernel_0_addr_6_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_6/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_0_addr_7_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_7/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="kernel_0_addr_8_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_8/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="17" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="1"/>
<pin id="208" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 input_load_64/9 input_load_65/9 input_load_66/10 input_load_67/10 input_load_68/11 input_load_69/11 input_load_70/12 input_load_71/12 input_load_72/22 input_load_73/22 input_load_74/23 input_load_75/23 input_load_76/24 input_load_77/24 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="5"/>
<pin id="187" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="6"/>
<pin id="210" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="16" slack="1"/>
<pin id="213" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/8 kernel_0_load_1/9 kernel_0_load_2/9 kernel_0_load_3/10 kernel_0_load_4/10 kernel_0_load_5/11 kernel_0_load_6/11 kernel_0_load_7/12 kernel_0_load_8/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_addr_100_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="17" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_100/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_addr_101_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_101/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_addr_102_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="17" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_102/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_addr_103_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="17" slack="0"/>
<pin id="226" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_103/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_addr_104_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="17" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_104/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_addr_105_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="17" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_105/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_addr_106_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="17" slack="0"/>
<pin id="250" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_106/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="input_addr_107_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="17" slack="0"/>
<pin id="258" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_107/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="14"/>
<pin id="264" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/16 "/>
</bind>
</comp>

<comp id="267" class="1004" name="output_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="17" slack="0"/>
<pin id="271" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/20 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/20 StgValue_342/32 "/>
</bind>
</comp>

<comp id="280" class="1004" name="input_addr_108_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="17" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_108/22 "/>
</bind>
</comp>

<comp id="288" class="1004" name="input_addr_109_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="17" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_109/22 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_addr_110_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="17" slack="0"/>
<pin id="300" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_110/23 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_addr_111_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="17" slack="0"/>
<pin id="308" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_111/23 "/>
</bind>
</comp>

<comp id="312" class="1004" name="input_addr_112_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="17" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_112/24 "/>
</bind>
</comp>

<comp id="320" class="1004" name="input_addr_113_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="17" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_113/24 "/>
</bind>
</comp>

<comp id="328" class="1004" name="output_addr_16_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="17" slack="0"/>
<pin id="332" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_16/32 "/>
</bind>
</comp>

<comp id="336" class="1005" name="out_d_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="out_d_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="phi_mul_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_mul_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="phi_mul2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="1"/>
<pin id="361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="phi_mul2_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="out_h_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="out_h_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="382" class="1005" name="out_w_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="out_w_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="394" class="1005" name="reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_72 input_load_74 input_load_76 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_64 input_load_73 input_load_75 input_load_77 "/>
</bind>
</comp>

<comp id="403" class="1004" name="input_width_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="output_width_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_width_cast/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_80_cast1_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast1_cast/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_81_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_cast/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_82_cast_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast_cast/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="next_mul3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="1"/>
<pin id="430" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="next_mul_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="1"/>
<pin id="435" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="exitcond4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="out_d_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_4/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_84_cast2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_58_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_shl_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_55_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_56_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_116_0_0_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_0_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_117_0_0_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_0_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_116_0_0_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="1"/>
<pin id="497" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_0_2/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_117_0_0_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_0_2/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_116_0_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="1"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_117_0_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_116_0_1_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="1"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_1_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_117_0_1_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_1_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_116_0_1_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="1"/>
<pin id="527" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_1_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_117_0_1_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_1_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_116_0_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="1"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_2/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_117_0_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_2/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_116_0_2_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="1"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_2_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_117_0_2_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_2_1/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_116_0_2_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="1"/>
<pin id="557" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116_0_2_2/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_117_0_2_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_0_2_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="out_h_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="exitcond3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="6" slack="3"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="out_h_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_4/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_88_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp24_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="0" index="1" bw="9" slack="2"/>
<pin id="586" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="9" slack="2"/>
<pin id="592" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_0_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_1/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_0_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="1"/>
<pin id="602" dir="0" index="1" bw="3" slack="0"/>
<pin id="603" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_2/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp6_cast_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="1"/>
<pin id="607" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast_cast/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="4"/>
<pin id="610" dir="0" index="1" bw="9" slack="0"/>
<pin id="611" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_0_cast_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="2"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp41_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="5"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp41/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp41_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp41_cast/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_0_1_cast_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp5_0_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="5"/>
<pin id="630" dir="0" index="1" bw="9" slack="0"/>
<pin id="631" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_1/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp5_0_1_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_1_cast/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_0_2_cast_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp5_0_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="5"/>
<pin id="642" dir="0" index="1" bw="9" slack="0"/>
<pin id="643" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_2/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp5_0_2_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_2_cast/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp7_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="15" slack="1"/>
<pin id="651" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="exitcond2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="6"/>
<pin id="655" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_89_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_57_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_111_0_0_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111_0_0_2/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_59_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="17" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_111_0_0_s_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_111_0_0_s/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_111_0_0_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="0"/>
<pin id="684" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111_0_0_cast/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_112_0_0_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="2"/>
<pin id="689" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_0_1/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_112_0_0_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="17" slack="1"/>
<pin id="693" dir="0" index="1" bw="16" slack="2"/>
<pin id="694" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_0_2/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="exitcond2_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="7"/>
<pin id="698" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_1/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_113_0_0_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="17" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_0_1/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_113_0_0_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="17" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_0_2/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_112_0_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="3"/>
<pin id="710" dir="0" index="1" bw="16" slack="2"/>
<pin id="711" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_1/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_112_0_1_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="1"/>
<pin id="714" dir="0" index="1" bw="16" slack="3"/>
<pin id="715" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_1_1/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_113_0_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="17" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_1/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_113_0_1_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="17" slack="1"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_1_1/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_112_0_1_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="17" slack="3"/>
<pin id="726" dir="0" index="1" bw="16" slack="4"/>
<pin id="727" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_1_2/10 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_112_0_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="4"/>
<pin id="730" dir="0" index="1" bw="16" slack="3"/>
<pin id="731" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_2/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_113_0_1_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="17" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_1_2/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_113_0_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="17" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_2/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_112_0_2_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="3"/>
<pin id="742" dir="0" index="1" bw="16" slack="5"/>
<pin id="743" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_2_1/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_112_0_2_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="17" slack="4"/>
<pin id="746" dir="0" index="1" bw="16" slack="5"/>
<pin id="747" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_0_2_2/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_113_0_2_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="17" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_2_1/12 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_113_0_2_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="17" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_0_2_2/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_114_0_2_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="2"/>
<pin id="758" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_2_cast/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_118_0_2_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="2"/>
<pin id="761" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_2_cast/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_114_0_2_1_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="1"/>
<pin id="764" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_2_1_cast/14 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_118_0_2_1_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_2_1_cast/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_114_0_2_2_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_2_2_cast/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_118_0_2_2_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_2_2_cast/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_114_0_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="6"/>
<pin id="776" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_cast/15 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_118_0_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="6"/>
<pin id="780" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_cast/15 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_114_0_0_1_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="5"/>
<pin id="783" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_0_1_cast/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_118_0_0_1_cast_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="5"/>
<pin id="787" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_0_1_cast/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_114_0_0_2_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="5"/>
<pin id="790" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_0_2_cast/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_118_0_0_2_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="5"/>
<pin id="793" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_0_2_cast/15 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_114_0_1_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="4"/>
<pin id="796" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_1_cast/15 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_118_0_1_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="4"/>
<pin id="799" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_1_cast/15 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_114_0_1_1_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="4"/>
<pin id="802" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_1_1_cast/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_118_0_1_1_cast_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="4"/>
<pin id="805" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_1_1_cast/15 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_114_0_1_2_cast_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="3"/>
<pin id="808" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_0_1_2_cast/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_118_0_1_2_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="3"/>
<pin id="811" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_0_1_2_cast/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_121_0_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="0" index="1" bw="30" slack="1"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_2/17 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_121_0_2_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="0"/>
<pin id="823" dir="0" index="1" bw="30" slack="1"/>
<pin id="824" dir="0" index="2" bw="5" slack="0"/>
<pin id="825" dir="0" index="3" bw="6" slack="0"/>
<pin id="826" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_2_1/17 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_121_0_2_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="0" index="1" bw="30" slack="1"/>
<pin id="833" dir="0" index="2" bw="5" slack="0"/>
<pin id="834" dir="0" index="3" bw="6" slack="0"/>
<pin id="835" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_2_2/17 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp9_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="0" index="1" bw="16" slack="0"/>
<pin id="842" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/17 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp8_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="0" index="1" bw="16" slack="0"/>
<pin id="848" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/17 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_61_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="0" index="1" bw="30" slack="1"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="0" index="3" bw="6" slack="0"/>
<pin id="856" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/18 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_121_0_0_1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="30" slack="1"/>
<pin id="863" dir="0" index="2" bw="5" slack="0"/>
<pin id="864" dir="0" index="3" bw="6" slack="0"/>
<pin id="865" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_0_1/18 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_121_0_0_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="0" index="1" bw="30" slack="1"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="0" index="3" bw="6" slack="0"/>
<pin id="874" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_0_2/18 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_121_0_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="0" index="1" bw="30" slack="1"/>
<pin id="881" dir="0" index="2" bw="5" slack="0"/>
<pin id="882" dir="0" index="3" bw="6" slack="0"/>
<pin id="883" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_1/18 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_121_0_1_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="0" index="1" bw="30" slack="1"/>
<pin id="890" dir="0" index="2" bw="5" slack="0"/>
<pin id="891" dir="0" index="3" bw="6" slack="0"/>
<pin id="892" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_1_1/18 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_121_0_1_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="30" slack="1"/>
<pin id="899" dir="0" index="2" bw="5" slack="0"/>
<pin id="900" dir="0" index="3" bw="6" slack="0"/>
<pin id="901" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_0_1_2/18 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/18 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/18 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="16" slack="0"/>
<pin id="919" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/18 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp5_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="16" slack="0"/>
<pin id="925" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/18 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp4_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/18 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="1"/>
<pin id="935" dir="0" index="1" bw="16" slack="1"/>
<pin id="936" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="937" class="1004" name="buffer_6_0_2_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="0" index="1" bw="16" slack="0"/>
<pin id="940" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_6_0_2_2/19 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_62_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="15" slack="13"/>
<pin id="944" dir="0" index="1" bw="16" slack="12"/>
<pin id="945" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_63_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="17" slack="1"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/20 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_111_1_0_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="12"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111_1_0_1/20 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_111_1_0_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="12"/>
<pin id="957" dir="0" index="1" bw="3" slack="0"/>
<pin id="958" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111_1_0_2/20 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_105_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="15" slack="14"/>
<pin id="962" dir="0" index="1" bw="16" slack="12"/>
<pin id="963" dir="1" index="2" bw="17" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105_1/20 "/>
</bind>
</comp>

<comp id="964" class="1004" name="out_w_4_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="13"/>
<pin id="966" dir="0" index="1" bw="3" slack="0"/>
<pin id="967" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_4_1/20 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_112_1_0_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="17" slack="1"/>
<pin id="972" dir="0" index="1" bw="16" slack="15"/>
<pin id="973" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_0_1/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_112_1_0_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="17" slack="1"/>
<pin id="976" dir="0" index="1" bw="16" slack="15"/>
<pin id="977" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_0_2/21 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_113_1_0_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="17" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_0_1/22 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_113_1_0_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="17" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_0_2/22 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_112_1_1_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="17" slack="2"/>
<pin id="988" dir="0" index="1" bw="16" slack="16"/>
<pin id="989" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_1_1/22 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_112_1_1_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="2"/>
<pin id="992" dir="0" index="1" bw="16" slack="16"/>
<pin id="993" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_1_2/22 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_112_1_2_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="17" slack="2"/>
<pin id="996" dir="0" index="1" bw="16" slack="16"/>
<pin id="997" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_2_1/22 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_112_1_2_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="17" slack="2"/>
<pin id="1000" dir="0" index="1" bw="16" slack="16"/>
<pin id="1001" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_1_2_2/22 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_121_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="0" index="1" bw="30" slack="1"/>
<pin id="1005" dir="0" index="2" bw="5" slack="0"/>
<pin id="1006" dir="0" index="3" bw="6" slack="0"/>
<pin id="1007" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1/23 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_121_1_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="0"/>
<pin id="1013" dir="0" index="1" bw="30" slack="1"/>
<pin id="1014" dir="0" index="2" bw="5" slack="0"/>
<pin id="1015" dir="0" index="3" bw="6" slack="0"/>
<pin id="1016" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_1/23 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_113_1_1_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="17" slack="1"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_1_1/23 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_113_1_1_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="17" slack="1"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_1_2/23 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_121_1_2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="0" index="1" bw="30" slack="1"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="6" slack="0"/>
<pin id="1033" dir="1" index="4" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_2/23 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp11_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="6"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/23 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_114_1_0_1_cast_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_0_1_cast/24 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_114_1_0_2_cast_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_0_2_cast/24 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_113_1_2_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="17" slack="2"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_2_1/24 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_113_1_2_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="17" slack="2"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_1_2_2/24 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_114_1_1_1_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_1_1_cast/25 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_114_1_1_2_cast_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_1_2_cast/25 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_114_1_2_1_cast_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_2_1_cast/26 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_114_1_2_2_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="1"/>
<pin id="1072" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_1_2_2_cast/26 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_121_1_0_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="30" slack="1"/>
<pin id="1077" dir="0" index="2" bw="5" slack="0"/>
<pin id="1078" dir="0" index="3" bw="6" slack="0"/>
<pin id="1079" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_0_1/27 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_121_1_0_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="0" index="1" bw="30" slack="1"/>
<pin id="1086" dir="0" index="2" bw="5" slack="0"/>
<pin id="1087" dir="0" index="3" bw="6" slack="0"/>
<pin id="1088" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_0_2/27 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp13_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="0"/>
<pin id="1094" dir="0" index="1" bw="16" slack="4"/>
<pin id="1095" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/27 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp12_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="0"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/27 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_121_1_1_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="0"/>
<pin id="1105" dir="0" index="1" bw="30" slack="1"/>
<pin id="1106" dir="0" index="2" bw="5" slack="0"/>
<pin id="1107" dir="0" index="3" bw="6" slack="0"/>
<pin id="1108" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_1_1/28 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_121_1_1_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="30" slack="1"/>
<pin id="1115" dir="0" index="2" bw="5" slack="0"/>
<pin id="1116" dir="0" index="3" bw="6" slack="0"/>
<pin id="1117" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_1_2/28 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_121_1_2_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="0"/>
<pin id="1123" dir="0" index="1" bw="30" slack="1"/>
<pin id="1124" dir="0" index="2" bw="5" slack="0"/>
<pin id="1125" dir="0" index="3" bw="6" slack="0"/>
<pin id="1126" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_2_1/29 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_121_1_2_2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="0"/>
<pin id="1132" dir="0" index="1" bw="30" slack="1"/>
<pin id="1133" dir="0" index="2" bw="5" slack="0"/>
<pin id="1134" dir="0" index="3" bw="6" slack="0"/>
<pin id="1135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121_1_2_2/29 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp17_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="0"/>
<pin id="1141" dir="0" index="1" bw="16" slack="0"/>
<pin id="1142" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/29 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="tmp16_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="0"/>
<pin id="1147" dir="0" index="1" bw="16" slack="6"/>
<pin id="1148" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/29 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp15_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="2"/>
<pin id="1152" dir="0" index="1" bw="16" slack="2"/>
<pin id="1153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/30 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp14_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="0" index="1" bw="16" slack="0"/>
<pin id="1157" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/30 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp10_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="4"/>
<pin id="1161" dir="0" index="1" bw="16" slack="8"/>
<pin id="1162" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/31 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="buffer_6_1_2_2_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="1"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_6_1_2_2/31 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_106_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="17" slack="12"/>
<pin id="1170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_1/32 "/>
</bind>
</comp>

<comp id="1172" class="1007" name="grp_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="0"/>
<pin id="1174" dir="0" index="1" bw="16" slack="0"/>
<pin id="1175" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_2/14 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="grp_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="0"/>
<pin id="1180" dir="0" index="1" bw="16" slack="0"/>
<pin id="1181" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_2_1/14 "/>
</bind>
</comp>

<comp id="1184" class="1007" name="grp_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="0"/>
<pin id="1186" dir="0" index="1" bw="16" slack="0"/>
<pin id="1187" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_2_2/14 "/>
</bind>
</comp>

<comp id="1190" class="1007" name="grp_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="0"/>
<pin id="1192" dir="0" index="1" bw="16" slack="0"/>
<pin id="1193" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_60/15 "/>
</bind>
</comp>

<comp id="1196" class="1007" name="grp_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="0"/>
<pin id="1198" dir="0" index="1" bw="16" slack="0"/>
<pin id="1199" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_0_1/15 "/>
</bind>
</comp>

<comp id="1202" class="1007" name="grp_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="0"/>
<pin id="1204" dir="0" index="1" bw="16" slack="0"/>
<pin id="1205" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_0_2/15 "/>
</bind>
</comp>

<comp id="1208" class="1007" name="grp_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="0" index="1" bw="16" slack="0"/>
<pin id="1211" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_1/15 "/>
</bind>
</comp>

<comp id="1214" class="1007" name="grp_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="0"/>
<pin id="1216" dir="0" index="1" bw="16" slack="0"/>
<pin id="1217" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_1_1/15 "/>
</bind>
</comp>

<comp id="1220" class="1007" name="grp_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="0"/>
<pin id="1222" dir="0" index="1" bw="16" slack="0"/>
<pin id="1223" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_0_1_2/15 "/>
</bind>
</comp>

<comp id="1226" class="1007" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="5"/>
<pin id="1228" dir="0" index="1" bw="16" slack="5"/>
<pin id="1229" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1/20 "/>
</bind>
</comp>

<comp id="1230" class="1007" name="grp_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="5"/>
<pin id="1232" dir="0" index="1" bw="16" slack="5"/>
<pin id="1233" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_1/20 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="grp_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="6"/>
<pin id="1236" dir="0" index="1" bw="16" slack="6"/>
<pin id="1237" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_2/20 "/>
</bind>
</comp>

<comp id="1238" class="1007" name="grp_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="9"/>
<pin id="1240" dir="0" index="1" bw="16" slack="0"/>
<pin id="1241" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_0_1/24 "/>
</bind>
</comp>

<comp id="1243" class="1007" name="grp_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="16" slack="9"/>
<pin id="1245" dir="0" index="1" bw="16" slack="0"/>
<pin id="1246" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_0_2/24 "/>
</bind>
</comp>

<comp id="1248" class="1007" name="grp_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="10"/>
<pin id="1250" dir="0" index="1" bw="16" slack="0"/>
<pin id="1251" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_1_1/25 "/>
</bind>
</comp>

<comp id="1253" class="1007" name="grp_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="10"/>
<pin id="1255" dir="0" index="1" bw="16" slack="0"/>
<pin id="1256" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_1_2/25 "/>
</bind>
</comp>

<comp id="1258" class="1007" name="grp_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="12"/>
<pin id="1260" dir="0" index="1" bw="16" slack="0"/>
<pin id="1261" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_2_1/26 "/>
</bind>
</comp>

<comp id="1263" class="1007" name="grp_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="12"/>
<pin id="1265" dir="0" index="1" bw="16" slack="0"/>
<pin id="1266" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_119_1_2_2/26 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="output_height_read_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="6" slack="3"/>
<pin id="1270" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="output_width_cast_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="6"/>
<pin id="1275" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="output_width_cast "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_cast_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_80_cast1_cast_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="5"/>
<pin id="1286" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_80_cast1_cast "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_81_cast_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="9" slack="1"/>
<pin id="1293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_cast "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_82_cast_cast_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="15" slack="4"/>
<pin id="1298" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_82_cast_cast "/>
</bind>
</comp>

<comp id="1301" class="1005" name="next_mul3_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="9" slack="0"/>
<pin id="1303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="next_mul_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="9" slack="0"/>
<pin id="1308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1314" class="1005" name="out_d_4_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="5" slack="0"/>
<pin id="1316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="bias_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="14"/>
<pin id="1321" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_55_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="kernel_0_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="5"/>
<pin id="1339" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="1342" class="1005" name="kernel_0_addr_1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="6"/>
<pin id="1344" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="kernel_0_addr_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="kernel_0_addr_2_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="6"/>
<pin id="1349" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="kernel_0_addr_2 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="kernel_0_addr_3_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="7"/>
<pin id="1354" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="kernel_0_addr_3 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="kernel_0_addr_4_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="7"/>
<pin id="1359" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="kernel_0_addr_4 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="kernel_0_addr_5_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="8"/>
<pin id="1364" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="kernel_0_addr_5 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="kernel_0_addr_6_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="8"/>
<pin id="1369" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="kernel_0_addr_6 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="kernel_0_addr_7_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="9"/>
<pin id="1374" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="kernel_0_addr_7 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="kernel_0_addr_8_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="9"/>
<pin id="1379" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="kernel_0_addr_8 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="out_h_4_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="5" slack="0"/>
<pin id="1387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_4 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp24_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="9" slack="1"/>
<pin id="1392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp24 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp6_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="9" slack="1"/>
<pin id="1399" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_0_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="1"/>
<pin id="1404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_0_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="9" slack="1"/>
<pin id="1409" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_2 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp7_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="15" slack="1"/>
<pin id="1414" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp41_cast_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="17" slack="1"/>
<pin id="1419" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp41_cast "/>
</bind>
</comp>

<comp id="1426" class="1005" name="tmp5_0_1_cast_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="17" slack="3"/>
<pin id="1428" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_0_1_cast "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp5_0_2_cast_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="17" slack="4"/>
<pin id="1437" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_0_2_cast "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp7_cast_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="17" slack="13"/>
<pin id="1446" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opset="tmp7_cast "/>
</bind>
</comp>

<comp id="1450" class="1005" name="exitcond2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="13"/>
<pin id="1452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_89_cast_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="17" slack="2"/>
<pin id="1456" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_89_cast "/>
</bind>
</comp>

<comp id="1461" class="1005" name="tmp_57_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="17" slack="1"/>
<pin id="1463" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_111_0_0_2_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="17" slack="1"/>
<pin id="1468" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111_0_0_2 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="input_addr_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="14" slack="1"/>
<pin id="1475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_111_0_0_cast_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="17" slack="1"/>
<pin id="1480" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111_0_0_cast "/>
</bind>
</comp>

<comp id="1487" class="1005" name="tmp_112_0_0_1_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="17" slack="1"/>
<pin id="1489" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_0_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_112_0_0_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="17" slack="1"/>
<pin id="1494" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_0_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="exitcond2_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="12"/>
<pin id="1499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="kernel_0_load_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="16" slack="6"/>
<pin id="1503" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="kernel_0_load "/>
</bind>
</comp>

<comp id="1506" class="1005" name="input_addr_100_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="14" slack="1"/>
<pin id="1508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_100 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="input_addr_101_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="14" slack="1"/>
<pin id="1513" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_101 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_112_0_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="17" slack="1"/>
<pin id="1518" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_112_0_1_1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="17" slack="1"/>
<pin id="1523" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_1_1 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="kernel_0_load_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="5"/>
<pin id="1528" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_0_load_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="input_load_65_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="16" slack="5"/>
<pin id="1533" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_load_65 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="kernel_0_load_2_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="5"/>
<pin id="1538" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_0_load_2 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="input_addr_102_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="14" slack="1"/>
<pin id="1543" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_102 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="input_addr_103_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="14" slack="1"/>
<pin id="1548" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_103 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_112_0_1_2_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="17" slack="1"/>
<pin id="1553" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_1_2 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_112_0_2_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="17" slack="1"/>
<pin id="1558" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_2 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="input_load_66_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="16" slack="4"/>
<pin id="1563" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_load_66 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="kernel_0_load_3_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="4"/>
<pin id="1568" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_0_load_3 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="input_load_67_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="16" slack="4"/>
<pin id="1573" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_load_67 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="kernel_0_load_4_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="16" slack="4"/>
<pin id="1578" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_0_load_4 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="input_addr_104_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="14" slack="1"/>
<pin id="1583" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_104 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="input_addr_105_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="14" slack="1"/>
<pin id="1588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_105 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_112_0_2_1_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="17" slack="1"/>
<pin id="1593" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_2_1 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_112_0_2_2_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="17" slack="1"/>
<pin id="1598" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_0_2_2 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="input_load_68_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="16" slack="3"/>
<pin id="1603" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_68 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="kernel_0_load_5_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="16" slack="3"/>
<pin id="1608" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_load_5 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="input_load_69_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="2"/>
<pin id="1613" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load_69 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="kernel_0_load_6_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="16" slack="2"/>
<pin id="1618" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_6 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="input_addr_106_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="14" slack="1"/>
<pin id="1623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_106 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="input_addr_107_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="14" slack="1"/>
<pin id="1628" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_107 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="input_load_70_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="1"/>
<pin id="1633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_70 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="kernel_0_load_7_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="16" slack="1"/>
<pin id="1638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load_7 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="input_load_71_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="16" slack="1"/>
<pin id="1643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_71 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="kernel_0_load_8_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="16" slack="1"/>
<pin id="1648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load_8 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="tmp_114_0_2_cast_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="30" slack="1"/>
<pin id="1653" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_2_cast "/>
</bind>
</comp>

<comp id="1656" class="1005" name="tmp_118_0_2_cast_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="30" slack="1"/>
<pin id="1658" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_2_cast "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_114_0_2_1_cast_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="30" slack="1"/>
<pin id="1664" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_2_1_cast "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_118_0_2_1_cast_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="30" slack="1"/>
<pin id="1670" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_2_1_cast "/>
</bind>
</comp>

<comp id="1674" class="1005" name="tmp_114_0_2_2_cast_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="30" slack="1"/>
<pin id="1676" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_2_2_cast "/>
</bind>
</comp>

<comp id="1679" class="1005" name="tmp_118_0_2_2_cast_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="30" slack="1"/>
<pin id="1681" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_2_2_cast "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_114_0_cast_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="30" slack="1"/>
<pin id="1687" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_cast "/>
</bind>
</comp>

<comp id="1690" class="1005" name="tmp_118_0_cast_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="30" slack="1"/>
<pin id="1692" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_cast "/>
</bind>
</comp>

<comp id="1696" class="1005" name="tmp_114_0_0_1_cast_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="30" slack="1"/>
<pin id="1698" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_0_1_cast "/>
</bind>
</comp>

<comp id="1702" class="1005" name="tmp_118_0_0_1_cast_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="30" slack="1"/>
<pin id="1704" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_0_1_cast "/>
</bind>
</comp>

<comp id="1708" class="1005" name="tmp_114_0_0_2_cast_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="30" slack="1"/>
<pin id="1710" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_0_2_cast "/>
</bind>
</comp>

<comp id="1713" class="1005" name="tmp_118_0_0_2_cast_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="30" slack="1"/>
<pin id="1715" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_0_2_cast "/>
</bind>
</comp>

<comp id="1719" class="1005" name="tmp_114_0_1_cast_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="30" slack="1"/>
<pin id="1721" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_1_cast "/>
</bind>
</comp>

<comp id="1724" class="1005" name="tmp_118_0_1_cast_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="30" slack="1"/>
<pin id="1726" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_1_cast "/>
</bind>
</comp>

<comp id="1730" class="1005" name="tmp_114_0_1_1_cast_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="30" slack="1"/>
<pin id="1732" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_1_1_cast "/>
</bind>
</comp>

<comp id="1736" class="1005" name="tmp_118_0_1_1_cast_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="30" slack="1"/>
<pin id="1738" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_1_1_cast "/>
</bind>
</comp>

<comp id="1742" class="1005" name="tmp_114_0_1_2_cast_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="30" slack="1"/>
<pin id="1744" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_0_1_2_cast "/>
</bind>
</comp>

<comp id="1747" class="1005" name="tmp_118_0_1_2_cast_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="30" slack="1"/>
<pin id="1749" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_0_1_2_cast "/>
</bind>
</comp>

<comp id="1753" class="1005" name="tmp_119_0_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="30" slack="1"/>
<pin id="1755" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="tmp_119_0_2_1_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="30" slack="1"/>
<pin id="1760" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_2_1 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="tmp_119_0_2_2_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="30" slack="1"/>
<pin id="1765" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_2_2 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="bias_load_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="1"/>
<pin id="1770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1774" class="1005" name="tmp_60_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="30" slack="1"/>
<pin id="1776" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="tmp_119_0_0_1_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="30" slack="1"/>
<pin id="1781" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_0_1 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="tmp_119_0_0_2_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="30" slack="1"/>
<pin id="1786" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_0_2 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="tmp_119_0_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="30" slack="1"/>
<pin id="1791" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="tmp_119_0_1_1_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="30" slack="1"/>
<pin id="1796" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_1_1 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="tmp_119_0_1_2_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="30" slack="1"/>
<pin id="1801" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_0_1_2 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="tmp8_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="1"/>
<pin id="1806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="tmp1_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="16" slack="1"/>
<pin id="1811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="tmp2_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="1"/>
<pin id="1816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="tmp4_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="1"/>
<pin id="1821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="buffer_6_0_2_2_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="1"/>
<pin id="1826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_0_2_2 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="tmp_62_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="17" slack="1"/>
<pin id="1831" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="tmp_111_1_0_1_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="17" slack="1"/>
<pin id="1836" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111_1_0_1 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="tmp_111_1_0_2_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="17" slack="1"/>
<pin id="1843" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111_1_0_2 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_105_1_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="17" slack="12"/>
<pin id="1850" dir="1" index="1" bw="17" slack="12"/>
</pin_list>
<bind>
<opset="tmp_105_1 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="out_w_4_1_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="16" slack="1"/>
<pin id="1855" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_4_1 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="tmp_112_1_0_1_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="17" slack="1"/>
<pin id="1860" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_1_0_1 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="tmp_112_1_0_2_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="17" slack="1"/>
<pin id="1865" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_1_0_2 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="tmp_119_1_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="30" slack="1"/>
<pin id="1870" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="input_addr_108_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="14" slack="1"/>
<pin id="1875" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_108 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="input_addr_109_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="14" slack="1"/>
<pin id="1880" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_109 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="tmp_119_1_1_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="30" slack="1"/>
<pin id="1885" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_1 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="tmp_112_1_1_1_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="17" slack="1"/>
<pin id="1890" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_1_1_1 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="tmp_112_1_1_2_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="17" slack="1"/>
<pin id="1895" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_1_1_2 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="tmp_119_1_2_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="30" slack="1"/>
<pin id="1900" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_2 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_112_1_2_1_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="17" slack="2"/>
<pin id="1905" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_112_1_2_1 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="tmp_112_1_2_2_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="17" slack="2"/>
<pin id="1910" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_112_1_2_2 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="tmp_121_1_1_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="16" slack="4"/>
<pin id="1915" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_121_1_1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="input_addr_110_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="14" slack="1"/>
<pin id="1920" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_110 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="input_addr_111_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="14" slack="1"/>
<pin id="1925" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_111 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="tmp_121_1_2_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="16" slack="6"/>
<pin id="1930" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_121_1_2 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="tmp11_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="16" slack="8"/>
<pin id="1935" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="tmp_114_1_0_1_cast_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="30" slack="1"/>
<pin id="1940" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_0_1_cast "/>
</bind>
</comp>

<comp id="1943" class="1005" name="tmp_114_1_0_2_cast_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="30" slack="1"/>
<pin id="1945" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_0_2_cast "/>
</bind>
</comp>

<comp id="1948" class="1005" name="input_addr_112_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="14" slack="1"/>
<pin id="1950" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_112 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="input_addr_113_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="14" slack="1"/>
<pin id="1955" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_113 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="tmp_114_1_1_1_cast_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="30" slack="1"/>
<pin id="1960" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_1_1_cast "/>
</bind>
</comp>

<comp id="1963" class="1005" name="tmp_114_1_1_2_cast_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="30" slack="1"/>
<pin id="1965" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_1_2_cast "/>
</bind>
</comp>

<comp id="1968" class="1005" name="tmp_119_1_0_1_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="30" slack="1"/>
<pin id="1970" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_0_1 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="tmp_119_1_0_2_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="30" slack="1"/>
<pin id="1975" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_0_2 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="tmp_114_1_2_1_cast_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="30" slack="1"/>
<pin id="1980" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_2_1_cast "/>
</bind>
</comp>

<comp id="1983" class="1005" name="tmp_114_1_2_2_cast_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="30" slack="1"/>
<pin id="1985" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_1_2_2_cast "/>
</bind>
</comp>

<comp id="1988" class="1005" name="tmp_119_1_1_1_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="30" slack="1"/>
<pin id="1990" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_1_1 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="tmp_119_1_1_2_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="30" slack="1"/>
<pin id="1995" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_1_2 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="tmp12_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="16" slack="4"/>
<pin id="2000" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="tmp_121_1_1_1_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="16" slack="2"/>
<pin id="2005" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_121_1_1_1 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="tmp_121_1_1_2_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="16" slack="2"/>
<pin id="2010" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_121_1_1_2 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="tmp_119_1_2_1_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="30" slack="1"/>
<pin id="2015" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_2_1 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="tmp_119_1_2_2_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="30" slack="1"/>
<pin id="2020" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1_2_2 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="tmp16_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="16" slack="1"/>
<pin id="2025" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="tmp14_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="16" slack="1"/>
<pin id="2030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp14 "/>
</bind>
</comp>

<comp id="2033" class="1005" name="buffer_6_1_2_2_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="16" slack="1"/>
<pin id="2035" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_1_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="179" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="179" pin="7"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="179" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="90" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="78" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="96" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="403" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="84" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="78" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="363" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="351" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="340" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="340" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="340" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="457"><net_src comp="340" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="340" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="454" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="508"><net_src comp="42" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="518"><net_src comp="44" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="538"><net_src comp="48" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="548"><net_src comp="50" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="567"><net_src comp="375" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="375" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="375" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="347" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="579" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="359" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="386" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="386" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="657" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="64" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="680"><net_src comp="382" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="66" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="699"><net_src comp="676" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="777"><net_src comp="394" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="784"><net_src comp="399" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="818"><net_src comp="68" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="70" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="820"><net_src comp="72" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="827"><net_src comp="68" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="70" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="829"><net_src comp="72" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="836"><net_src comp="68" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="70" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="838"><net_src comp="72" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="821" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="830" pin="4"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="812" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="857"><net_src comp="68" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="70" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="72" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="866"><net_src comp="68" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="70" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="868"><net_src comp="72" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="875"><net_src comp="68" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="70" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="72" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="884"><net_src comp="68" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="70" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="72" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="893"><net_src comp="68" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="70" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="72" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="902"><net_src comp="68" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="70" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="72" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="909"><net_src comp="851" pin="4"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="869" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="878" pin="4"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="860" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="887" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="896" pin="4"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="941"><net_src comp="933" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="949"><net_src comp="946" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="954"><net_src comp="74" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="64" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="968"><net_src comp="382" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="76" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="981"><net_src comp="978" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="985"><net_src comp="982" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1008"><net_src comp="68" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="70" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1010"><net_src comp="72" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1017"><net_src comp="68" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="70" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="72" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1023"><net_src comp="1020" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1027"><net_src comp="1024" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1034"><net_src comp="68" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="70" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1036"><net_src comp="72" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1041"><net_src comp="1002" pin="4"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="394" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="399" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1050" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1057"><net_src comp="1054" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1061"><net_src comp="394" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="399" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="394" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="399" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1080"><net_src comp="68" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="70" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1082"><net_src comp="72" pin="0"/><net_sink comp="1074" pin=3"/></net>

<net id="1089"><net_src comp="68" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="70" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1091"><net_src comp="72" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1096"><net_src comp="1083" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1074" pin="4"/><net_sink comp="1097" pin=1"/></net>

<net id="1109"><net_src comp="68" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="70" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1111"><net_src comp="72" pin="0"/><net_sink comp="1103" pin=3"/></net>

<net id="1118"><net_src comp="68" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="70" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1120"><net_src comp="72" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1127"><net_src comp="68" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="70" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="72" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1136"><net_src comp="68" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="70" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="72" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1143"><net_src comp="1121" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1130" pin="4"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1167"><net_src comp="1159" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1171"><net_src comp="1168" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1176"><net_src comp="759" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="756" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="765" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="762" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="771" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="768" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="778" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="774" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="785" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="781" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="791" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="788" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="797" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="794" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="803" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="800" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="809" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="806" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1242"><net_src comp="1042" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1247"><net_src comp="1046" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="1058" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1257"><net_src comp="1062" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="1066" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="1070" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1271"><net_src comp="84" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1276"><net_src comp="407" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1282"><net_src comp="411" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1287"><net_src comp="415" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1290"><net_src comp="1284" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1294"><net_src comp="419" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1299"><net_src comp="423" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1304"><net_src comp="427" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1309"><net_src comp="432" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1317"><net_src comp="443" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1322"><net_src comp="102" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1327"><net_src comp="474" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1332"><net_src comp="1324" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1333"><net_src comp="1324" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1334"><net_src comp="1324" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1335"><net_src comp="1324" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1336"><net_src comp="1324" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1340"><net_src comp="109" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1345"><net_src comp="116" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1350"><net_src comp="123" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1355"><net_src comp="130" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1360"><net_src comp="137" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1365"><net_src comp="144" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1370"><net_src comp="151" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1375"><net_src comp="158" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1380"><net_src comp="165" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1388"><net_src comp="573" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1393"><net_src comp="583" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1396"><net_src comp="1390" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1400"><net_src comp="589" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1405"><net_src comp="595" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1410"><net_src comp="600" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1415"><net_src comp="608" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1420"><net_src comp="621" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1423"><net_src comp="1417" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1424"><net_src comp="1417" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1425"><net_src comp="1417" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1429"><net_src comp="633" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1433"><net_src comp="1426" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1434"><net_src comp="1426" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1438"><net_src comp="645" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1441"><net_src comp="1435" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1442"><net_src comp="1435" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1443"><net_src comp="1435" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1447"><net_src comp="649" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1453"><net_src comp="652" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="657" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1464"><net_src comp="661" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1469"><net_src comp="666" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1476"><net_src comp="172" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1481"><net_src comp="682" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1485"><net_src comp="1478" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1486"><net_src comp="1478" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1490"><net_src comp="686" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1495"><net_src comp="691" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1500"><net_src comp="695" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1504"><net_src comp="185" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1509"><net_src comp="190" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1514"><net_src comp="198" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1519"><net_src comp="708" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1524"><net_src comp="712" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1529"><net_src comp="185" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1534"><net_src comp="179" pin="7"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1539"><net_src comp="185" pin="7"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1544"><net_src comp="214" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1549"><net_src comp="222" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1554"><net_src comp="724" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1559"><net_src comp="728" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1564"><net_src comp="179" pin="7"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1569"><net_src comp="185" pin="7"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1574"><net_src comp="179" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1579"><net_src comp="185" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1584"><net_src comp="230" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1589"><net_src comp="238" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1594"><net_src comp="740" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1599"><net_src comp="744" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1604"><net_src comp="179" pin="7"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1609"><net_src comp="185" pin="7"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1614"><net_src comp="179" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1619"><net_src comp="185" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1624"><net_src comp="246" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1629"><net_src comp="254" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1634"><net_src comp="179" pin="7"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1639"><net_src comp="185" pin="7"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1644"><net_src comp="179" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1649"><net_src comp="185" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1654"><net_src comp="756" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1659"><net_src comp="759" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1661"><net_src comp="1656" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1665"><net_src comp="762" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1671"><net_src comp="765" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1673"><net_src comp="1668" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1677"><net_src comp="768" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1682"><net_src comp="771" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1688"><net_src comp="774" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1693"><net_src comp="778" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1699"><net_src comp="781" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1705"><net_src comp="785" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1707"><net_src comp="1702" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1711"><net_src comp="788" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1716"><net_src comp="791" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1722"><net_src comp="794" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1727"><net_src comp="797" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1733"><net_src comp="800" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1739"><net_src comp="803" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1745"><net_src comp="806" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1750"><net_src comp="809" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1756"><net_src comp="1172" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1761"><net_src comp="1178" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1766"><net_src comp="1184" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1771"><net_src comp="262" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1773"><net_src comp="1768" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1777"><net_src comp="1190" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1782"><net_src comp="1196" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1787"><net_src comp="1202" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1792"><net_src comp="1208" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1797"><net_src comp="1214" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1802"><net_src comp="1220" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1807"><net_src comp="845" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1812"><net_src comp="905" pin="2"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1817"><net_src comp="916" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1822"><net_src comp="928" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1827"><net_src comp="937" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1832"><net_src comp="942" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1837"><net_src comp="950" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1839"><net_src comp="1834" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1840"><net_src comp="1834" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1844"><net_src comp="955" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1847"><net_src comp="1841" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1851"><net_src comp="960" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1856"><net_src comp="964" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1861"><net_src comp="970" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1866"><net_src comp="974" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1871"><net_src comp="1226" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1876"><net_src comp="280" pin="3"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1881"><net_src comp="288" pin="3"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1886"><net_src comp="1230" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1891"><net_src comp="986" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1896"><net_src comp="990" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1901"><net_src comp="1234" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1906"><net_src comp="994" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1911"><net_src comp="998" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1916"><net_src comp="1011" pin="4"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1921"><net_src comp="296" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1926"><net_src comp="304" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1931"><net_src comp="1028" pin="4"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1936"><net_src comp="1037" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1941"><net_src comp="1042" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1946"><net_src comp="1046" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1951"><net_src comp="312" pin="3"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1956"><net_src comp="320" pin="3"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1961"><net_src comp="1058" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1966"><net_src comp="1062" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1971"><net_src comp="1238" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1976"><net_src comp="1243" pin="2"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1981"><net_src comp="1066" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1986"><net_src comp="1070" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1991"><net_src comp="1248" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1996"><net_src comp="1253" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="2001"><net_src comp="1097" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="2006"><net_src comp="1103" pin="4"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2011"><net_src comp="1112" pin="4"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="2016"><net_src comp="1258" pin="2"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="2021"><net_src comp="1263" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="2026"><net_src comp="1145" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="2031"><net_src comp="1154" pin="2"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="2036"><net_src comp="1163" pin="2"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="274" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {20 32 }
	Port: bias | {}
	Port: kernel_0 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {8 9 10 11 12 13 22 23 24 25 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {16 17 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {8 9 10 11 12 13 }
  - Chain level:
	State 1
		tmp_80_cast1_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_4 : 1
		StgValue_52 : 2
		tmp_s : 1
		bias_addr : 2
		tmp_84_cast2 : 1
		tmp_58 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_55 : 4
	State 3
		kernel_0_addr : 1
		tmp_117_0_0_1 : 1
		kernel_0_addr_1 : 2
		tmp_117_0_0_2 : 1
		kernel_0_addr_2 : 2
		tmp_117_0_1 : 1
		kernel_0_addr_3 : 2
		tmp_117_0_1_1 : 1
		kernel_0_addr_4 : 2
		tmp_117_0_1_2 : 1
		kernel_0_addr_5 : 2
		tmp_117_0_2 : 1
		kernel_0_addr_6 : 2
		tmp_117_0_2_1 : 1
		kernel_0_addr_7 : 2
		tmp_117_0_2_2 : 1
		kernel_0_addr_8 : 2
	State 4
		out_h_cast : 1
		exitcond3 : 2
		out_h_4 : 1
		StgValue_93 : 3
		tmp_88_cast : 1
		tmp24 : 2
		tmp6 : 2
	State 5
		tmp7 : 1
	State 6
		tmp41 : 1
		tmp41_cast : 2
		tmp5_0_1 : 1
		tmp5_0_1_cast : 2
		tmp5_0_2 : 1
		tmp5_0_2_cast : 2
	State 7
		exitcond2 : 1
		StgValue_115 : 2
		tmp_89_cast : 1
		tmp_57 : 2
		tmp_111_0_0_2 : 2
	State 8
		input_addr : 1
		input_load : 2
		tmp_112_0_0_1 : 1
	State 9
		input_addr_100 : 1
		input_load_64 : 2
		input_addr_101 : 1
		input_load_65 : 2
	State 10
		input_addr_102 : 1
		input_load_66 : 2
		input_addr_103 : 1
		input_load_67 : 2
	State 11
		input_addr_104 : 1
		input_load_68 : 2
		input_addr_105 : 1
		input_load_69 : 2
	State 12
		input_addr_106 : 1
		input_load_70 : 2
		input_addr_107 : 1
		input_load_71 : 2
	State 13
	State 14
		tmp_119_0_2 : 1
		tmp_119_0_2_1 : 1
		tmp_119_0_2_2 : 1
	State 15
		tmp_60 : 1
		tmp_119_0_0_1 : 1
		tmp_119_0_0_2 : 1
		tmp_119_0_1 : 1
		tmp_119_0_1_1 : 1
		tmp_119_0_1_2 : 1
	State 16
	State 17
		tmp9 : 1
		tmp8 : 2
	State 18
		tmp1 : 1
		tmp3 : 1
		tmp2 : 2
		tmp5 : 1
		tmp4 : 2
	State 19
		buffer_6_0_2_2 : 1
	State 20
		output_addr : 1
		StgValue_252 : 2
	State 21
	State 22
		input_addr_108 : 1
		input_load_72 : 2
		input_addr_109 : 1
		input_load_73 : 2
	State 23
		input_addr_110 : 1
		input_load_74 : 2
		input_addr_111 : 1
		input_load_75 : 2
		tmp11 : 1
	State 24
		tmp_119_1_0_1 : 1
		tmp_119_1_0_2 : 1
		input_addr_112 : 1
		input_load_76 : 2
		input_addr_113 : 1
		input_load_77 : 2
	State 25
		tmp_119_1_1_1 : 1
		tmp_119_1_1_2 : 1
	State 26
		tmp_119_1_2_1 : 1
		tmp_119_1_2_2 : 1
	State 27
		tmp13 : 1
		tmp12 : 2
	State 28
	State 29
		tmp17 : 1
		tmp16 : 2
	State 30
		tmp14 : 1
	State 31
		buffer_6_1_2_2 : 1
	State 32
		output_addr_16 : 1
		StgValue_342 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_427       |    0    |    0    |    15   |
|          |        next_mul_fu_432        |    0    |    0    |    15   |
|          |         out_d_4_fu_443        |    0    |    0    |    15   |
|          |         tmp_55_fu_474         |    0    |    0    |    15   |
|          |      tmp_116_0_0_1_fu_484     |    0    |    0    |    15   |
|          |      tmp_116_0_0_2_fu_494     |    0    |    0    |    15   |
|          |       tmp_116_0_1_fu_504      |    0    |    0    |    15   |
|          |      tmp_116_0_1_1_fu_514     |    0    |    0    |    15   |
|          |      tmp_116_0_1_2_fu_524     |    0    |    0    |    15   |
|          |       tmp_116_0_2_fu_534      |    0    |    0    |    15   |
|          |      tmp_116_0_2_1_fu_544     |    0    |    0    |    15   |
|          |      tmp_116_0_2_2_fu_554     |    0    |    0    |    15   |
|          |         out_h_4_fu_573        |    0    |    0    |    15   |
|          |          tmp24_fu_583         |    0    |    0    |    15   |
|          |          tmp6_fu_589          |    0    |    0    |    15   |
|          |         tmp_0_1_fu_595        |    0    |    0    |    15   |
|          |         tmp_0_2_fu_600        |    0    |    0    |    15   |
|          |         tmp_57_fu_661         |    0    |    0    |    23   |
|          |      tmp_111_0_0_2_fu_666     |    0    |    0    |    23   |
|          |      tmp_112_0_0_1_fu_686     |    0    |    0    |    23   |
|          |      tmp_112_0_0_2_fu_691     |    0    |    0    |    24   |
|          |       tmp_112_0_1_fu_708      |    0    |    0    |    23   |
|          |      tmp_112_0_1_1_fu_712     |    0    |    0    |    23   |
|          |      tmp_112_0_1_2_fu_724     |    0    |    0    |    24   |
|          |       tmp_112_0_2_fu_728      |    0    |    0    |    23   |
|          |      tmp_112_0_2_1_fu_740     |    0    |    0    |    23   |
|          |      tmp_112_0_2_2_fu_744     |    0    |    0    |    24   |
|    add   |          tmp9_fu_839          |    0    |    0    |    16   |
|          |          tmp8_fu_845          |    0    |    0    |    16   |
|          |          tmp1_fu_905          |    0    |    0    |    23   |
|          |          tmp3_fu_910          |    0    |    0    |    16   |
|          |          tmp2_fu_916          |    0    |    0    |    16   |
|          |          tmp5_fu_922          |    0    |    0    |    16   |
|          |          tmp4_fu_928          |    0    |    0    |    16   |
|          |           tmp_fu_933          |    0    |    0    |    16   |
|          |     buffer_6_0_2_2_fu_937     |    0    |    0    |    16   |
|          |         tmp_62_fu_942         |    0    |    0    |    23   |
|          |      tmp_111_1_0_1_fu_950     |    0    |    0    |    23   |
|          |      tmp_111_1_0_2_fu_955     |    0    |    0    |    23   |
|          |        tmp_105_1_fu_960       |    0    |    0    |    23   |
|          |        out_w_4_1_fu_964       |    0    |    0    |    23   |
|          |      tmp_112_1_0_1_fu_970     |    0    |    0    |    24   |
|          |      tmp_112_1_0_2_fu_974     |    0    |    0    |    24   |
|          |      tmp_112_1_1_1_fu_986     |    0    |    0    |    24   |
|          |      tmp_112_1_1_2_fu_990     |    0    |    0    |    24   |
|          |      tmp_112_1_2_1_fu_994     |    0    |    0    |    24   |
|          |      tmp_112_1_2_2_fu_998     |    0    |    0    |    24   |
|          |         tmp11_fu_1037         |    0    |    0    |    23   |
|          |         tmp13_fu_1092         |    0    |    0    |    16   |
|          |         tmp12_fu_1097         |    0    |    0    |    16   |
|          |         tmp17_fu_1139         |    0    |    0    |    16   |
|          |         tmp16_fu_1145         |    0    |    0    |    16   |
|          |         tmp15_fu_1150         |    0    |    0    |    16   |
|          |         tmp14_fu_1154         |    0    |    0    |    16   |
|          |         tmp10_fu_1159         |    0    |    0    |    16   |
|          |     buffer_6_1_2_2_fu_1163    |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp7_fu_608          |    0    |    0    |    51   |
|          |          tmp41_fu_616         |    0    |    0    |    51   |
|          |        tmp5_0_1_fu_628        |    0    |    0    |    51   |
|          |        tmp5_0_2_fu_640        |    0    |    0    |    51   |
|          |          grp_fu_1172          |    1    |    0    |    0    |
|          |          grp_fu_1178          |    1    |    0    |    0    |
|          |          grp_fu_1184          |    1    |    0    |    0    |
|          |          grp_fu_1190          |    1    |    0    |    0    |
|          |          grp_fu_1196          |    1    |    0    |    0    |
|          |          grp_fu_1202          |    1    |    0    |    0    |
|    mul   |          grp_fu_1208          |    1    |    0    |    0    |
|          |          grp_fu_1214          |    1    |    0    |    0    |
|          |          grp_fu_1220          |    1    |    0    |    0    |
|          |          grp_fu_1226          |    1    |    0    |    0    |
|          |          grp_fu_1230          |    1    |    0    |    0    |
|          |          grp_fu_1234          |    1    |    0    |    0    |
|          |          grp_fu_1238          |    1    |    0    |    0    |
|          |          grp_fu_1243          |    1    |    0    |    0    |
|          |          grp_fu_1248          |    1    |    0    |    0    |
|          |          grp_fu_1253          |    1    |    0    |    0    |
|          |          grp_fu_1258          |    1    |    0    |    0    |
|          |          grp_fu_1263          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_437       |    0    |    0    |    11   |
|   icmp   |        exitcond3_fu_568       |    0    |    0    |    11   |
|          |        exitcond2_fu_652       |    0    |    0    |    13   |
|          |       exitcond2_1_fu_695      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_78 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_84 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_90  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_96 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    input_width_cast_fu_403    |    0    |    0    |    0    |
|          |    tmp_114_0_2_cast_fu_756    |    0    |    0    |    0    |
|          |    tmp_118_0_2_cast_fu_759    |    0    |    0    |    0    |
|          |   tmp_114_0_2_1_cast_fu_762   |    0    |    0    |    0    |
|          |   tmp_118_0_2_1_cast_fu_765   |    0    |    0    |    0    |
|          |   tmp_114_0_2_2_cast_fu_768   |    0    |    0    |    0    |
|          |   tmp_118_0_2_2_cast_fu_771   |    0    |    0    |    0    |
|          |     tmp_114_0_cast_fu_774     |    0    |    0    |    0    |
|          |     tmp_118_0_cast_fu_778     |    0    |    0    |    0    |
|          |   tmp_114_0_0_1_cast_fu_781   |    0    |    0    |    0    |
|          |   tmp_118_0_0_1_cast_fu_785   |    0    |    0    |    0    |
|          |   tmp_114_0_0_2_cast_fu_788   |    0    |    0    |    0    |
|   sext   |   tmp_118_0_0_2_cast_fu_791   |    0    |    0    |    0    |
|          |    tmp_114_0_1_cast_fu_794    |    0    |    0    |    0    |
|          |    tmp_118_0_1_cast_fu_797    |    0    |    0    |    0    |
|          |   tmp_114_0_1_1_cast_fu_800   |    0    |    0    |    0    |
|          |   tmp_118_0_1_1_cast_fu_803   |    0    |    0    |    0    |
|          |   tmp_114_0_1_2_cast_fu_806   |    0    |    0    |    0    |
|          |   tmp_118_0_1_2_cast_fu_809   |    0    |    0    |    0    |
|          |   tmp_114_1_0_1_cast_fu_1042  |    0    |    0    |    0    |
|          |   tmp_114_1_0_2_cast_fu_1046  |    0    |    0    |    0    |
|          |   tmp_114_1_1_1_cast_fu_1058  |    0    |    0    |    0    |
|          |   tmp_114_1_1_2_cast_fu_1062  |    0    |    0    |    0    |
|          |   tmp_114_1_2_1_cast_fu_1066  |    0    |    0    |    0    |
|          |   tmp_114_1_2_2_cast_fu_1070  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    output_width_cast_fu_407   |    0    |    0    |    0    |
|          |        tmp_cast_fu_411        |    0    |    0    |    0    |
|          |    tmp_80_cast1_cast_fu_415   |    0    |    0    |    0    |
|          |       tmp_81_cast_fu_419      |    0    |    0    |    0    |
|          |    tmp_82_cast_cast_fu_423    |    0    |    0    |    0    |
|          |          tmp_s_fu_449         |    0    |    0    |    0    |
|          |      tmp_84_cast2_fu_454      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_470       |    0    |    0    |    0    |
|          |         tmp_56_fu_480         |    0    |    0    |    0    |
|          |      tmp_117_0_0_1_fu_489     |    0    |    0    |    0    |
|          |      tmp_117_0_0_2_fu_499     |    0    |    0    |    0    |
|          |       tmp_117_0_1_fu_509      |    0    |    0    |    0    |
|          |      tmp_117_0_1_1_fu_519     |    0    |    0    |    0    |
|          |      tmp_117_0_1_2_fu_529     |    0    |    0    |    0    |
|          |       tmp_117_0_2_fu_539      |    0    |    0    |    0    |
|          |      tmp_117_0_2_1_fu_549     |    0    |    0    |    0    |
|          |      tmp_117_0_2_2_fu_559     |    0    |    0    |    0    |
|          |       out_h_cast_fu_564       |    0    |    0    |    0    |
|          |       tmp_88_cast_fu_579      |    0    |    0    |    0    |
|          |     tmp6_cast_cast_fu_605     |    0    |    0    |    0    |
|          |     tmp_0_cast_cast_fu_613    |    0    |    0    |    0    |
|          |       tmp41_cast_fu_621       |    0    |    0    |    0    |
|   zext   |    tmp_0_1_cast_cast_fu_625   |    0    |    0    |    0    |
|          |      tmp5_0_1_cast_fu_633     |    0    |    0    |    0    |
|          |    tmp_0_2_cast_cast_fu_637   |    0    |    0    |    0    |
|          |      tmp5_0_2_cast_fu_645     |    0    |    0    |    0    |
|          |        tmp7_cast_fu_649       |    0    |    0    |    0    |
|          |       tmp_89_cast_fu_657      |    0    |    0    |    0    |
|          |         tmp_59_fu_672         |    0    |    0    |    0    |
|          |    tmp_111_0_0_cast_fu_682    |    0    |    0    |    0    |
|          |      tmp_113_0_0_1_fu_700     |    0    |    0    |    0    |
|          |      tmp_113_0_0_2_fu_704     |    0    |    0    |    0    |
|          |       tmp_113_0_1_fu_716      |    0    |    0    |    0    |
|          |      tmp_113_0_1_1_fu_720     |    0    |    0    |    0    |
|          |      tmp_113_0_1_2_fu_732     |    0    |    0    |    0    |
|          |       tmp_113_0_2_fu_736      |    0    |    0    |    0    |
|          |      tmp_113_0_2_1_fu_748     |    0    |    0    |    0    |
|          |      tmp_113_0_2_2_fu_752     |    0    |    0    |    0    |
|          |         tmp_63_fu_946         |    0    |    0    |    0    |
|          |      tmp_113_1_0_1_fu_978     |    0    |    0    |    0    |
|          |      tmp_113_1_0_2_fu_982     |    0    |    0    |    0    |
|          |     tmp_113_1_1_1_fu_1020     |    0    |    0    |    0    |
|          |     tmp_113_1_1_2_fu_1024     |    0    |    0    |    0    |
|          |     tmp_113_1_2_1_fu_1050     |    0    |    0    |    0    |
|          |     tmp_113_1_2_2_fu_1054     |    0    |    0    |    0    |
|          |       tmp_106_1_fu_1168       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_58_fu_458         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_fu_462         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    or    |      tmp_111_0_0_s_fu_676     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_121_0_2_fu_812      |    0    |    0    |    0    |
|          |      tmp_121_0_2_1_fu_821     |    0    |    0    |    0    |
|          |      tmp_121_0_2_2_fu_830     |    0    |    0    |    0    |
|          |         tmp_61_fu_851         |    0    |    0    |    0    |
|          |      tmp_121_0_0_1_fu_860     |    0    |    0    |    0    |
|          |      tmp_121_0_0_2_fu_869     |    0    |    0    |    0    |
|          |       tmp_121_0_1_fu_878      |    0    |    0    |    0    |
|          |      tmp_121_0_1_1_fu_887     |    0    |    0    |    0    |
|partselect|      tmp_121_0_1_2_fu_896     |    0    |    0    |    0    |
|          |       tmp_121_1_fu_1002       |    0    |    0    |    0    |
|          |      tmp_121_1_1_fu_1011      |    0    |    0    |    0    |
|          |      tmp_121_1_2_fu_1028      |    0    |    0    |    0    |
|          |     tmp_121_1_0_1_fu_1074     |    0    |    0    |    0    |
|          |     tmp_121_1_0_2_fu_1083     |    0    |    0    |    0    |
|          |     tmp_121_1_1_1_fu_1103     |    0    |    0    |    0    |
|          |     tmp_121_1_1_2_fu_1112     |    0    |    0    |    0    |
|          |     tmp_121_1_2_1_fu_1121     |    0    |    0    |    0    |
|          |     tmp_121_1_2_2_fu_1130     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    18   |    0    |   1301  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     bias_addr_reg_1319    |    4   |
|     bias_load_reg_1768    |   16   |
|  buffer_6_0_2_2_reg_1824  |   16   |
|  buffer_6_1_2_2_reg_2033  |   16   |
|    exitcond2_1_reg_1497   |    1   |
|     exitcond2_reg_1450    |    1   |
|  input_addr_100_reg_1506  |   14   |
|  input_addr_101_reg_1511  |   14   |
|  input_addr_102_reg_1541  |   14   |
|  input_addr_103_reg_1546  |   14   |
|  input_addr_104_reg_1581  |   14   |
|  input_addr_105_reg_1586  |   14   |
|  input_addr_106_reg_1621  |   14   |
|  input_addr_107_reg_1626  |   14   |
|  input_addr_108_reg_1873  |   14   |
|  input_addr_109_reg_1878  |   14   |
|  input_addr_110_reg_1918  |   14   |
|  input_addr_111_reg_1923  |   14   |
|  input_addr_112_reg_1948  |   14   |
|  input_addr_113_reg_1953  |   14   |
|    input_addr_reg_1473    |   14   |
|   input_load_65_reg_1531  |   16   |
|   input_load_66_reg_1561  |   16   |
|   input_load_67_reg_1571  |   16   |
|   input_load_68_reg_1601  |   16   |
|   input_load_69_reg_1611  |   16   |
|   input_load_70_reg_1631  |   16   |
|   input_load_71_reg_1641  |   16   |
|  kernel_0_addr_1_reg_1342 |    8   |
|  kernel_0_addr_2_reg_1347 |    8   |
|  kernel_0_addr_3_reg_1352 |    8   |
|  kernel_0_addr_4_reg_1357 |    8   |
|  kernel_0_addr_5_reg_1362 |    8   |
|  kernel_0_addr_6_reg_1367 |    8   |
|  kernel_0_addr_7_reg_1372 |    8   |
|  kernel_0_addr_8_reg_1377 |    8   |
|   kernel_0_addr_reg_1337  |    8   |
|  kernel_0_load_1_reg_1526 |   16   |
|  kernel_0_load_2_reg_1536 |   16   |
|  kernel_0_load_3_reg_1566 |   16   |
|  kernel_0_load_4_reg_1576 |   16   |
|  kernel_0_load_5_reg_1606 |   16   |
|  kernel_0_load_6_reg_1616 |   16   |
|  kernel_0_load_7_reg_1636 |   16   |
|  kernel_0_load_8_reg_1646 |   16   |
|   kernel_0_load_reg_1501  |   16   |
|     next_mul3_reg_1301    |    9   |
|     next_mul_reg_1306     |    9   |
|      out_d_4_reg_1314     |    5   |
|       out_d_reg_336       |    5   |
|      out_h_4_reg_1385     |    5   |
|       out_h_reg_371       |    5   |
|     out_w_4_1_reg_1853    |   16   |
|       out_w_reg_382       |   16   |
|output_height_read_reg_1268|    6   |
| output_width_cast_reg_1273|   16   |
|      phi_mul2_reg_359     |    9   |
|      phi_mul_reg_347      |    9   |
|          reg_394          |   16   |
|          reg_399          |   16   |
|       tmp11_reg_1933      |   16   |
|       tmp12_reg_1998      |   16   |
|       tmp14_reg_2028      |   16   |
|       tmp16_reg_2023      |   16   |
|       tmp1_reg_1809       |   16   |
|       tmp24_reg_1390      |    9   |
|       tmp2_reg_1814       |   16   |
|    tmp41_cast_reg_1417    |   17   |
|       tmp4_reg_1819       |   16   |
|   tmp5_0_1_cast_reg_1426  |   17   |
|   tmp5_0_2_cast_reg_1435  |   17   |
|       tmp6_reg_1397       |    9   |
|     tmp7_cast_reg_1444    |   17   |
|       tmp7_reg_1412       |   15   |
|       tmp8_reg_1804       |   16   |
|      tmp_0_1_reg_1402     |    9   |
|      tmp_0_2_reg_1407     |    9   |
|     tmp_105_1_reg_1848    |   17   |
|   tmp_111_0_0_2_reg_1466  |   17   |
| tmp_111_0_0_cast_reg_1478 |   17   |
|   tmp_111_1_0_1_reg_1834  |   17   |
|   tmp_111_1_0_2_reg_1841  |   17   |
|   tmp_112_0_0_1_reg_1487  |   17   |
|   tmp_112_0_0_2_reg_1492  |   17   |
|   tmp_112_0_1_1_reg_1521  |   17   |
|   tmp_112_0_1_2_reg_1551  |   17   |
|    tmp_112_0_1_reg_1516   |   17   |
|   tmp_112_0_2_1_reg_1591  |   17   |
|   tmp_112_0_2_2_reg_1596  |   17   |
|    tmp_112_0_2_reg_1556   |   17   |
|   tmp_112_1_0_1_reg_1858  |   17   |
|   tmp_112_1_0_2_reg_1863  |   17   |
|   tmp_112_1_1_1_reg_1888  |   17   |
|   tmp_112_1_1_2_reg_1893  |   17   |
|   tmp_112_1_2_1_reg_1903  |   17   |
|   tmp_112_1_2_2_reg_1908  |   17   |
|tmp_114_0_0_1_cast_reg_1696|   30   |
|tmp_114_0_0_2_cast_reg_1708|   30   |
|tmp_114_0_1_1_cast_reg_1730|   30   |
|tmp_114_0_1_2_cast_reg_1742|   30   |
| tmp_114_0_1_cast_reg_1719 |   30   |
|tmp_114_0_2_1_cast_reg_1662|   30   |
|tmp_114_0_2_2_cast_reg_1674|   30   |
| tmp_114_0_2_cast_reg_1651 |   30   |
|  tmp_114_0_cast_reg_1685  |   30   |
|tmp_114_1_0_1_cast_reg_1938|   30   |
|tmp_114_1_0_2_cast_reg_1943|   30   |
|tmp_114_1_1_1_cast_reg_1958|   30   |
|tmp_114_1_1_2_cast_reg_1963|   30   |
|tmp_114_1_2_1_cast_reg_1978|   30   |
|tmp_114_1_2_2_cast_reg_1983|   30   |
|tmp_118_0_0_1_cast_reg_1702|   30   |
|tmp_118_0_0_2_cast_reg_1713|   30   |
|tmp_118_0_1_1_cast_reg_1736|   30   |
|tmp_118_0_1_2_cast_reg_1747|   30   |
| tmp_118_0_1_cast_reg_1724 |   30   |
|tmp_118_0_2_1_cast_reg_1668|   30   |
|tmp_118_0_2_2_cast_reg_1679|   30   |
| tmp_118_0_2_cast_reg_1656 |   30   |
|  tmp_118_0_cast_reg_1690  |   30   |
|   tmp_119_0_0_1_reg_1779  |   30   |
|   tmp_119_0_0_2_reg_1784  |   30   |
|   tmp_119_0_1_1_reg_1794  |   30   |
|   tmp_119_0_1_2_reg_1799  |   30   |
|    tmp_119_0_1_reg_1789   |   30   |
|   tmp_119_0_2_1_reg_1758  |   30   |
|   tmp_119_0_2_2_reg_1763  |   30   |
|    tmp_119_0_2_reg_1753   |   30   |
|   tmp_119_1_0_1_reg_1968  |   30   |
|   tmp_119_1_0_2_reg_1973  |   30   |
|   tmp_119_1_1_1_reg_1988  |   30   |
|   tmp_119_1_1_2_reg_1993  |   30   |
|    tmp_119_1_1_reg_1883   |   30   |
|   tmp_119_1_2_1_reg_2013  |   30   |
|   tmp_119_1_2_2_reg_2018  |   30   |
|    tmp_119_1_2_reg_1898   |   30   |
|     tmp_119_1_reg_1868    |   30   |
|   tmp_121_1_1_1_reg_2003  |   16   |
|   tmp_121_1_1_2_reg_2008  |   16   |
|    tmp_121_1_1_reg_1913   |   16   |
|    tmp_121_1_2_reg_1928   |   16   |
|      tmp_55_reg_1324      |    8   |
|      tmp_57_reg_1461      |   17   |
|      tmp_60_reg_1774      |   30   |
|      tmp_62_reg_1829      |   17   |
| tmp_80_cast1_cast_reg_1284|   16   |
|    tmp_81_cast_reg_1291   |    9   |
| tmp_82_cast_cast_reg_1296 |   15   |
|    tmp_89_cast_reg_1454   |   17   |
|     tmp_cast_reg_1279     |    9   |
+---------------------------+--------+
|           Total           |  2736  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |  16  |  14  |   224  ||    65   |
| grp_access_fu_179 |  p2  |  14  |   0  |    0   ||    59   |
| grp_access_fu_185 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_185 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_274 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_274 |  p1  |   2  |  16  |   32   ||    9    |
|  phi_mul_reg_347  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_359 |  p0  |   2  |   9  |   18   ||    9    |
|   out_w_reg_382   |  p0  |   2  |  16  |   32   ||    9    |
|      reg_394      |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1172    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1172    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1178    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1178    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1184    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1184    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1190    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1190    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1196    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1196    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1202    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1202    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1208    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1208    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1214    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1214    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1220    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1220    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1238    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1243    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1248    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1253    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1258    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1263    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1192  || 61.1853 ||   442   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |  1301  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   61   |    -   |   442  |
|  Register |    -   |    -   |  2736  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   61   |  2736  |  1743  |
+-----------+--------+--------+--------+--------+
