// Seed: 3734907334
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  logic [-1 : ""] id_4;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd96
) (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 _id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri1 id_13
);
  logic [-1 'b0 ==  1 : id_6] id_15;
  ;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_5
  );
endmodule
