{"Source Block": ["zipcpu/rtl/ex/fwb_master.v@177:201@HdlStmIf", "\t\tassume(!i_wb_ack);\n\t\tassume(!i_wb_err);\n\tend\n\n\t// Things can only change on the positive edge of the clock\n\tgenerate if (F_OPT_CLK2FFLOGIC)\n\tbegin\n\t\talways @($global_clock)\n\t\tif ((f_past_valid)&&(!$rose(i_clk)))\n\t\tbegin\n\t\t\tassert($stable(i_reset));\n\t\t\tassert($stable(i_wb_cyc));\n\t\t\tassert($stable(f_request)); // The entire request should b stabl\n\t\t\t//\n\t\t\tassume($stable(i_wb_ack));\n\t\t\tassume($stable(i_wb_stall));\n\t\t\tassume($stable(i_wb_idata));\n\t\t\tassume($stable(i_wb_err));\n\t\tend\n\tend endgenerate\n\n\t//\n\t//\n\t// Bus requests\n\t//\n"], "Clone Blocks": [["zipcpu/rtl/ex/fwb_slave.v@166:190", "\t\tassert(!i_wb_ack);\n\t\tassert(!i_wb_err);\n\tend\n\n\t// Things can only change on the positive edge of the clock\n\tgenerate if (F_OPT_CLK2FFLOGIC)\n\tbegin : FORCE_POSEDGE_CLK\n\t\talways @($global_clock)\n\t\tif ((f_past_valid)&&(!$rose(i_clk)))\n\t\tbegin\n\t\t\tassert($stable(i_reset));\n\t\t\tassume($stable(i_wb_cyc));\n\t\t\tassume($stable(f_request)); // The entire request should b stabl\n\t\t\t//\n\t\t\tassert($stable(i_wb_ack));\n\t\t\tassert($stable(i_wb_stall));\n\t\t\tassert($stable(i_wb_idata));\n\t\t\tassert($stable(i_wb_err));\n\t\tend\n\tend endgenerate\n\n\talways @(*)\n\tif (!f_past_valid)\n\tbegin\n\t\tassume(!i_wb_cyc);\n"]], "Diff Content": {"Delete": [[183, "\tbegin\n"]], "Add": [[183, "\tbegin : CHECK_ASYNC\n"]]}}