<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\a_loongarch\1C103\1C102\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\a_loongarch\1C103\1C102\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 11 16:42:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22689</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15557</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>145</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>55</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>ov5640_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ov5640_pclk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>my_gpio/n4_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_gpio/n4_s0/F </td>
</tr>
<tr>
<td>my_hpet_timer/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_hpet_timer/re_s2/F </td>
</tr>
<tr>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/Q </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.000(MHz)</td>
<td>212.675(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">66.228(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ov5640_pclk</td>
<td>100.000(MHz)</td>
<td>169.693(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>96.369(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>100.000(MHz)</td>
<td>447.477(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>8.000(MHz)</td>
<td>19.130(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of my_gpio/n4_3!</h4>
<h4>No timing paths to get frequency of my_hpet_timer/re!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Setup</td>
<td>-2.550</td>
<td>1</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov5640_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov5640_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_gpio/n4_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_gpio/n4_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hpet_timer/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hpet_timer/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.206</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_12_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.163</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_19_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.490</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.123</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_18_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.103</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_31_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.581</td>
<td>9.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.067</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_27_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.590</td>
<td>9.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.066</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_14_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.580</td>
<td>9.400</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.044</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_22_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.565</td>
<td>9.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.974</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_16_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.595</td>
<td>9.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.973</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_11_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.971</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_26_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.583</td>
<td>9.302</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.970</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_13_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.966</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_28_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.590</td>
<td>9.290</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.931</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_23_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.550</td>
<td>9.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.877</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_17_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.587</td>
<td>9.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.827</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_3_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.580</td>
<td>9.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.726</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_2_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.557</td>
<td>9.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.713</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_29_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.583</td>
<td>9.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.613</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_15_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.595</td>
<td>8.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.516</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_7_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.580</td>
<td>8.850</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.505</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_1_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.557</td>
<td>8.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.485</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_30_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.581</td>
<td>8.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.477</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_25_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.581</td>
<td>8.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.472</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_4_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.590</td>
<td>8.796</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.299</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_5_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.589</td>
<td>8.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.298</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>my_gpio/rdata_0_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_gpio/n4_3:[F]</td>
<td>5.000</td>
<td>0.596</td>
<td>8.616</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.547</td>
<td>my_uart1/uFIFO_TX/n29_s2/I0</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/D</td>
<td>my_uart1/uFIFO_TX/clk_div2:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.141</td>
<td>2.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.213</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.576</td>
<td>0.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.209</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.209</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.207</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.570</td>
<td>0.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.164</td>
<td>my_hpet_timer/rdata_25_s1/Q</td>
<td>A_cpu/A_axi2apb/rdata_25_s0/D</td>
<td>my_hpet_timer/re:[F]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.590</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.157</td>
<td>my_hpet_timer/rdata_27_s1/Q</td>
<td>A_cpu/A_axi2apb/rdata_27_s0/D</td>
<td>my_hpet_timer/re:[F]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.576</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.156</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.141</td>
<td>my_hpet_timer/rdata_29_s1/Q</td>
<td>A_cpu/A_axi2apb/rdata_29_s0/D</td>
<td>my_hpet_timer/re:[F]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.592</td>
<td>0.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.130</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.580</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.128</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.580</td>
<td>0.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.122</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.576</td>
<td>0.470</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.121</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.580</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.121</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.580</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.121</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.579</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.118</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.576</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.117</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.575</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.114</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>ov5640_pclk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.539</td>
<td>0.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.114</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.114</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.114</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.571</td>
<td>0.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.111</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.576</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.111</td>
<td>my_hpet_timer/rdata_26_s1/Q</td>
<td>A_cpu/A_axi2apb/rdata_26_s0/D</td>
<td>my_hpet_timer/re:[F]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.584</td>
<td>0.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.104</td>
<td>my_hpet_timer/rdata_14_s1/Q</td>
<td>A_cpu/A_axi2apb/rdata_14_s0/D</td>
<td>my_hpet_timer/re:[F]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.583</td>
<td>0.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.092</td>
<td>my_uart1/uFIFO_TX/w_ptr_reg_0_s0/Q</td>
<td>my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0/CE</td>
<td>my_uart1/uFIFO_TX/clk_div2:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.853</td>
<td>0.578</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.930</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_5_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.886</td>
<td>6.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.930</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_6_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.886</td>
<td>6.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.930</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_7_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.886</td>
<td>6.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.871</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_3_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.891</td>
<td>6.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.871</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_4_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.891</td>
<td>6.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.778</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_9_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.903</td>
<td>6.562</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.776</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_2_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.901</td>
<td>6.562</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.776</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.901</td>
<td>6.562</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.736</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_11_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.736</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_20_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.683</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_15_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.683</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_16_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.683</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_17_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.620</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_21_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.906</td>
<td>6.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.612</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_10_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.898</td>
<td>6.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.612</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_12_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.898</td>
<td>6.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.612</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_13_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.898</td>
<td>6.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.593</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_22_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.908</td>
<td>6.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.593</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_23_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.908</td>
<td>6.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.418</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_18_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.898</td>
<td>6.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.418</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_19_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.898</td>
<td>6.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.414</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_0_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.414</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_14_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.411</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_24_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.894</td>
<td>6.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.371</td>
<td>A_cpu/A_axi2apb/addr_19_s0/Q</td>
<td>my_hpet_timer/rdata_28_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>my_hpet_timer/re:[F]</td>
<td>5.000</td>
<td>0.911</td>
<td>6.147</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.707</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/instreg/po_0_s0/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.719</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.567</td>
</tr>
<tr>
<td>3</td>
<td>0.719</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.567</td>
</tr>
<tr>
<td>4</td>
<td>0.720</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.567</td>
</tr>
<tr>
<td>5</td>
<td>0.720</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.567</td>
</tr>
<tr>
<td>6</td>
<td>0.811</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_27_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.665</td>
</tr>
<tr>
<td>7</td>
<td>0.811</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.665</td>
</tr>
<tr>
<td>8</td>
<td>0.811</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_29_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.665</td>
</tr>
<tr>
<td>9</td>
<td>0.811</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_30_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.665</td>
</tr>
<tr>
<td>10</td>
<td>0.811</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_31_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.665</td>
</tr>
<tr>
<td>11</td>
<td>0.818</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.663</td>
</tr>
<tr>
<td>12</td>
<td>1.219</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_2_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>1.090</td>
</tr>
<tr>
<td>13</td>
<td>1.221</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_1_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.088</td>
</tr>
<tr>
<td>14</td>
<td>1.221</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.088</td>
</tr>
<tr>
<td>15</td>
<td>1.221</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.088</td>
</tr>
<tr>
<td>16</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_13_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>17</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>18</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>19</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>20</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>21</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>22</td>
<td>1.224</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.090</td>
</tr>
<tr>
<td>23</td>
<td>1.226</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>1.088</td>
</tr>
<tr>
<td>24</td>
<td>1.226</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>1.088</td>
</tr>
<tr>
<td>25</td>
<td>1.289</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_12_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.144</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.224</td>
<td>3.086</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.224</td>
<td>3.086</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>2.294</td>
<td>3.156</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.294</td>
<td>3.156</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.797</td>
<td>2.997</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>ov5640_pclk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C48[2][A]</td>
<td>my_gpio/n610_s10/I3</td>
</tr>
<tr>
<td>12.934</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C48[2][A]</td>
<td style=" background: #97FFFF;">my_gpio/n610_s10/F</td>
</tr>
<tr>
<td>13.505</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][B]</td>
<td>my_gpio/n610_s9/I0</td>
</tr>
<tr>
<td>13.964</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n610_s9/F</td>
</tr>
<tr>
<td>13.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C49[3][B]</td>
<td>my_gpio/rdata_12_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_12_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C49[3][B]</td>
<td>my_gpio/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.097, 21.997%; route: 7.130, 74.793%; tC2Q: 0.306, 3.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.595</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C54[0][A]</td>
<td>my_gpio/n603_s12/I1</td>
</tr>
<tr>
<td>13.058</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C54[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n603_s12/F</td>
</tr>
<tr>
<td>13.690</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][A]</td>
<td>my_gpio/n603_s9/I2</td>
</tr>
<tr>
<td>13.921</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n603_s9/F</td>
</tr>
<tr>
<td>13.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C55[1][A]</td>
<td>my_gpio/rdata_19_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_19_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C55[1][A]</td>
<td>my_gpio/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.878, 19.789%; route: 7.306, 76.986%; tC2Q: 0.306, 3.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.538</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[1][B]</td>
<td>my_gpio/n604_s11/I3</td>
</tr>
<tr>
<td>12.992</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C55[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n604_s11/F</td>
</tr>
<tr>
<td>13.427</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[0][B]</td>
<td>my_gpio/n604_s9/I3</td>
</tr>
<tr>
<td>13.881</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C55[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n604_s9/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[0][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C55[0][B]</td>
<td>my_gpio/rdata_18_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_18_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C55[0][B]</td>
<td>my_gpio/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 22.138%; route: 7.052, 74.624%; tC2Q: 0.306, 3.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C46[3][B]</td>
<td>my_gpio/n591_s11/I0</td>
</tr>
<tr>
<td>12.921</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C46[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n591_s11/F</td>
</tr>
<tr>
<td>13.413</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>my_gpio/n591_s9/I1</td>
</tr>
<tr>
<td>13.867</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n591_s9/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.850</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>my_gpio/rdata_31_s1/G</td>
</tr>
<tr>
<td>8.815</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_31_s1</td>
</tr>
<tr>
<td>8.764</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>my_gpio/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.003, 21.227%; route: 7.127, 75.530%; tC2Q: 0.306, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.850, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.597</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C46[1][B]</td>
<td>my_gpio/n595_s10/I3</td>
</tr>
<tr>
<td>13.060</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C46[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n595_s10/F</td>
</tr>
<tr>
<td>13.416</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][A]</td>
<td>my_gpio/n595_s9/I0</td>
</tr>
<tr>
<td>13.822</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n595_s9/F</td>
</tr>
<tr>
<td>13.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.841</td>
<td>3.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C49[0][A]</td>
<td>my_gpio/rdata_27_s1/G</td>
</tr>
<tr>
<td>8.806</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_27_s1</td>
</tr>
<tr>
<td>8.755</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C49[0][A]</td>
<td>my_gpio/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 21.861%; route: 7.032, 74.880%; tC2Q: 0.306, 3.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.841, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.606</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C46[2][A]</td>
<td>my_gpio/n608_s10/I0</td>
</tr>
<tr>
<td>13.012</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C46[2][A]</td>
<td style=" background: #97FFFF;">my_gpio/n608_s10/F</td>
</tr>
<tr>
<td>13.368</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C50[1][A]</td>
<td>my_gpio/n608_s9/I0</td>
</tr>
<tr>
<td>13.831</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C50[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n608_s9/F</td>
</tr>
<tr>
<td>13.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C50[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.851</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C50[1][A]</td>
<td>my_gpio/rdata_14_s1/G</td>
</tr>
<tr>
<td>8.816</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_14_s1</td>
</tr>
<tr>
<td>8.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C50[1][A]</td>
<td>my_gpio/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 21.840%; route: 7.041, 74.904%; tC2Q: 0.306, 3.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.851, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.817</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C47[0][B]</td>
<td>my_gpio/n600_s11/I0</td>
</tr>
<tr>
<td>13.223</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C47[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n600_s11/F</td>
</tr>
<tr>
<td>13.361</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C48[2][B]</td>
<td>my_gpio/n600_s9/I1</td>
</tr>
<tr>
<td>13.824</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C48[2][B]</td>
<td style=" background: #97FFFF;">my_gpio/n600_s9/F</td>
</tr>
<tr>
<td>13.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C48[2][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.866</td>
<td>3.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C48[2][B]</td>
<td>my_gpio/rdata_22_s1/G</td>
</tr>
<tr>
<td>8.831</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_22_s1</td>
</tr>
<tr>
<td>8.780</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C48[2][B]</td>
<td>my_gpio/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.565</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 21.857%; route: 7.034, 74.886%; tC2Q: 0.306, 3.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.866, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C48[3][B]</td>
<td>my_gpio/n606_s10/I3</td>
</tr>
<tr>
<td>12.939</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C48[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n606_s10/F</td>
</tr>
<tr>
<td>13.493</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][B]</td>
<td>my_gpio/n606_s9/I0</td>
</tr>
<tr>
<td>13.724</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n606_s9/F</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.837</td>
<td>3.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C48[1][B]</td>
<td>my_gpio/rdata_16_s1/G</td>
</tr>
<tr>
<td>8.802</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_16_s1</td>
</tr>
<tr>
<td>8.751</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C48[1][B]</td>
<td>my_gpio/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.595</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.874, 20.166%; route: 7.113, 76.541%; tC2Q: 0.306, 3.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.836, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C49[3][A]</td>
<td>my_gpio/n611_s11/I0</td>
</tr>
<tr>
<td>12.739</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C49[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n611_s11/F</td>
</tr>
<tr>
<td>13.293</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][A]</td>
<td>my_gpio/n611_s9/I1</td>
</tr>
<tr>
<td>13.731</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n611_s9/F</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[3][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C49[3][A]</td>
<td>my_gpio/rdata_11_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_11_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C49[3][A]</td>
<td>my_gpio/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 19.946%; route: 7.139, 76.763%; tC2Q: 0.306, 3.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C46[3][A]</td>
<td>my_gpio/n596_s11/I0</td>
</tr>
<tr>
<td>12.787</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C46[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n596_s11/F</td>
</tr>
<tr>
<td>13.279</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>my_gpio/n596_s9/I1</td>
</tr>
<tr>
<td>13.733</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n596_s9/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.848</td>
<td>3.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>my_gpio/rdata_26_s1/G</td>
</tr>
<tr>
<td>8.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_26_s1</td>
</tr>
<tr>
<td>8.762</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>my_gpio/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.871, 20.114%; route: 7.125, 76.596%; tC2Q: 0.306, 3.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.848, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.597</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[3][B]</td>
<td>my_gpio/n609_s10/I3</td>
</tr>
<tr>
<td>12.830</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C55[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n609_s10/F</td>
</tr>
<tr>
<td>13.265</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][B]</td>
<td>my_gpio/n609_s9/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n609_s9/F</td>
</tr>
<tr>
<td>13.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[1][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C55[1][B]</td>
<td>my_gpio/rdata_13_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_13_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C55[1][B]</td>
<td>my_gpio/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.880, 20.222%; route: 7.111, 76.487%; tC2Q: 0.306, 3.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C46[3][A]</td>
<td>my_gpio/n594_s10/I3</td>
</tr>
<tr>
<td>12.775</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C46[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n594_s10/F</td>
</tr>
<tr>
<td>13.267</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][B]</td>
<td>my_gpio/n594_s9/I0</td>
</tr>
<tr>
<td>13.721</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n594_s9/F</td>
</tr>
<tr>
<td>13.721</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C49[0][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.841</td>
<td>3.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C49[0][B]</td>
<td>my_gpio/rdata_28_s1/G</td>
</tr>
<tr>
<td>8.806</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_28_s1</td>
</tr>
<tr>
<td>8.755</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C49[0][B]</td>
<td>my_gpio/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.003, 21.561%; route: 6.981, 75.145%; tC2Q: 0.306, 3.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.841, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>13.039</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C46[0][B]</td>
<td>my_gpio/n599_s11/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C46[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n599_s11/F</td>
</tr>
<tr>
<td>13.272</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C46[1][B]</td>
<td>my_gpio/n599_s9/I1</td>
</tr>
<tr>
<td>13.726</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C46[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n599_s9/F</td>
</tr>
<tr>
<td>13.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C46[1][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.881</td>
<td>3.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C46[1][B]</td>
<td>my_gpio/rdata_23_s1/G</td>
</tr>
<tr>
<td>8.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_23_s1</td>
</tr>
<tr>
<td>8.795</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C46[1][B]</td>
<td>my_gpio/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.550</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.869, 20.108%; route: 7.120, 76.600%; tC2Q: 0.306, 3.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C49[0][B]</td>
<td>my_gpio/n605_s11/I0</td>
</tr>
<tr>
<td>12.737</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C49[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n605_s11/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[2][B]</td>
<td>my_gpio/n605_s9/I1</td>
</tr>
<tr>
<td>13.635</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C49[2][B]</td>
<td style=" background: #97FFFF;">my_gpio/n605_s9/F</td>
</tr>
<tr>
<td>13.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C49[2][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>3.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C49[2][B]</td>
<td>my_gpio/rdata_17_s1/G</td>
</tr>
<tr>
<td>8.809</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_17_s1</td>
</tr>
<tr>
<td>8.758</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C49[2][B]</td>
<td>my_gpio/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.878, 20.404%; route: 7.020, 76.271%; tC2Q: 0.306, 3.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.844, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.138</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C51[1][A]</td>
<td>my_gpio/n619_s10/I2</td>
</tr>
<tr>
<td>12.369</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C51[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n619_s10/F</td>
</tr>
<tr>
<td>13.138</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][B]</td>
<td>my_gpio/n619_s9/I2</td>
</tr>
<tr>
<td>13.592</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n619_s9/F</td>
</tr>
<tr>
<td>13.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.851</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C54[0][B]</td>
<td>my_gpio/rdata_3_s1/G</td>
</tr>
<tr>
<td>8.816</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_3_s1</td>
</tr>
<tr>
<td>8.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C54[0][B]</td>
<td>my_gpio/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.869, 20.402%; route: 6.986, 76.258%; tC2Q: 0.306, 3.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.851, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.459</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C54[1][B]</td>
<td>my_gpio/n620_s10/I3</td>
</tr>
<tr>
<td>12.913</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C54[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n620_s10/F</td>
</tr>
<tr>
<td>13.051</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][B]</td>
<td>my_gpio/n620_s9/I2</td>
</tr>
<tr>
<td>13.514</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n620_s9/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.874</td>
<td>3.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C55[0][B]</td>
<td>my_gpio/rdata_2_s1/G</td>
</tr>
<tr>
<td>8.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_2_s1</td>
</tr>
<tr>
<td>8.788</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C55[0][B]</td>
<td>my_gpio/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.101, 23.131%; route: 6.676, 73.500%; tC2Q: 0.306, 3.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.874, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.431</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C47[3][B]</td>
<td>my_gpio/n593_s10/I3</td>
</tr>
<tr>
<td>12.686</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C47[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n593_s10/F</td>
</tr>
<tr>
<td>13.012</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td>my_gpio/n593_s9/I0</td>
</tr>
<tr>
<td>13.475</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n593_s9/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.848</td>
<td>3.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td>my_gpio/rdata_29_s1/G</td>
</tr>
<tr>
<td>8.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_29_s1</td>
</tr>
<tr>
<td>8.762</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C50[0][A]</td>
<td>my_gpio/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.902, 21.031%; route: 6.836, 75.586%; tC2Q: 0.306, 3.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.848, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.266</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C46[1][B]</td>
<td>my_gpio/n607_s11/I0</td>
</tr>
<tr>
<td>12.720</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C46[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n607_s11/F</td>
</tr>
<tr>
<td>12.909</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][A]</td>
<td>my_gpio/n607_s9/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n607_s9/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C48[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.837</td>
<td>3.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C48[1][A]</td>
<td>my_gpio/rdata_15_s1/G</td>
</tr>
<tr>
<td>8.802</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_15_s1</td>
</tr>
<tr>
<td>8.751</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C48[1][A]</td>
<td>my_gpio/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.595</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 23.421%; route: 6.534, 73.153%; tC2Q: 0.306, 3.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.836, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.217</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C55[0][A]</td>
<td>my_gpio/n615_s10/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C55[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n615_s10/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][A]</td>
<td>my_gpio/n615_s9/I2</td>
</tr>
<tr>
<td>13.281</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n615_s9/F</td>
</tr>
<tr>
<td>13.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C54[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.851</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C54[0][A]</td>
<td>my_gpio/rdata_7_s1/G</td>
</tr>
<tr>
<td>8.816</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_7_s1</td>
</tr>
<tr>
<td>8.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C54[0][A]</td>
<td>my_gpio/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 23.842%; route: 6.434, 72.701%; tC2Q: 0.306, 3.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.851, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.597</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[2][B]</td>
<td>my_gpio/n621_s10/I3</td>
</tr>
<tr>
<td>12.828</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C55[2][B]</td>
<td style=" background: #97FFFF;">my_gpio/n621_s10/F</td>
</tr>
<tr>
<td>12.830</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][A]</td>
<td>my_gpio/n621_s9/I2</td>
</tr>
<tr>
<td>13.293</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n621_s9/F</td>
</tr>
<tr>
<td>13.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C55[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.874</td>
<td>3.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C55[0][A]</td>
<td>my_gpio/rdata_1_s1/G</td>
</tr>
<tr>
<td>8.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_1_s1</td>
</tr>
<tr>
<td>8.788</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C55[0][A]</td>
<td>my_gpio/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.878, 21.192%; route: 6.678, 75.355%; tC2Q: 0.306, 3.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.874, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C47[3][B]</td>
<td>my_gpio/n592_s11/I0</td>
</tr>
<tr>
<td>12.692</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R71C47[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n592_s11/F</td>
</tr>
<tr>
<td>13.018</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>my_gpio/n592_s9/I1</td>
</tr>
<tr>
<td>13.249</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n592_s9/F</td>
</tr>
<tr>
<td>13.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.850</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>my_gpio/rdata_30_s1/G</td>
</tr>
<tr>
<td>8.815</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_30_s1</td>
</tr>
<tr>
<td>8.764</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>my_gpio/rdata_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.670, 18.939%; route: 6.842, 77.591%; tC2Q: 0.306, 3.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.850, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.244</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C48[3][B]</td>
<td>my_gpio/n597_s11/I0</td>
</tr>
<tr>
<td>12.609</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C48[3][B]</td>
<td style=" background: #97FFFF;">my_gpio/n597_s11/F</td>
</tr>
<tr>
<td>12.778</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>my_gpio/n597_s9/I1</td>
</tr>
<tr>
<td>13.241</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n597_s9/F</td>
</tr>
<tr>
<td>13.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td style=" font-weight:bold;">my_gpio/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.850</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>my_gpio/rdata_25_s1/G</td>
</tr>
<tr>
<td>8.815</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_25_s1</td>
</tr>
<tr>
<td>8.764</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>my_gpio/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.012, 22.838%; route: 6.492, 73.689%; tC2Q: 0.306, 3.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.850, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C55[2][B]</td>
<td>my_gpio/n618_s10/I2</td>
</tr>
<tr>
<td>12.875</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C55[2][B]</td>
<td style=" background: #97FFFF;">my_gpio/n618_s10/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C55[1][A]</td>
<td>my_gpio/n618_s9/I2</td>
</tr>
<tr>
<td>13.227</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C55[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n618_s9/F</td>
</tr>
<tr>
<td>13.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C55[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.841</td>
<td>3.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C55[1][A]</td>
<td>my_gpio/rdata_4_s1/G</td>
</tr>
<tr>
<td>8.806</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_4_s1</td>
</tr>
<tr>
<td>8.755</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C55[1][A]</td>
<td>my_gpio/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.878, 21.351%; route: 6.612, 75.171%; tC2Q: 0.306, 3.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.841, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.104</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C51[1][B]</td>
<td>my_gpio/n1063_s1/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C51[1][B]</td>
<td style=" background: #97FFFF;">my_gpio/n1063_s1/F</td>
</tr>
<tr>
<td>12.048</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C54[2][B]</td>
<td>my_gpio/n617_s10/I2</td>
</tr>
<tr>
<td>12.511</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C54[2][B]</td>
<td style=" background: #97FFFF;">my_gpio/n617_s10/F</td>
</tr>
<tr>
<td>12.649</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C55[0][A]</td>
<td>my_gpio/n617_s9/I2</td>
</tr>
<tr>
<td>13.055</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C55[0][A]</td>
<td style=" background: #97FFFF;">my_gpio/n617_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C55[0][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.842</td>
<td>3.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C55[0][A]</td>
<td>my_gpio/rdata_5_s1/G</td>
</tr>
<tr>
<td>8.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_5_s1</td>
</tr>
<tr>
<td>8.757</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C55[0][A]</td>
<td>my_gpio/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.589</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 23.806%; route: 6.265, 72.646%; tC2Q: 0.306, 3.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.842, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_gpio/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_gpio/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C93[2][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.737</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C93[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>7.304</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C72[3][A]</td>
<td>A_cpu/A_axi2apb/apb_addr_1_s/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R72C72[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/apb_addr_1_s/F</td>
</tr>
<tr>
<td>9.909</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>my_gpio/n999_s4/I1</td>
</tr>
<tr>
<td>10.274</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R65C50[3][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s4/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[1][A]</td>
<td>my_gpio/n999_s1/I2</td>
</tr>
<tr>
<td>11.727</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R72C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n999_s1/F</td>
</tr>
<tr>
<td>12.040</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C51[0][B]</td>
<td>my_gpio/n622_s10/I3</td>
</tr>
<tr>
<td>12.503</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C51[0][B]</td>
<td style=" background: #97FFFF;">my_gpio/n622_s10/F</td>
</tr>
<tr>
<td>12.641</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C52[1][A]</td>
<td>my_gpio/n622_s9/I0</td>
</tr>
<tr>
<td>13.047</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C52[1][A]</td>
<td style=" background: #97FFFF;">my_gpio/n622_s9/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C52[1][A]</td>
<td style=" font-weight:bold;">my_gpio/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/n4_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R68C52[3][B]</td>
<td>my_gpio/n4_s0/F</td>
</tr>
<tr>
<td>8.835</td>
<td>3.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C52[1][A]</td>
<td>my_gpio/rdata_0_s1/G</td>
</tr>
<tr>
<td>8.800</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_gpio/rdata_0_s1</td>
</tr>
<tr>
<td>8.749</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C52[1][A]</td>
<td>my_gpio/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.596</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 23.828%; route: 6.257, 72.621%; tC2Q: 0.306, 3.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.835, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_uart1/uFIFO_TX/n29_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_uart1/uFIFO_TX/clk_div2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_uart1/uFIFO_TX/clk_div2</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R70C40[0][A]</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/Q</td>
</tr>
<tr>
<td>252.382</td>
<td>2.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C40[0][A]</td>
<td style=" font-weight:bold;">my_uart1/uFIFO_TX/n29_s2/I0</td>
</tr>
<tr>
<td>252.630</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C40[0][A]</td>
<td style=" background: #97FFFF;">my_uart1/uFIFO_TX/n29_s2/F</td>
</tr>
<tr>
<td>252.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C40[0][A]</td>
<td style=" font-weight:bold;">my_uart1/uFIFO_TX/clk_div2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.141</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C40[0][A]</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/CLK</td>
</tr>
<tr>
<td>253.176</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_uart1/uFIFO_TX/clk_div2_s0</td>
</tr>
<tr>
<td>253.177</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C40[0][A]</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.141</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 9.429%; route: 0.000, 0.000%; tC2Q: 2.382, 90.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.023, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C136[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n190_s0/I1</td>
</tr>
<tr>
<td>252.958</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C134[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n190_s0/F</td>
</tr>
<tr>
<td>252.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.346%; route: 0.102, 25.564%; tC2Q: 0.144, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n209_s0/I1</td>
</tr>
<tr>
<td>252.958</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n209_s0/F</td>
</tr>
<tr>
<td>252.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.442%; route: 0.101, 25.377%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n205_s0/I1</td>
</tr>
<tr>
<td>252.958</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n205_s0/F</td>
</tr>
<tr>
<td>252.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.442%; route: 0.101, 25.377%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.564</td>
<td>1.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLK</td>
</tr>
<tr>
<td>252.708</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
</tr>
<tr>
<td>252.810</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n188_s0/I1</td>
</tr>
<tr>
<td>252.963</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n188_s0/F</td>
</tr>
<tr>
<td>252.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.656%; route: 1.983, 77.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.346%; route: 0.102, 25.564%; tC2Q: 0.144, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>128.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hpet_timer/rdata_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_axi2apb/rdata_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>127.552</td>
<td>2.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C52[0][B]</td>
<td>my_hpet_timer/rdata_25_s1/G</td>
</tr>
<tr>
<td>127.666</td>
<td>0.114</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C52[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_25_s1/Q</td>
</tr>
<tr>
<td>127.861</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C52[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_25_s/I1</td>
</tr>
<tr>
<td>128.014</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R71C52[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_25_s/F</td>
</tr>
<tr>
<td>128.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C52[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/rdata_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>127.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>128.142</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C52[2][A]</td>
<td>A_cpu/A_axi2apb/rdata_25_s0/CLK</td>
</tr>
<tr>
<td>128.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_axi2apb/rdata_25_s0</td>
</tr>
<tr>
<td>128.178</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C52[2][A]</td>
<td>A_cpu/A_axi2apb/rdata_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 33.117%; route: 0.195, 42.208%; tC2Q: 0.114, 24.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>128.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hpet_timer/rdata_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_axi2apb/rdata_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>127.556</td>
<td>2.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C51[2][A]</td>
<td>my_hpet_timer/rdata_27_s1/G</td>
</tr>
<tr>
<td>127.670</td>
<td>0.114</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C51[2][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_27_s1/Q</td>
</tr>
<tr>
<td>127.763</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C51[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_27_s/I1</td>
</tr>
<tr>
<td>128.011</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C51[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_27_s/F</td>
</tr>
<tr>
<td>128.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C51[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/rdata_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>127.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>128.132</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C51[0][B]</td>
<td>A_cpu/A_axi2apb/rdata_27_s0/CLK</td>
</tr>
<tr>
<td>128.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_axi2apb/rdata_27_s0</td>
</tr>
<tr>
<td>128.168</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C51[0][B]</td>
<td>A_cpu/A_axi2apb/rdata_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.556, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.093, 20.440%; tC2Q: 0.114, 25.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n207_s0/I1</td>
</tr>
<tr>
<td>253.011</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n207_s0/F</td>
</tr>
<tr>
<td>253.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 45.676%; route: 0.101, 22.395%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>128.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hpet_timer/rdata_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_axi2apb/rdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>127.548</td>
<td>2.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[1][A]</td>
<td>my_hpet_timer/rdata_29_s1/G</td>
</tr>
<tr>
<td>127.662</td>
<td>0.114</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C53[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_29_s1/Q</td>
</tr>
<tr>
<td>127.755</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C53[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_29_s/I1</td>
</tr>
<tr>
<td>128.015</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C53[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_29_s/F</td>
</tr>
<tr>
<td>128.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C53[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/rdata_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>127.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>128.140</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C53[3][A]</td>
<td>A_cpu/A_axi2apb/rdata_29_s0/CLK</td>
</tr>
<tr>
<td>128.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_axi2apb/rdata_29_s0</td>
</tr>
<tr>
<td>128.156</td>
<td>-0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C53[3][A]</td>
<td>A_cpu/A_axi2apb/rdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.548, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 55.675%; route: 0.093, 19.914%; tC2Q: 0.114, 24.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
</tr>
<tr>
<td>252.892</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n193_s0/I1</td>
</tr>
<tr>
<td>253.045</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C133[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n193_s0/F</td>
</tr>
<tr>
<td>253.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C133[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.139</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/CLK</td>
</tr>
<tr>
<td>253.174</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td>253.175</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 31.481%; route: 0.189, 38.889%; tC2Q: 0.144, 29.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
</tr>
<tr>
<td>252.894</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n214_s0/I1</td>
</tr>
<tr>
<td>253.047</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n214_s0/F</td>
</tr>
<tr>
<td>253.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.139</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/CLK</td>
</tr>
<tr>
<td>253.174</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td>253.175</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 31.352%; route: 0.191, 39.139%; tC2Q: 0.144, 29.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.563</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R69C134[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
</tr>
<tr>
<td>252.773</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n211_s0/I1</td>
</tr>
<tr>
<td>253.033</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n211_s0/F</td>
</tr>
<tr>
<td>253.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.139</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/CLK</td>
</tr>
<tr>
<td>253.174</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td>253.155</td>
<td>-0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.667%; route: 1.982, 77.333%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 55.319%; route: 0.069, 14.681%; tC2Q: 0.141, 30.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/Q</td>
</tr>
<tr>
<td>252.901</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n197_s0/I1</td>
</tr>
<tr>
<td>253.054</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n197_s0/F</td>
</tr>
<tr>
<td>253.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.139</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/CLK</td>
</tr>
<tr>
<td>253.174</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
<tr>
<td>253.175</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 30.909%; route: 0.198, 40.000%; tC2Q: 0.144, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
</tr>
<tr>
<td>252.901</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n195_s0/I1</td>
</tr>
<tr>
<td>253.054</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C133[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n195_s0/F</td>
</tr>
<tr>
<td>253.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C133[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.139</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/CLK</td>
</tr>
<tr>
<td>253.174</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td>253.175</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 30.909%; route: 0.198, 40.000%; tC2Q: 0.144, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.556</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLK</td>
</tr>
<tr>
<td>252.700</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
</tr>
<tr>
<td>252.897</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n218_s0/I1</td>
</tr>
<tr>
<td>253.050</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n218_s0/F</td>
</tr>
<tr>
<td>253.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.729%; route: 1.975, 77.271%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 30.972%; route: 0.197, 39.879%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C136[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n187_s0/I1</td>
</tr>
<tr>
<td>253.053</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n187_s0/F</td>
</tr>
<tr>
<td>253.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.202%; route: 0.102, 20.648%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/Q</td>
</tr>
<tr>
<td>252.901</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n217_s0/I1</td>
</tr>
<tr>
<td>253.054</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n217_s0/F</td>
</tr>
<tr>
<td>253.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 30.972%; route: 0.197, 39.879%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov5640_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOR11[A]</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>52.889</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>53.030</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
</tr>
<tr>
<td>53.102</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1809_s2/I2</td>
</tr>
<tr>
<td>53.350</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C37[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1809_s2/F</td>
</tr>
<tr>
<td>53.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.428</td>
<td>2.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.463</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.464</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 20.109%; route: 2.308, 79.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.796%; route: 0.072, 15.618%; tC2Q: 0.141, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.895%; route: 2.266, 66.105%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n210_s0/I1</td>
</tr>
<tr>
<td>253.053</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n210_s0/F</td>
</tr>
<tr>
<td>253.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.304%; route: 0.101, 20.487%; tC2Q: 0.144, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n208_s0/I1</td>
</tr>
<tr>
<td>253.053</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n208_s0/F</td>
</tr>
<tr>
<td>253.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.304%; route: 0.101, 20.487%; tC2Q: 0.144, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.560</td>
<td>1.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLK</td>
</tr>
<tr>
<td>252.704</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n206_s0/I1</td>
</tr>
<tr>
<td>253.053</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n206_s0/F</td>
</tr>
<tr>
<td>253.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.131</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/CLK</td>
</tr>
<tr>
<td>253.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td>253.167</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.693%; route: 1.979, 77.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.304%; route: 0.101, 20.487%; tC2Q: 0.144, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>252.559</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLK</td>
</tr>
<tr>
<td>252.703</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C136[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
</tr>
<tr>
<td>252.805</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n189_s0/I1</td>
</tr>
<tr>
<td>253.060</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C134[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n189_s0/F</td>
</tr>
<tr>
<td>253.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.135</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/CLK</td>
</tr>
<tr>
<td>253.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td>253.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.702%; route: 1.978, 77.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 50.898%; route: 0.102, 20.359%; tC2Q: 0.144, 28.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>128.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hpet_timer/rdata_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_axi2apb/rdata_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>127.552</td>
<td>2.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C52[1][A]</td>
<td>my_hpet_timer/rdata_26_s1/G</td>
</tr>
<tr>
<td>127.666</td>
<td>0.114</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C52[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_26_s1/Q</td>
</tr>
<tr>
<td>127.855</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_26_s/I1</td>
</tr>
<tr>
<td>128.061</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_26_s/F</td>
</tr>
<tr>
<td>128.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/rdata_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>127.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>128.136</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[1][A]</td>
<td>A_cpu/A_axi2apb/rdata_26_s0/CLK</td>
</tr>
<tr>
<td>128.171</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_axi2apb/rdata_26_s0</td>
</tr>
<tr>
<td>128.172</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C51[1][A]</td>
<td>A_cpu/A_axi2apb/rdata_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 40.472%; route: 0.189, 37.132%; tC2Q: 0.114, 22.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>128.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hpet_timer/rdata_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_axi2apb/rdata_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>127.560</td>
<td>2.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>my_hpet_timer/rdata_14_s1/G</td>
</tr>
<tr>
<td>127.674</td>
<td>0.114</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_14_s1/Q</td>
</tr>
<tr>
<td>127.869</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_14_s/I1</td>
</tr>
<tr>
<td>128.075</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R72C52[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_14_s/F</td>
</tr>
<tr>
<td>128.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C52[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/rdata_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>127.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>128.143</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C52[2][B]</td>
<td>A_cpu/A_axi2apb/rdata_14_s0/CLK</td>
</tr>
<tr>
<td>128.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_axi2apb/rdata_14_s0</td>
</tr>
<tr>
<td>128.179</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C52[2][B]</td>
<td>A_cpu/A_axi2apb/rdata_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.560, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 40.000%; route: 0.195, 37.864%; tC2Q: 0.114, 22.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_uart1/uFIFO_TX/w_ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_uart1/uFIFO_TX/clk_div2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_uart1/uFIFO_TX/clk_div2</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R70C40[0][A]</td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/Q</td>
</tr>
<tr>
<td>252.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C41[0][B]</td>
<td>my_uart1/uFIFO_TX/w_ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>252.423</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R66C41[0][B]</td>
<td style=" font-weight:bold;">my_uart1/uFIFO_TX/w_ptr_reg_0_s0/Q</td>
</tr>
<tr>
<td>252.628</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C42[3][A]</td>
<td>my_uart1/uFIFO_TX/array_reg_s287/I2</td>
</tr>
<tr>
<td>252.776</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C42[3][A]</td>
<td style=" background: #97FFFF;">my_uart1/uFIFO_TX/array_reg_s287/F</td>
</tr>
<tr>
<td>252.857</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C42[2][A]</td>
<td style=" font-weight:bold;">my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.132</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C42[2][A]</td>
<td>my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0/CLK</td>
</tr>
<tr>
<td>253.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0</td>
</tr>
<tr>
<td>252.949</td>
<td>-0.218</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C42[2][A]</td>
<td>my_uart1/uFIFO_TX/array_reg_array_reg_RAMREG_13_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 25.606%; route: 0.286, 49.481%; tC2Q: 0.144, 24.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.195</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.578</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[0][B]</td>
<td>my_hpet_timer/rdata_5_s1/G</td>
</tr>
<tr>
<td>8.543</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_5_s1</td>
</tr>
<tr>
<td>8.265</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C55[0][B]</td>
<td>my_hpet_timer/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.131%; route: 5.070, 75.323%; tC2Q: 0.306, 4.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.578, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.195</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.578</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[1][A]</td>
<td>my_hpet_timer/rdata_6_s1/G</td>
</tr>
<tr>
<td>8.543</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_6_s1</td>
</tr>
<tr>
<td>8.265</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C55[1][A]</td>
<td>my_hpet_timer/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.131%; route: 5.070, 75.323%; tC2Q: 0.306, 4.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.578, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.195</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[1][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.578</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C55[1][B]</td>
<td>my_hpet_timer/rdata_7_s1/G</td>
</tr>
<tr>
<td>8.543</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_7_s1</td>
</tr>
<tr>
<td>8.265</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C55[1][B]</td>
<td>my_hpet_timer/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.131%; route: 5.070, 75.323%; tC2Q: 0.306, 4.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.578, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.131</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C55[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.573</td>
<td>3.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C55[0][A]</td>
<td>my_hpet_timer/rdata_3_s1/G</td>
</tr>
<tr>
<td>8.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_3_s1</td>
</tr>
<tr>
<td>8.260</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C55[0][A]</td>
<td>my_hpet_timer/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.891</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.324%; route: 5.006, 75.086%; tC2Q: 0.306, 4.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.573, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.131</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C55[1][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.573</td>
<td>3.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C55[1][B]</td>
<td>my_hpet_timer/rdata_4_s1/G</td>
</tr>
<tr>
<td>8.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_4_s1</td>
</tr>
<tr>
<td>8.260</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C55[1][B]</td>
<td>my_hpet_timer/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.891</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.324%; route: 5.006, 75.086%; tC2Q: 0.306, 4.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.573, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.026</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.561</td>
<td>3.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>my_hpet_timer/rdata_9_s1/G</td>
</tr>
<tr>
<td>8.526</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_9_s1</td>
</tr>
<tr>
<td>8.248</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>my_hpet_timer/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.903</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.649%; route: 4.901, 74.688%; tC2Q: 0.306, 4.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.561, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.026</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C53[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.563</td>
<td>3.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C53[0][B]</td>
<td>my_hpet_timer/rdata_2_s1/G</td>
</tr>
<tr>
<td>8.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_2_s1</td>
</tr>
<tr>
<td>8.250</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C53[0][B]</td>
<td>my_hpet_timer/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.649%; route: 4.901, 74.688%; tC2Q: 0.306, 4.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.563, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>11.026</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C53[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.563</td>
<td>3.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C53[0][A]</td>
<td>my_hpet_timer/rdata_8_s1/G</td>
</tr>
<tr>
<td>8.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_8_s1</td>
</tr>
<tr>
<td>8.250</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C53[0][A]</td>
<td>my_hpet_timer/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.649%; route: 4.901, 74.688%; tC2Q: 0.306, 4.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.563, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.993</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>my_hpet_timer/rdata_11_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_11_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>my_hpet_timer/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.754%; route: 4.868, 74.560%; tC2Q: 0.306, 4.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.993</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C50[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C50[0][B]</td>
<td>my_hpet_timer/rdata_20_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_20_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C50[0][B]</td>
<td>my_hpet_timer/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.754%; route: 4.868, 74.560%; tC2Q: 0.306, 4.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[0][B]</td>
<td>my_hpet_timer/rdata_15_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_15_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C54[0][B]</td>
<td>my_hpet_timer/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.923%; route: 4.815, 74.351%; tC2Q: 0.306, 4.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[1][A]</td>
<td>my_hpet_timer/rdata_16_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_16_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C54[1][A]</td>
<td>my_hpet_timer/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.923%; route: 4.815, 74.351%; tC2Q: 0.306, 4.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[1][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C54[1][B]</td>
<td>my_hpet_timer/rdata_17_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_17_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C54[1][B]</td>
<td>my_hpet_timer/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 20.923%; route: 4.815, 74.351%; tC2Q: 0.306, 4.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C53[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.558</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C53[1][A]</td>
<td>my_hpet_timer/rdata_21_s1/G</td>
</tr>
<tr>
<td>8.523</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_21_s1</td>
</tr>
<tr>
<td>8.245</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C53[1][A]</td>
<td>my_hpet_timer/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.169%; route: 4.740, 74.051%; tC2Q: 0.306, 4.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.558, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.566</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[0][B]</td>
<td>my_hpet_timer/rdata_10_s1/G</td>
</tr>
<tr>
<td>8.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_10_s1</td>
</tr>
<tr>
<td>8.253</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C54[0][B]</td>
<td>my_hpet_timer/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.169%; route: 4.740, 74.051%; tC2Q: 0.306, 4.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.566, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[1][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.566</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[1][A]</td>
<td>my_hpet_timer/rdata_12_s1/G</td>
</tr>
<tr>
<td>8.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_12_s1</td>
</tr>
<tr>
<td>8.253</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C54[1][A]</td>
<td>my_hpet_timer/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.169%; route: 4.740, 74.051%; tC2Q: 0.306, 4.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.566, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[1][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.566</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C54[1][B]</td>
<td>my_hpet_timer/rdata_13_s1/G</td>
</tr>
<tr>
<td>8.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_13_s1</td>
</tr>
<tr>
<td>8.253</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C54[1][B]</td>
<td>my_hpet_timer/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.169%; route: 4.740, 74.051%; tC2Q: 0.306, 4.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.566, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.836</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C56[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C56[0][A]</td>
<td>my_hpet_timer/rdata_22_s1/G</td>
</tr>
<tr>
<td>8.521</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_22_s1</td>
</tr>
<tr>
<td>8.243</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C56[0][A]</td>
<td>my_hpet_timer/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.265%; route: 4.711, 73.933%; tC2Q: 0.306, 4.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.556, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.836</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C56[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C56[0][B]</td>
<td>my_hpet_timer/rdata_23_s1/G</td>
</tr>
<tr>
<td>8.521</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_23_s1</td>
</tr>
<tr>
<td>8.243</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C56[0][B]</td>
<td>my_hpet_timer/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.265%; route: 4.711, 73.933%; tC2Q: 0.306, 4.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.556, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C52[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.566</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C52[0][A]</td>
<td>my_hpet_timer/rdata_18_s1/G</td>
</tr>
<tr>
<td>8.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_18_s1</td>
</tr>
<tr>
<td>8.253</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C52[0][A]</td>
<td>my_hpet_timer/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.830%; route: 4.546, 73.240%; tC2Q: 0.306, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.566, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C52[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.566</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C52[0][B]</td>
<td>my_hpet_timer/rdata_19_s1/G</td>
</tr>
<tr>
<td>8.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_19_s1</td>
</tr>
<tr>
<td>8.253</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C52[0][B]</td>
<td>my_hpet_timer/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.830%; route: 4.546, 73.240%; tC2Q: 0.306, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.566, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C52[3][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C52[3][B]</td>
<td>my_hpet_timer/rdata_0_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_0_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C52[3][B]</td>
<td>my_hpet_timer/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.830%; route: 4.546, 73.240%; tC2Q: 0.306, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>my_hpet_timer/rdata_14_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_14_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>my_hpet_timer/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.830%; route: 4.546, 73.240%; tC2Q: 0.306, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C56[0][A]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C56[0][A]</td>
<td>my_hpet_timer/rdata_24_s1/G</td>
</tr>
<tr>
<td>8.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_24_s1</td>
</tr>
<tr>
<td>8.257</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C56[0][A]</td>
<td>my_hpet_timer/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 21.841%; route: 4.543, 73.227%; tC2Q: 0.306, 4.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hpet_timer/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hpet_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tCL</td>
<td>RR</td>
<td>3576</td>
<td>PLL_L[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.464</td>
<td>2.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C78[0][A]</td>
<td>A_cpu/A_axi2apb/addr_19_s0/CLK</td>
</tr>
<tr>
<td>4.770</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R71C78[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_19_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/I2</td>
</tr>
<tr>
<td>6.197</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C64[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s8/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C63[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/I1</td>
</tr>
<tr>
<td>6.566</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R70C63[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s10/F</td>
</tr>
<tr>
<td>7.478</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/I0</td>
</tr>
<tr>
<td>7.932</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C59[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s11/F</td>
</tr>
<tr>
<td>9.962</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C51[1][A]</td>
<td>my_hpet_timer/n541_s0/I2</td>
</tr>
<tr>
<td>10.169</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R65C51[1][A]</td>
<td style=" background: #97FFFF;">my_hpet_timer/n541_s0/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][B]</td>
<td style=" font-weight:bold;">my_hpet_timer/rdata_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R65C52[1][B]</td>
<td>my_hpet_timer/re_s2/F</td>
</tr>
<tr>
<td>8.554</td>
<td>3.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][B]</td>
<td>my_hpet_timer/rdata_28_s1/G</td>
</tr>
<tr>
<td>8.519</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_hpet_timer/rdata_28_s1</td>
</tr>
<tr>
<td>8.241</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[0][B]</td>
<td>my_hpet_timer/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.911</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.355, 22.043%; route: 4.486, 72.979%; tC2Q: 0.306, 4.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.553, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/instreg/po_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C144[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/instreg/po_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.565</td>
<td>1.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C144[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/instreg/po_0_s0/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C144[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/instreg/po_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.841%; route: 0.278, 49.204%; tC2Q: 0.141, 24.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.645%; route: 1.985, 77.355%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.555</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.750%; route: 0.280, 49.383%; tC2Q: 0.141, 24.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.733%; route: 1.975, 77.267%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.555</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.750%; route: 0.280, 49.383%; tC2Q: 0.141, 24.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.733%; route: 1.975, 77.267%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.554</td>
<td>1.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLK</td>
</tr>
<tr>
<td>2.403</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.750%; route: 0.280, 49.383%; tC2Q: 0.141, 24.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.744%; route: 1.973, 77.256%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C146[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.554</td>
<td>1.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.403</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.750%; route: 0.280, 49.383%; tC2Q: 0.141, 24.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.744%; route: 1.973, 77.256%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_27_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.561</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_27_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C143[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.955%; route: 0.378, 56.842%; tC2Q: 0.141, 21.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.680%; route: 1.980, 77.320%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.561</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C143[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.955%; route: 0.378, 56.842%; tC2Q: 0.141, 21.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.680%; route: 1.980, 77.320%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.561</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_29_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C143[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.955%; route: 0.378, 56.842%; tC2Q: 0.141, 21.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.680%; route: 1.980, 77.320%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.561</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_30_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C143[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.955%; route: 0.378, 56.842%; tC2Q: 0.141, 21.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.680%; route: 1.980, 77.320%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.561</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C143[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_31_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C143[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.955%; route: 0.378, 56.842%; tC2Q: 0.141, 21.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.680%; route: 1.980, 77.320%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.220</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.553</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 22.021%; route: 0.376, 56.712%; tC2Q: 0.141, 21.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.755%; route: 1.972, 77.245%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.579</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_2_s0/CLK</td>
</tr>
<tr>
<td>2.428</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.526%; route: 1.998, 77.474%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.645</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.575</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_1_s0/CLK</td>
</tr>
<tr>
<td>2.424</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C138[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.419%; route: 0.801, 73.621%; tC2Q: 0.141, 12.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.561%; route: 1.994, 77.439%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.645</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.575</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLK</td>
</tr>
<tr>
<td>2.424</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.419%; route: 0.801, 73.621%; tC2Q: 0.141, 12.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.561%; route: 1.994, 77.439%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.645</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.575</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLK</td>
</tr>
<tr>
<td>2.424</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C138[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.419%; route: 0.801, 73.621%; tC2Q: 0.141, 12.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.561%; route: 1.994, 77.439%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_13_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.574</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C137[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C137[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.394%; route: 0.803, 73.670%; tC2Q: 0.141, 12.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.570%; route: 1.993, 77.430%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.645</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.570</td>
<td>1.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0/CLK</td>
</tr>
<tr>
<td>2.419</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.419%; route: 0.801, 73.621%; tC2Q: 0.141, 12.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.605%; route: 1.989, 77.395%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.645</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.570</td>
<td>1.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0/CLK</td>
</tr>
<tr>
<td>2.419</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C138[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 13.419%; route: 0.801, 73.621%; tC2Q: 0.141, 12.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.605%; route: 1.989, 77.395%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.557</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.698</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>2.910</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C144[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR71[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.563</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C144[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_12_s1/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C144[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 22.722%; route: 1.976, 77.278%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.759%; route: 0.857, 74.918%; tC2Q: 0.141, 12.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 22.667%; route: 1.982, 77.333%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.795</td>
<td>4.203</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.881</td>
<td>2.300</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.795</td>
<td>4.203</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.881</td>
<td>2.300</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.294</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.210</td>
<td>4.623</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>8.366</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.294</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.210</td>
<td>4.623</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>8.366</td>
<td>2.784</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.922</td>
<td>4.331</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.919</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.922</td>
<td>4.331</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.919</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.922</td>
<td>4.331</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.919</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.922</td>
<td>4.331</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.919</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.922</td>
<td>4.331</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.919</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>9.920</td>
<td>4.329</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ov5640_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>ov5640_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.917</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3576</td>
<td>clk_ext8m</td>
<td>-5.206</td>
<td>2.398</td>
</tr>
<tr>
<td>704</td>
<td>reset_Z</td>
<td>-0.362</td>
<td>5.298</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>111.022</td>
<td>4.315</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>72.726</td>
<td>3.319</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>78.208</td>
<td>6.800</td>
</tr>
<tr>
<td>350</td>
<td>LJTAG_TCK_1</td>
<td>-2.550</td>
<td>4.051</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>77.914</td>
<td>6.106</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>1.386</td>
<td>3.125</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>77.265</td>
<td>6.554</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>103.454</td>
<td>5.929</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R52C61</td>
<td>84.72%</td>
</tr>
<tr>
<td>R49C125</td>
<td>80.56%</td>
</tr>
<tr>
<td>R51C61</td>
<td>79.17%</td>
</tr>
<tr>
<td>R52C64</td>
<td>79.17%</td>
</tr>
<tr>
<td>R47C83</td>
<td>77.78%</td>
</tr>
<tr>
<td>R43C66</td>
<td>77.78%</td>
</tr>
<tr>
<td>R48C119</td>
<td>77.78%</td>
</tr>
<tr>
<td>R52C90</td>
<td>76.39%</td>
</tr>
<tr>
<td>R52C96</td>
<td>76.39%</td>
</tr>
<tr>
<td>R52C62</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
