 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
        -sort_by group
Design : Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
Version: W-2024.09-SP3
Date   : Thu Jul 17 14:50:45 2025
****************************************

Operating Conditions: ss0p72vm40c   Library: saed14rvt_ss0p72vm40c
Wire Load Model Mode: top

  Startpoint: w_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[4]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  U10/X (SAEDRVT14_AO22_1)                                0.02       0.04 f
  w_ptr_reg[4]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.05 f
  data arrival time                                                  0.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  w_ptr_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.20 r
  library hold time                                       0.00       0.20
  data required time                                                 0.20
  --------------------------------------------------------------------------
  data required time                                                 0.20
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[3]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  U11/X (SAEDRVT14_AO22_1)                                0.02       0.04 f
  w_ptr_reg[3]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.05 f
  data arrival time                                                  0.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  w_ptr_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.20 r
  library hold time                                       0.00       0.20
  data required time                                                 0.20
  --------------------------------------------------------------------------
  data required time                                                 0.20
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: w_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[1]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  U13/X (SAEDRVT14_AO22_1)                                0.02       0.04 f
  w_ptr_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.05 f
  data arrival time                                                  0.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  w_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.20 r
  library hold time                                       0.00       0.20
  data required time                                                 0.20
  --------------------------------------------------------------------------
  data required time                                                 0.20
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[2]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  U9/X (SAEDRVT14_AO22_1)                                 0.02       0.04 f
  w_ptr_reg[2]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.05 f
  data arrival time                                                  0.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  w_ptr_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.20 r
  library hold time                                       0.00       0.20
  data required time                                                 0.20
  --------------------------------------------------------------------------
  data required time                                                 0.20
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  U4/X (SAEDRVT14_INV_S_0P5)                              0.01       0.03 f
  U12/X (SAEDRVT14_AO22_1)                                0.02       0.05 f
  w_ptr_reg[0]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.06 f
  data arrival time                                                  0.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.20 r
  library hold time                                       0.00       0.20
  data required time                                                 0.20
  --------------------------------------------------------------------------
  data required time                                                 0.20
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: w_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[4]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  w_ptr[4] (out)                                          0.01       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.20       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[3]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  w_ptr[3] (out)                                          0.01       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.20       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[2]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  w_ptr[2] (out)                                          0.01       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.20       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[1]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 f
  w_ptr[1] (out)                                          0.01       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.20       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  U4/X (SAEDRVT14_INV_S_0P5)                              0.01       0.03 f
  U5/X (SAEDRVT14_INV_S_0P5)                              0.01       0.05 r
  w_ptr[0] (out)                                          0.00       0.05 r
  data arrival time                                                  0.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.20       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
