Analysis & Synthesis report for mipssingle
Tue Nov  6 15:09:47 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated
 15. Source assignments for mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated
 16. Parameter Settings for User Entity Instance: mux2:mux_clk
 17. Parameter Settings for User Entity Instance: mipsFd:mipsFd|registradorGenerico:PC
 18. Parameter Settings for User Entity Instance: mipsFd:mipsFd|memoriaDeInst:memoriaDeInst
 19. Parameter Settings for User Entity Instance: mipsFd:mipsFd|ulaMips:ula|mux2:Mux_A
 20. Parameter Settings for User Entity Instance: mipsFd:mipsFd|ulaMips:ula|mux2:Mux_B
 21. Parameter Settings for User Entity Instance: mipsFd:mipsFd|shifterLeft2:shifter2_26
 22. Parameter Settings for User Entity Instance: mipsFd:mipsFd|shifterLeft2:shifter2_32
 23. Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxPc
 24. Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxRtRd
 25. Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxRtImm
 26. Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxUlaMem
 27. Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxBeq
 28. Parameter Settings for Inferred Entity Instance: mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0
 29. Parameter Settings for Inferred Entity Instance: mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "conversorHex7Seg:display7"
 32. Port Connectivity Checks: "conversorHex7Seg:display6"
 33. Port Connectivity Checks: "conversorHex7Seg:display5"
 34. Port Connectivity Checks: "conversorHex7Seg:display4"
 35. Port Connectivity Checks: "conversorHex7Seg:display3"
 36. Port Connectivity Checks: "conversorHex7Seg:display2"
 37. Port Connectivity Checks: "conversorHex7Seg:display1"
 38. Port Connectivity Checks: "conversorHex7Seg:display0"
 39. Port Connectivity Checks: "mipsFd:mipsFd|shifterLeft2:shifter2_26"
 40. Port Connectivity Checks: "mipsFd:mipsFd|somador:somadorPc"
 41. Port Connectivity Checks: "mipsFd:mipsFd|ulaMips:ula|mux4:Mux_4"
 42. Port Connectivity Checks: "mipsFd:mipsFd|ulaMips:ula|ulinha:ULA"
 43. Port Connectivity Checks: "mipsFd:mipsFd|registradorGenerico:PC"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov  6 15:09:47 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; mipssingle                                  ;
; Top-level Entity Name              ; mipssingle                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,149                                       ;
;     Total combinational functions  ; 2,272                                       ;
;     Dedicated logic registers      ; 2,170                                       ;
; Total registers                    ; 2170                                        ;
; Total pins                         ; 106                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; mipssingle         ; mipssingle         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; edgeDetector.vhd                 ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/edgeDetector.vhd                                            ;         ;
; ulinha.vhd                       ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/ulinha.vhd                                                  ;         ;
; ulaUc.vhd                        ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/ulaUc.vhd                                                   ;         ;
; ulaMips.vhd                      ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/ulaMips.vhd                                                 ;         ;
; somador.vhd                      ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/somador.vhd                                                 ;         ;
; shifterLeft2.vhd                 ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/shifterLeft2.vhd                                            ;         ;
; registradorGenerico.vhd          ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/registradorGenerico.vhd                                     ;         ;
; mux4.vhd                         ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/mux4.vhd                                                    ;         ;
; mux2.vhd                         ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/mux2.vhd                                                    ;         ;
; mipsUc.vhd                       ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/mipsUc.vhd                                                  ;         ;
; mipssingle.vhd                   ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/mipssingle.vhd                                              ;         ;
; mipsFd.vhd                       ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/mipsFd.vhd                                                  ;         ;
; memoriaDeInst.vhd                ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/memoriaDeInst.vhd                                           ;         ;
; memoriaDeDados.vhd               ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/memoriaDeDados.vhd                                          ;         ;
; memoriaAll.vhd                   ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/memoriaAll.vhd                                              ;         ;
; extensorSinal.vhdl               ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/extensorSinal.vhdl                                          ;         ;
; decoder.vhd                      ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/decoder.vhd                                                 ;         ;
; conversorHex7Seg.vhd             ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/conversorHex7Seg.vhd                                        ;         ;
; bancoRegistradores.vhd           ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/bancoRegistradores.vhd                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mcc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/raphacosta/mipssingle/db/altsyncram_mcc1.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 4,149             ;
;                                             ;                   ;
; Total combinational functions               ; 2272              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1905              ;
;     -- 3 input functions                    ; 94                ;
;     -- <=2 input functions                  ; 273               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 2215              ;
;     -- arithmetic mode                      ; 57                ;
;                                             ;                   ;
; Total registers                             ; 2170              ;
;     -- Dedicated logic registers            ; 2170              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 106               ;
; Total memory bits                           ; 1536              ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; mux2:mux_clk|Q[0] ;
; Maximum fan-out                             ; 2233              ;
; Total fan-out                               ; 15511             ;
; Average fan-out                             ; 3.29              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |mipssingle                                  ; 2272 (166)        ; 2170 (0)     ; 1536        ; 0            ; 0       ; 0         ; 106  ; 0            ; |mipssingle                                                                                                       ; mipssingle          ; work         ;
;    |conversorHex7Seg:display0|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display0                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display1|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display1                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display2|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display2                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display3|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display3                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display4|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display4                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display5|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display5                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display6|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display6                                                                             ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display7|               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|conversorHex7Seg:display7                                                                             ; conversorHex7Seg    ; work         ;
;    |edgeDetector:edgeDetector|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|edgeDetector:edgeDetector                                                                             ; edgeDetector        ; work         ;
;    |memoriaAll:memoria|                      ; 1703 (2)          ; 2048 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|memoriaAll:memoria                                                                                    ; memoriaAll          ; work         ;
;       |memoriaDeDados:memoria64k|            ; 1701 (1701)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|memoriaAll:memoria|memoriaDeDados:memoria64k                                                          ; memoriaDeDados      ; work         ;
;    |mipsFd:mipsFd|                           ; 326 (1)           ; 121 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd                                                                                         ; mipsFd              ; work         ;
;       |bancoRegistradores:bancoReg|          ; 73 (73)           ; 81 (81)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg                                                             ; bancoRegistradores  ; work         ;
;          |altsyncram:registrador_rtl_0|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0                                ; altsyncram          ; work         ;
;             |altsyncram_mcc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated ; altsyncram_mcc1     ; work         ;
;          |altsyncram:registrador_rtl_1|      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1                                ; altsyncram          ; work         ;
;             |altsyncram_mcc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated ; altsyncram_mcc1     ; work         ;
;       |memoriaDeInst:memoriaDeInst|          ; 19 (19)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|memoriaDeInst:memoriaDeInst                                                             ; memoriaDeInst       ; work         ;
;       |mux2:muxPc|                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|mux2:muxPc                                                                              ; mux2                ; work         ;
;       |mux2:muxRtRd|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|mux2:muxRtRd                                                                            ; mux2                ; work         ;
;       |mux2:muxUlaMem|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|mux2:muxUlaMem                                                                          ; mux2                ; work         ;
;       |registradorGenerico:PC|               ; 16 (16)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|registradorGenerico:PC                                                                  ; registradorGenerico ; work         ;
;       |somador:somadorBeq|                   ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|somador:somadorBeq                                                                      ; somador             ; work         ;
;       |somador:somadorPc|                    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|somador:somadorPc                                                                       ; somador             ; work         ;
;       |ulaMips:ula|                          ; 109 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|ulaMips:ula                                                                             ; ulaMips             ; work         ;
;          |mux2:Mux_B|                        ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|ulaMips:ula|mux2:Mux_B                                                                  ; mux2                ; work         ;
;          |ulinha:ULA|                        ; 74 (74)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsFd:mipsFd|ulaMips:ula|ulinha:ULA                                                                  ; ulinha              ; work         ;
;    |mipsUc:mipsUc|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mipsUc:mipsUc                                                                                         ; mipsUc              ; work         ;
;    |mux2:mux_clk|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipssingle|mux2:mux_clk                                                                                          ; mux2                ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+---------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                          ;
+---------------------------------------------------------------------------+-------------------------------------------------------------+
; mipsFd:mipsFd|registradorGenerico:PC|DOUT[0]                              ; Merged with mipsFd:mipsFd|registradorGenerico:PC|DOUT[1]    ;
; mipsFd:mipsFd|registradorGenerico:PC|DOUT[1]                              ; Stuck at GND due to stuck port data_in                      ;
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[0,6..8,10,14,15,20,22,24,30]  ; Stuck at GND due to stuck port data_in                      ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[4,8,9] ; Stuck at GND due to stuck port data_in                      ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[9,10]  ; Stuck at GND due to stuck port data_in                      ;
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[2,31]                         ; Merged with mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[26] ;
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[4,23]                         ; Merged with mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[28] ;
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[9,17,19,21,25,29]             ; Merged with mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[1]  ;
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[5]                            ; Merged with mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[13] ;
; Total Number of Removed Registers = 29                                    ;                                                             ;
+---------------------------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|Q[30] ; Stuck at GND              ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[9], ;
;                                                 ; due to stuck port data_in ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[9]  ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2170  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2048  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                           ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; Register Name                                                          ; RAM Name                                                    ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[0]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[1]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[2]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[3]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[4]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[5]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[6]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[7]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[8]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[9]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[10] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[11] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[12] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[13] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[14] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[15] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[16] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[17] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[18] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[19] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[20] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[21] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[22] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[23] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[24] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[25] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[26] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[27] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[28] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[29] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[30] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[31] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[32] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[33] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[34] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[35] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[36] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[37] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[38] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[39] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[40] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[41] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0_bypass[42] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[0]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[1]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[2]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[3]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[4]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[5]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[6]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[7]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[8]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[9]  ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[10] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[11] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[12] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[13] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[14] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[15] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[16] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[17] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[18] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[19] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[20] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[21] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[22] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[23] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[24] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[25] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[26] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[27] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[28] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[29] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[30] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[31] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[32] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[33] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[34] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[35] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[36] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[37] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[38] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[39] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[40] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[41] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1_bypass[42] ; mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1 ;
+------------------------------------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mipssingle|mipsFd:mipsFd|registradorGenerico:PC|DOUT[17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mipssingle|mipsFd:mipsFd|registradorGenerico:PC|DOUT[13]             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |mipssingle|mipsFd:mipsFd|ulaMips:ula|mux4:Mux_4|Mux13                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|DADO_R_REG1[2]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mipssingle|mipsFd:mipsFd|bancoRegistradores:bancoReg|DADO_R_REG2[28] ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |mipssingle|mipsFd:mipsFd|ulaMips:ula|mux2:Mux_B|Q[29]                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mipssingle|mipsFd:mipsFd|ulaMips:ula|mux2:Mux_B|Q[13]                ;
; 16:1               ; 9 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; No         ; |mipssingle|Mux4                                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; No         ; |mipssingle|Mux26                                                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |mipssingle|Mux15                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_clk ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; data_len       ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|registradorGenerico:PC ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|memoriaDeInst:memoriaDeInst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                ;
; addr_width     ; 6     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|ulaMips:ula|mux2:Mux_A ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_len       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|ulaMips:ula|mux2:Mux_B ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_len       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|shifterLeft2:shifter2_26 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; byte_width     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|shifterLeft2:shifter2_32 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; byte_width     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxPc ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; data_len       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxRtRd ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_len       ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxRtImm ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_len       ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxUlaMem ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_len       ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipsFd:mipsFd|mux2:muxBeq ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_len       ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display7" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display6" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display5" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display4" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display3" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display2" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display1" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display0" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; apaga    ; Input ; Info     ; Stuck at GND            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mipsFd:mipsFd|shifterLeft2:shifter2_26"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "mipsFd:mipsFd|somador:somadorPc" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; a[31..3] ; Input ; Info     ; Stuck at GND                  ;
; a[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; a[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mipsFd:mipsFd|ulaMips:ula|mux4:Mux_4" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; d[31..1] ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mipsFd:mipsFd|ulaMips:ula|ulinha:ULA"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mipsFd:mipsFd|registradorGenerico:PC" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 106                         ;
; cycloneiii_ff         ; 2170                        ;
;     CLR               ; 14                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 2048                        ;
;     plain             ; 92                          ;
; cycloneiii_lcell_comb ; 2273                        ;
;     arith             ; 57                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 2216                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 188                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 1905                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 14.67                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov  6 15:09:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipssingle -c mipssingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file edgeDetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: /home/raphacosta/mipssingle/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: /home/raphacosta/mipssingle/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: /home/raphacosta/mipssingle/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ulinha.vhd
    Info (12022): Found design unit 1: ulinha-ulinhaArch File: /home/raphacosta/mipssingle/ulinha.vhd Line: 22
    Info (12023): Found entity 1: ulinha File: /home/raphacosta/mipssingle/ulinha.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ulaUc.vhd
    Info (12022): Found design unit 1: ulaUc-ulaUcArch File: /home/raphacosta/mipssingle/ulaUc.vhd Line: 23
    Info (12023): Found entity 1: ulaUc File: /home/raphacosta/mipssingle/ulaUc.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ulaMips.vhd
    Info (12022): Found design unit 1: ulaMips-arch_mips File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 22
    Info (12023): Found entity 1: ulaMips File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-somadorArch File: /home/raphacosta/mipssingle/somador.vhd Line: 17
    Info (12023): Found entity 1: somador File: /home/raphacosta/mipssingle/somador.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifterLeft2.vhd
    Info (12022): Found design unit 1: shifterLeft2-shifterLeft2Arch File: /home/raphacosta/mipssingle/shifterLeft2.vhd Line: 19
    Info (12023): Found entity 1: shifterLeft2 File: /home/raphacosta/mipssingle/shifterLeft2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-registradorGenericoArch File: /home/raphacosta/mipssingle/registradorGenerico.vhd Line: 17
    Info (12023): Found entity 1: registradorGenerico File: /home/raphacosta/mipssingle/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux32-mux32Arch File: /home/raphacosta/mipssingle/mux32.vhd Line: 16
    Info (12023): Found entity 1: mux32 File: /home/raphacosta/mipssingle/mux32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-mux4Arch File: /home/raphacosta/mipssingle/mux4.vhd Line: 15
    Info (12023): Found entity 1: mux4 File: /home/raphacosta/mipssingle/mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-mux2Arch File: /home/raphacosta/mipssingle/mux2.vhd Line: 20
    Info (12023): Found entity 1: mux2 File: /home/raphacosta/mipssingle/mux2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mipsUc.vhd
    Info (12022): Found design unit 1: mipsUc-mipsUcArch File: /home/raphacosta/mipssingle/mipsUc.vhd Line: 29
    Info (12023): Found entity 1: mipsUc File: /home/raphacosta/mipssingle/mipsUc.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mipssingle.vhd
    Info (12022): Found design unit 1: mipssingle-mipssingleArch File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 20
    Info (12023): Found entity 1: mipssingle File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mipsFd.vhd
    Info (12022): Found design unit 1: mipsFd-mipsFdArch File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 43
    Info (12023): Found entity 1: mipsFd File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memoriaDeInst.vhd
    Info (12022): Found design unit 1: memoriaDeInst-memoriaDeInstArch File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 19
    Info (12023): Found entity 1: memoriaDeInst File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaDeDados.vhd
    Info (12022): Found design unit 1: memoriaDeDados-memoriaDeDadosArch File: /home/raphacosta/mipssingle/memoriaDeDados.vhd Line: 17
    Info (12023): Found entity 1: memoriaDeDados File: /home/raphacosta/mipssingle/memoriaDeDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaAll.vhd
    Info (12022): Found design unit 1: memoriaAll-memoriaAllArch File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 18
    Info (12023): Found entity 1: memoriaAll File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file extensorSinal.vhdl
    Info (12022): Found design unit 1: extensorSinal-extensorSinalArch File: /home/raphacosta/mipssingle/extensorSinal.vhdl Line: 15
    Info (12023): Found entity 1: extensorSinal File: /home/raphacosta/mipssingle/extensorSinal.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-decoderArch File: /home/raphacosta/mipssingle/decoder.vhd Line: 12
    Info (12023): Found entity 1: decoder File: /home/raphacosta/mipssingle/decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/raphacosta/mipssingle/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/raphacosta/mipssingle/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: /home/raphacosta/mipssingle/bancoRegistradores.vhd Line: 25
    Info (12023): Found entity 1: bancoRegistradores File: /home/raphacosta/mipssingle/bancoRegistradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tristate.vhd
    Info (12022): Found design unit 1: tristate-tristateArch File: /home/raphacosta/mipssingle/tristate.vhd Line: 13
    Info (12023): Found entity 1: tristate File: /home/raphacosta/mipssingle/tristate.vhd Line: 5
Info (12127): Elaborating entity "mipssingle" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at mipssingle.vhd(12): used explicit default value for signal "LEDR" because signal was never assigned a value File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
Warning (10540): VHDL Signal Declaration warning at mipssingle.vhd(13): used explicit default value for signal "LEDG" because signal was never assigned a value File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:edgeDetector" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 55
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux_clk" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 56
Info (12128): Elaborating entity "mipsUc" for hierarchy "mipsUc:mipsUc" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 60
Info (12128): Elaborating entity "mipsFd" for hierarchy "mipsFd:mipsFd" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 70
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "mipsFd:mipsFd|registradorGenerico:PC" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 66
Info (12128): Elaborating entity "memoriaDeInst" for hierarchy "mipsFd:mipsFd|memoriaDeInst:memoriaDeInst" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at memoriaDeInst.vhd(22): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 22
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "mipsFd:mipsFd|bancoRegistradores:bancoReg" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 68
Info (12128): Elaborating entity "ulaMips" for hierarchy "mipsFd:mipsFd|ulaMips:ula" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at ulaMips.vhd(27): object "z" assigned a value but never read File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 27
Info (12128): Elaborating entity "mux2" for hierarchy "mipsFd:mipsFd|ulaMips:ula|mux2:Mux_A" File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 33
Info (12128): Elaborating entity "ulinha" for hierarchy "mipsFd:mipsFd|ulaMips:ula|ulinha:ULA" File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 35
Info (12128): Elaborating entity "mux4" for hierarchy "mipsFd:mipsFd|ulaMips:ula|mux4:Mux_4" File: /home/raphacosta/mipssingle/ulaMips.vhd Line: 36
Info (12128): Elaborating entity "ulaUc" for hierarchy "mipsFd:mipsFd|ulaUc:ucUla" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 81
Info (12128): Elaborating entity "somador" for hierarchy "mipsFd:mipsFd|somador:somadorPc" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 83
Info (12128): Elaborating entity "extensorSinal" for hierarchy "mipsFd:mipsFd|extensorSinal:extensorSinal" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 86
Info (12128): Elaborating entity "shifterLeft2" for hierarchy "mipsFd:mipsFd|shifterLeft2:shifter2_26" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 88
Info (12128): Elaborating entity "mux2" for hierarchy "mipsFd:mipsFd|mux2:muxRtRd" File: /home/raphacosta/mipssingle/mipsFd.vhd Line: 92
Info (12128): Elaborating entity "memoriaAll" for hierarchy "memoriaAll:memoria" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 90
Info (12128): Elaborating entity "decoder" for hierarchy "memoriaAll:memoria|decoder:decoder" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 21
Info (12128): Elaborating entity "memoriaDeDados" for hierarchy "memoriaAll:memoria|memoriaDeDados:memoria64k" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 22
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:display0" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 102
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux2:mux_clk|Q[0] File: /home/raphacosta/mipssingle/mux2.vhd Line: 16
Warning (276020): Inferred RAM node "mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "memoriaAll:memoria|memoriaDeDados:memoria64k|content" is uninferred due to asynchronous read logic File: /home/raphacosta/mipssingle/memoriaDeDados.vhd Line: 20
    Info (276007): RAM logic "mipsFd:mipsFd|memoriaDeInst:memoriaDeInst|content" is uninferred due to asynchronous read logic File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 22
Warning (113028): 1 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/raphacosta/mipssingle/initROM.mif Line: 1
    Warning (113026): Memory Initialization File Address 63 is not initialized File: /home/raphacosta/mipssingle/initROM.mif Line: 1
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "/home/raphacosta/mipssingle/initDATAMEM.mif" -- truncated remaining initial content value to fit RAM
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mipsFd:mipsFd|bancoRegistradores:bancoReg|registrador_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0"
Info (12133): Instantiated megafunction "mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: /home/raphacosta/mipssingle/db/altsyncram_mcc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1"
Info (12133): Instantiated megafunction "mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 12
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "mipsFd:mipsFd|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM" File: /home/raphacosta/mipssingle/db/altsyncram_mcc1.tdf Line: 66
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/raphacosta/mipssingle/mipssingle.vhd Line: 10
Info (21057): Implemented 4391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 4221 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 1341 megabytes
    Info: Processing ended: Tue Nov  6 15:09:47 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


