/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [12:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [22:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[34] | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_10z[1] | celloutsig_0_12z) & celloutsig_0_9z);
  assign celloutsig_0_14z = celloutsig_0_13z[14] | celloutsig_0_0z;
  assign celloutsig_0_7z = ~(celloutsig_0_1z[2] ^ celloutsig_0_0z);
  assign celloutsig_1_9z = { celloutsig_1_7z[9:4], celloutsig_1_0z } + celloutsig_1_8z[9:3];
  assign celloutsig_0_26z = celloutsig_0_23z[10:0] + { celloutsig_0_25z[6:2], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[42:33] >= in_data[75:66];
  assign celloutsig_0_2z = { in_data[52:45], celloutsig_0_0z } >= { in_data[52:51], celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[38:33], celloutsig_0_5z } > { celloutsig_0_8z[5:2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_11z[3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z } && { celloutsig_0_11z[14:4], celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_13z[11:9] && { in_data[69], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_13z[12:3], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } && { celloutsig_0_13z[15:0], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_8z[7:5], celloutsig_0_20z } && { celloutsig_0_11z[3:2], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_6z = ! { in_data[125:117], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_11z[10:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_21z = ! celloutsig_0_13z[20:1];
  assign celloutsig_1_18z = celloutsig_1_10z[6] & ~(celloutsig_1_10z[0]);
  assign celloutsig_0_5z = in_data[2] & ~(celloutsig_0_3z);
  assign celloutsig_0_6z = celloutsig_0_1z[1] & ~(celloutsig_0_0z);
  assign celloutsig_0_17z = celloutsig_0_15z & ~(celloutsig_0_7z);
  assign celloutsig_0_33z = { celloutsig_0_1z[6:4], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_28z } != { in_data[33:25], celloutsig_0_17z };
  assign celloutsig_0_3z = { celloutsig_0_1z[6:5], celloutsig_0_1z } != in_data[92:84];
  assign celloutsig_1_7z = celloutsig_1_5z[11:2] | { celloutsig_1_1z[3:2], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[43:39], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } | { celloutsig_0_1z[5:4], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_10z[2:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z } | { in_data[37:22], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_28z = ^ { celloutsig_0_26z[10:9], celloutsig_0_14z };
  assign celloutsig_1_8z = { celloutsig_1_5z[3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_5z[8:0], celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[150:143] >> in_data[135:128];
  assign celloutsig_0_11z = { celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_10z[3:1], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_5z = { in_data[118:109], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[187:176];
  assign celloutsig_1_19z = celloutsig_1_11z[10:1] >>> celloutsig_1_8z;
  assign celloutsig_0_25z = { in_data[15:12], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_19z } >>> { in_data[14:7], celloutsig_0_18z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:2] - { celloutsig_1_1z[7:3], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } - { celloutsig_1_8z[3:0], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_32z = ~((celloutsig_0_23z[0] & celloutsig_0_15z) | celloutsig_0_1z[2]);
  assign celloutsig_1_0z = ~((in_data[155] & in_data[119]) | in_data[97]);
  always_latch
    if (!clkin_data[160]) celloutsig_1_3z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_3z = { in_data[151], celloutsig_1_1z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_4z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_4z = celloutsig_1_1z[7:1];
  always_latch
    if (clkin_data[160]) celloutsig_1_10z = 23'h000000;
    else if (!clkin_data[96]) celloutsig_1_10z = { celloutsig_1_5z[3:0], celloutsig_1_5z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_10z = { in_data[70:67], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[62:56];
  always_latch
    if (clkin_data[128]) celloutsig_0_23z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_23z = { celloutsig_0_11z[9:0], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_15z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
