###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       128398   # Number of WRITE/WRITEP commands
num_reads_done                 =       584906   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       446397   # Number of read row buffer hits
num_read_cmds                  =       584907   # Number of READ/READP commands
num_writes_done                =       128433   # Number of read requests issued
num_write_row_hits             =       101245   # Number of write row buffer hits
num_act_cmds                   =       166370   # Number of ACT commands
num_pre_cmds                   =       166340   # Number of PRE commands
num_ondemand_pres              =       142921   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377548   # Cyles of rank active rank.0
rank_active_cycles.1           =      9062306   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622452   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       937694   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       672552   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6693   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2689   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3659   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          839   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          563   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          642   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          860   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1021   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1111   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22865   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          224   # Write cmd latency (cycles)
write_latency[40-59]           =          325   # Write cmd latency (cycles)
write_latency[60-79]           =          649   # Write cmd latency (cycles)
write_latency[80-99]           =         1336   # Write cmd latency (cycles)
write_latency[100-119]         =         2390   # Write cmd latency (cycles)
write_latency[120-139]         =         3843   # Write cmd latency (cycles)
write_latency[140-159]         =         5329   # Write cmd latency (cycles)
write_latency[160-179]         =         6230   # Write cmd latency (cycles)
write_latency[180-199]         =         6417   # Write cmd latency (cycles)
write_latency[200-]            =       101650   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       226948   # Read request latency (cycles)
read_latency[40-59]            =        73421   # Read request latency (cycles)
read_latency[60-79]            =        89793   # Read request latency (cycles)
read_latency[80-99]            =        37305   # Read request latency (cycles)
read_latency[100-119]          =        27520   # Read request latency (cycles)
read_latency[120-139]          =        21902   # Read request latency (cycles)
read_latency[140-159]          =        13011   # Read request latency (cycles)
read_latency[160-179]          =         9661   # Read request latency (cycles)
read_latency[180-199]          =         7660   # Read request latency (cycles)
read_latency[200-]             =        77681   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.40963e+08   # Write energy
read_energy                    =  2.35835e+09   # Read energy
act_energy                     =  4.55188e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98777e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.50093e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85159e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65488e+09   # Active standby energy rank.1
average_read_latency           =      114.768   # Average read request latency (cycles)
average_interarrival           =      14.0155   # Average request interarrival latency (cycles)
total_energy                   =  1.64145e+10   # Total energy (pJ)
average_power                  =      1641.45   # Average power (mW)
average_bandwidth              =      6.08716   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       141608   # Number of WRITE/WRITEP commands
num_reads_done                 =       589227   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       440816   # Number of read row buffer hits
num_read_cmds                  =       589228   # Number of READ/READP commands
num_writes_done                =       141675   # Number of read requests issued
num_write_row_hits             =       105688   # Number of write row buffer hits
num_act_cmds                   =       185055   # Number of ACT commands
num_pre_cmds                   =       185024   # Number of PRE commands
num_ondemand_pres              =       161486   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9198029   # Cyles of rank active rank.0
rank_active_cycles.1           =      9180352   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       801971   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       819648   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       689872   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6929   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2718   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3584   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          789   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          515   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          662   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          898   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1000   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1157   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22807   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          237   # Write cmd latency (cycles)
write_latency[40-59]           =          390   # Write cmd latency (cycles)
write_latency[60-79]           =          683   # Write cmd latency (cycles)
write_latency[80-99]           =         1506   # Write cmd latency (cycles)
write_latency[100-119]         =         2669   # Write cmd latency (cycles)
write_latency[120-139]         =         4549   # Write cmd latency (cycles)
write_latency[140-159]         =         6336   # Write cmd latency (cycles)
write_latency[160-179]         =         7449   # Write cmd latency (cycles)
write_latency[180-199]         =         7755   # Write cmd latency (cycles)
write_latency[200-]            =       110026   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       222854   # Read request latency (cycles)
read_latency[40-59]            =        73410   # Read request latency (cycles)
read_latency[60-79]            =        95499   # Read request latency (cycles)
read_latency[80-99]            =        38871   # Read request latency (cycles)
read_latency[100-119]          =        28668   # Read request latency (cycles)
read_latency[120-139]          =        22914   # Read request latency (cycles)
read_latency[140-159]          =        12990   # Read request latency (cycles)
read_latency[160-179]          =         9649   # Read request latency (cycles)
read_latency[180-199]          =         7529   # Read request latency (cycles)
read_latency[200-]             =        76843   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.06907e+08   # Write energy
read_energy                    =  2.37577e+09   # Read energy
act_energy                     =   5.0631e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.84946e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.93431e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73957e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72854e+09   # Active standby energy rank.1
average_read_latency           =      113.733   # Average read request latency (cycles)
average_interarrival           =      13.6812   # Average request interarrival latency (cycles)
total_energy                   =  1.65401e+10   # Total energy (pJ)
average_power                  =      1654.01   # Average power (mW)
average_bandwidth              =      6.23703   # Average bandwidth
