
Screw_counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080027c0  080027c0  000127c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800284c  0800284c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800284c  0800284c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800284c  0800284c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800284c  0800284c  0001284c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002850  08002850  00012850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002854  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000070  080028c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  080028c4  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000809f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001717  00000000  00000000  00028138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d0  00000000  00000000  00029850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000908  00000000  00000000  0002a220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ae3  00000000  00000000  0002ab28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a42b  00000000  00000000  0004260b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088318  00000000  00000000  0004ca36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d4d4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c20  00000000  00000000  000d4da0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080027a8 	.word	0x080027a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080027a8 	.word	0x080027a8

0800014c <Delay_us>:
/* Biến đếm */
static int16_t screw_set_count = 0;

/* Sử dụng delay trong ngắt timer 2*/
void Delay_us(uint16_t t)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8000156:	4b08      	ldr	r3, [pc, #32]	; (8000178 <Delay_us+0x2c>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	2200      	movs	r2, #0
 800015c:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim2)<t);
 800015e:	bf00      	nop
 8000160:	4b05      	ldr	r3, [pc, #20]	; (8000178 <Delay_us+0x2c>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	429a      	cmp	r2, r3
 800016a:	d3f9      	bcc.n	8000160 <Delay_us+0x14>
}
 800016c:	bf00      	nop
 800016e:	bf00      	nop
 8000170:	370c      	adds	r7, #12
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000008c 	.word	0x2000008c

0800017c <Delay_ms>:
void Delay_ms(uint32_t t)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b084      	sub	sp, #16
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i<1000;i++)
 8000184:	2300      	movs	r3, #0
 8000186:	60fb      	str	r3, [r7, #12]
 8000188:	e007      	b.n	800019a <Delay_ms+0x1e>
		Delay_us(t);
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	b29b      	uxth	r3, r3
 800018e:	4618      	mov	r0, r3
 8000190:	f7ff ffdc 	bl	800014c <Delay_us>
	for(uint32_t i = 0; i<1000;i++)
 8000194:	68fb      	ldr	r3, [r7, #12]
 8000196:	3301      	adds	r3, #1
 8000198:	60fb      	str	r3, [r7, #12]
 800019a:	68fb      	ldr	r3, [r7, #12]
 800019c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001a0:	d3f3      	bcc.n	800018a <Delay_ms+0xe>
}
 80001a2:	bf00      	nop
 80001a4:	bf00      	nop
 80001a6:	3710      	adds	r7, #16
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}

080001ac <HAL_GPIO_EXTI_Callback>:
/* Thực hiện ngắt */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	4603      	mov	r3, r0
 80001b4:	80fb      	strh	r3, [r7, #6]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001b6:	b672      	cpsid	i
}
 80001b8:	bf00      	nop
	__disable_irq();
	Delay_ms(1);
 80001ba:	2001      	movs	r0, #1
 80001bc:	f7ff ffde 	bl	800017c <Delay_ms>

	if(GPIO_Pin == CLK_EN_Pin && checkturnedCW == false)
 80001c0:	88fb      	ldrh	r3, [r7, #6]
 80001c2:	2b08      	cmp	r3, #8
 80001c4:	d118      	bne.n	80001f8 <HAL_GPIO_EXTI_Callback+0x4c>
 80001c6:	4b39      	ldr	r3, [pc, #228]	; (80002ac <HAL_GPIO_EXTI_Callback+0x100>)
 80001c8:	781b      	ldrb	r3, [r3, #0]
 80001ca:	b2db      	uxtb	r3, r3
 80001cc:	f083 0301 	eor.w	r3, r3, #1
 80001d0:	b2db      	uxtb	r3, r3
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d010      	beq.n	80001f8 <HAL_GPIO_EXTI_Callback+0x4c>
	{
		if(HAL_GPIO_ReadPin(DT_EN_GPIO_Port, DT_EN_Pin	) == 1 && HAL_GPIO_ReadPin(CLK_EN_GPIO_Port, CLK_EN_Pin) == 0)
 80001d6:	2110      	movs	r1, #16
 80001d8:	4835      	ldr	r0, [pc, #212]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 80001da:	f000 fdcf 	bl	8000d7c <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b01      	cmp	r3, #1
 80001e2:	d109      	bne.n	80001f8 <HAL_GPIO_EXTI_Callback+0x4c>
 80001e4:	2108      	movs	r1, #8
 80001e6:	4832      	ldr	r0, [pc, #200]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 80001e8:	f000 fdc8 	bl	8000d7c <HAL_GPIO_ReadPin>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d102      	bne.n	80001f8 <HAL_GPIO_EXTI_Callback+0x4c>
			checkturnedCW = true;
 80001f2:	4b2e      	ldr	r3, [pc, #184]	; (80002ac <HAL_GPIO_EXTI_Callback+0x100>)
 80001f4:	2201      	movs	r2, #1
 80001f6:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == DT_EN_Pin && checkturnedCW == true)
 80001f8:	88fb      	ldrh	r3, [r7, #6]
 80001fa:	2b10      	cmp	r3, #16
 80001fc:	d118      	bne.n	8000230 <HAL_GPIO_EXTI_Callback+0x84>
 80001fe:	4b2b      	ldr	r3, [pc, #172]	; (80002ac <HAL_GPIO_EXTI_Callback+0x100>)
 8000200:	781b      	ldrb	r3, [r3, #0]
 8000202:	b2db      	uxtb	r3, r3
 8000204:	2b00      	cmp	r3, #0
 8000206:	d013      	beq.n	8000230 <HAL_GPIO_EXTI_Callback+0x84>
	{
		if(HAL_GPIO_ReadPin(DT_EN_GPIO_Port, DT_EN_Pin) == 0 && HAL_GPIO_ReadPin(CLK_EN_GPIO_Port, CLK_EN_Pin) == 0)
 8000208:	2110      	movs	r1, #16
 800020a:	4829      	ldr	r0, [pc, #164]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 800020c:	f000 fdb6 	bl	8000d7c <HAL_GPIO_ReadPin>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d10c      	bne.n	8000230 <HAL_GPIO_EXTI_Callback+0x84>
 8000216:	2108      	movs	r1, #8
 8000218:	4825      	ldr	r0, [pc, #148]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 800021a:	f000 fdaf 	bl	8000d7c <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	2b00      	cmp	r3, #0
 8000222:	d105      	bne.n	8000230 <HAL_GPIO_EXTI_Callback+0x84>
		{
			turnedCW = true;
 8000224:	4b23      	ldr	r3, [pc, #140]	; (80002b4 <HAL_GPIO_EXTI_Callback+0x108>)
 8000226:	2201      	movs	r2, #1
 8000228:	701a      	strb	r2, [r3, #0]
			checkturnedCW = false;
 800022a:	4b20      	ldr	r3, [pc, #128]	; (80002ac <HAL_GPIO_EXTI_Callback+0x100>)
 800022c:	2200      	movs	r2, #0
 800022e:	701a      	strb	r2, [r3, #0]
		}
	}


	if(GPIO_Pin == DT_EN_Pin && checkturnedCCW == false)
 8000230:	88fb      	ldrh	r3, [r7, #6]
 8000232:	2b10      	cmp	r3, #16
 8000234:	d118      	bne.n	8000268 <HAL_GPIO_EXTI_Callback+0xbc>
 8000236:	4b20      	ldr	r3, [pc, #128]	; (80002b8 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	b2db      	uxtb	r3, r3
 800023c:	f083 0301 	eor.w	r3, r3, #1
 8000240:	b2db      	uxtb	r3, r3
 8000242:	2b00      	cmp	r3, #0
 8000244:	d010      	beq.n	8000268 <HAL_GPIO_EXTI_Callback+0xbc>
	{
		if(HAL_GPIO_ReadPin(DT_EN_GPIO_Port, DT_EN_Pin) == 0 && HAL_GPIO_ReadPin(CLK_EN_GPIO_Port, CLK_EN_Pin) == 1)
 8000246:	2110      	movs	r1, #16
 8000248:	4819      	ldr	r0, [pc, #100]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 800024a:	f000 fd97 	bl	8000d7c <HAL_GPIO_ReadPin>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d109      	bne.n	8000268 <HAL_GPIO_EXTI_Callback+0xbc>
 8000254:	2108      	movs	r1, #8
 8000256:	4816      	ldr	r0, [pc, #88]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 8000258:	f000 fd90 	bl	8000d7c <HAL_GPIO_ReadPin>
 800025c:	4603      	mov	r3, r0
 800025e:	2b01      	cmp	r3, #1
 8000260:	d102      	bne.n	8000268 <HAL_GPIO_EXTI_Callback+0xbc>
			checkturnedCCW = true;
 8000262:	4b15      	ldr	r3, [pc, #84]	; (80002b8 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000264:	2201      	movs	r2, #1
 8000266:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == CLK_EN_Pin && checkturnedCCW == true)
 8000268:	88fb      	ldrh	r3, [r7, #6]
 800026a:	2b08      	cmp	r3, #8
 800026c:	d118      	bne.n	80002a0 <HAL_GPIO_EXTI_Callback+0xf4>
 800026e:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	b2db      	uxtb	r3, r3
 8000274:	2b00      	cmp	r3, #0
 8000276:	d013      	beq.n	80002a0 <HAL_GPIO_EXTI_Callback+0xf4>
	{
		if(HAL_GPIO_ReadPin(DT_EN_GPIO_Port, DT_EN_Pin) == 0 && HAL_GPIO_ReadPin(CLK_EN_GPIO_Port, CLK_EN_Pin) == 0)
 8000278:	2110      	movs	r1, #16
 800027a:	480d      	ldr	r0, [pc, #52]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 800027c:	f000 fd7e 	bl	8000d7c <HAL_GPIO_ReadPin>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d10c      	bne.n	80002a0 <HAL_GPIO_EXTI_Callback+0xf4>
 8000286:	2108      	movs	r1, #8
 8000288:	4809      	ldr	r0, [pc, #36]	; (80002b0 <HAL_GPIO_EXTI_Callback+0x104>)
 800028a:	f000 fd77 	bl	8000d7c <HAL_GPIO_ReadPin>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d105      	bne.n	80002a0 <HAL_GPIO_EXTI_Callback+0xf4>
		{
			turnedCCW = true;
 8000294:	4b09      	ldr	r3, [pc, #36]	; (80002bc <HAL_GPIO_EXTI_Callback+0x110>)
 8000296:	2201      	movs	r2, #1
 8000298:	701a      	strb	r2, [r3, #0]
			checkturnedCCW = false;
 800029a:	4b07      	ldr	r3, [pc, #28]	; (80002b8 <HAL_GPIO_EXTI_Callback+0x10c>)
 800029c:	2200      	movs	r2, #0
 800029e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80002a0:	b662      	cpsie	i
}
 80002a2:	bf00      	nop
		}
	}
	__enable_irq();
}
 80002a4:	bf00      	nop
 80002a6:	3708      	adds	r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	200000d5 	.word	0x200000d5
 80002b0:	40010800 	.word	0x40010800
 80002b4:	200000d4 	.word	0x200000d4
 80002b8:	200000d7 	.word	0x200000d7
 80002bc:	200000d6 	.word	0x200000d6

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b5b0      	push	{r4, r5, r7, lr}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	hc595_t conf={
 80002c6:	4b2e      	ldr	r3, [pc, #184]	; (8000380 <main+0xc0>)
 80002c8:	463c      	mov	r4, r7
 80002ca:	461d      	mov	r5, r3
 80002cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80002d4:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d8:	f000 fa38 	bl	800074c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002dc:	f000 f85a 	bl	8000394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e0:	f000 f8ea 	bl	80004b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80002e4:	f000 f89c 	bl	8000420 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Khởi động timer 2*/
  HAL_TIM_Base_Start(&htim2);
 80002e8:	4826      	ldr	r0, [pc, #152]	; (8000384 <main+0xc4>)
 80002ea:	f001 f9c7 	bl	800167c <HAL_TIM_Base_Start>
  hc595_int(&conf);
 80002ee:	463b      	mov	r3, r7
 80002f0:	4618      	mov	r0, r3
 80002f2:	f001 fc27 	bl	8001b44 <hc595_int>
  lcd_Init();
 80002f6:	f001 fd3f 	bl	8001d78 <lcd_Init>
  screw_Set_Show(screw_set_count);
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <main+0xc8>)
 80002fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000300:	4618      	mov	r0, r3
 8000302:	f001 fd8b 	bl	8001e1c <screw_Set_Show>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(turnedCW == true)
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <main+0xcc>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2b00      	cmp	r3, #0
 800030e:	d013      	beq.n	8000338 <main+0x78>
	  {
		screw_set_count++;
 8000310:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <main+0xc8>)
 8000312:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000316:	b29b      	uxth	r3, r3
 8000318:	3301      	adds	r3, #1
 800031a:	b29b      	uxth	r3, r3
 800031c:	b21a      	sxth	r2, r3
 800031e:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <main+0xc8>)
 8000320:	801a      	strh	r2, [r3, #0]
		lcd_Clear();
 8000322:	f001 fd00 	bl	8001d26 <lcd_Clear>
		screw_Set_Show(screw_set_count);
 8000326:	4b18      	ldr	r3, [pc, #96]	; (8000388 <main+0xc8>)
 8000328:	f9b3 3000 	ldrsh.w	r3, [r3]
 800032c:	4618      	mov	r0, r3
 800032e:	f001 fd75 	bl	8001e1c <screw_Set_Show>
		turnedCW = false;
 8000332:	4b16      	ldr	r3, [pc, #88]	; (800038c <main+0xcc>)
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]
	  }
	  if(turnedCCW == true)
 8000338:	4b15      	ldr	r3, [pc, #84]	; (8000390 <main+0xd0>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	b2db      	uxtb	r3, r3
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0e1      	beq.n	8000306 <main+0x46>
	  {
		screw_set_count--;
 8000342:	4b11      	ldr	r3, [pc, #68]	; (8000388 <main+0xc8>)
 8000344:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000348:	b29b      	uxth	r3, r3
 800034a:	3b01      	subs	r3, #1
 800034c:	b29b      	uxth	r3, r3
 800034e:	b21a      	sxth	r2, r3
 8000350:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <main+0xc8>)
 8000352:	801a      	strh	r2, [r3, #0]
		if(screw_set_count > -1)
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <main+0xc8>)
 8000356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800035a:	2b00      	cmp	r3, #0
 800035c:	db08      	blt.n	8000370 <main+0xb0>
		{
			lcd_Clear();
 800035e:	f001 fce2 	bl	8001d26 <lcd_Clear>
			screw_Set_Show(screw_set_count);
 8000362:	4b09      	ldr	r3, [pc, #36]	; (8000388 <main+0xc8>)
 8000364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000368:	4618      	mov	r0, r3
 800036a:	f001 fd57 	bl	8001e1c <screw_Set_Show>
 800036e:	e002      	b.n	8000376 <main+0xb6>
		}
		else
			screw_set_count = 0;
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <main+0xc8>)
 8000372:	2200      	movs	r2, #0
 8000374:	801a      	strh	r2, [r3, #0]
		turnedCCW = false;
 8000376:	4b06      	ldr	r3, [pc, #24]	; (8000390 <main+0xd0>)
 8000378:	2200      	movs	r2, #0
 800037a:	701a      	strb	r2, [r3, #0]
	  if(turnedCW == true)
 800037c:	e7c3      	b.n	8000306 <main+0x46>
 800037e:	bf00      	nop
 8000380:	080027c0 	.word	0x080027c0
 8000384:	2000008c 	.word	0x2000008c
 8000388:	200000d8 	.word	0x200000d8
 800038c:	200000d4 	.word	0x200000d4
 8000390:	200000d6 	.word	0x200000d6

08000394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b090      	sub	sp, #64	; 0x40
 8000398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039a:	f107 0318 	add.w	r3, r7, #24
 800039e:	2228      	movs	r2, #40	; 0x28
 80003a0:	2100      	movs	r1, #0
 80003a2:	4618      	mov	r0, r3
 80003a4:	f001 fd7e 	bl	8001ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
 80003b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b6:	2301      	movs	r3, #1
 80003b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c4:	2301      	movs	r3, #1
 80003c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c8:	2302      	movs	r3, #2
 80003ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003d2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d8:	f107 0318 	add.w	r3, r7, #24
 80003dc:	4618      	mov	r0, r3
 80003de:	f000 fd15 	bl	8000e0c <HAL_RCC_OscConfig>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003e8:	f000 f8c4 	bl	8000574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ec:	230f      	movs	r3, #15
 80003ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003f0:	2302      	movs	r3, #2
 80003f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f4:	2300      	movs	r3, #0
 80003f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2102      	movs	r1, #2
 8000406:	4618      	mov	r0, r3
 8000408:	f000 ff82 	bl	8001310 <HAL_RCC_ClockConfig>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000412:	f000 f8af 	bl	8000574 <Error_Handler>
  }
}
 8000416:	bf00      	nop
 8000418:	3740      	adds	r7, #64	; 0x40
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000426:	f107 0308 	add.w	r3, r7, #8
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	605a      	str	r2, [r3, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000434:	463b      	mov	r3, r7
 8000436:	2200      	movs	r2, #0
 8000438:	601a      	str	r2, [r3, #0]
 800043a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800043c:	4b1d      	ldr	r3, [pc, #116]	; (80004b4 <MX_TIM2_Init+0x94>)
 800043e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000442:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000444:	4b1b      	ldr	r3, [pc, #108]	; (80004b4 <MX_TIM2_Init+0x94>)
 8000446:	2247      	movs	r2, #71	; 0x47
 8000448:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800044a:	4b1a      	ldr	r3, [pc, #104]	; (80004b4 <MX_TIM2_Init+0x94>)
 800044c:	2200      	movs	r2, #0
 800044e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000450:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <MX_TIM2_Init+0x94>)
 8000452:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000456:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000458:	4b16      	ldr	r3, [pc, #88]	; (80004b4 <MX_TIM2_Init+0x94>)
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800045e:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <MX_TIM2_Init+0x94>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000464:	4813      	ldr	r0, [pc, #76]	; (80004b4 <MX_TIM2_Init+0x94>)
 8000466:	f001 f8b9 	bl	80015dc <HAL_TIM_Base_Init>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000470:	f000 f880 	bl	8000574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000478:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	4619      	mov	r1, r3
 8000480:	480c      	ldr	r0, [pc, #48]	; (80004b4 <MX_TIM2_Init+0x94>)
 8000482:	f001 f945 	bl	8001710 <HAL_TIM_ConfigClockSource>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800048c:	f000 f872 	bl	8000574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000490:	2300      	movs	r3, #0
 8000492:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000494:	2300      	movs	r3, #0
 8000496:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	4619      	mov	r1, r3
 800049c:	4805      	ldr	r0, [pc, #20]	; (80004b4 <MX_TIM2_Init+0x94>)
 800049e:	f001 faf3 	bl	8001a88 <HAL_TIMEx_MasterConfigSynchronization>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80004a8:	f000 f864 	bl	8000574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004ac:	bf00      	nop
 80004ae:	3718      	adds	r7, #24
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	2000008c 	.word	0x2000008c

080004b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004be:	f107 0308 	add.w	r3, r7, #8
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004cc:	4b26      	ldr	r3, [pc, #152]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a25      	ldr	r2, [pc, #148]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004d2:	f043 0320 	orr.w	r3, r3, #32
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b23      	ldr	r3, [pc, #140]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f003 0320 	and.w	r3, r3, #32
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e4:	4b20      	ldr	r3, [pc, #128]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	4a1f      	ldr	r2, [pc, #124]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004ea:	f043 0304 	orr.w	r3, r3, #4
 80004ee:	6193      	str	r3, [r2, #24]
 80004f0:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <MX_GPIO_Init+0xb0>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	f003 0304 	and.w	r3, r3, #4
 80004f8:	603b      	str	r3, [r7, #0]
 80004fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Clock_Pin|Latch_Pin|Data_Pin, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8000502:	481a      	ldr	r0, [pc, #104]	; (800056c <MX_GPIO_Init+0xb4>)
 8000504:	f000 fc51 	bl	8000daa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLK_EN_Pin DT_EN_Pin */
  GPIO_InitStruct.Pin = CLK_EN_Pin|DT_EN_Pin;
 8000508:	2318      	movs	r3, #24
 800050a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800050c:	4b18      	ldr	r3, [pc, #96]	; (8000570 <MX_GPIO_Init+0xb8>)
 800050e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000510:	2301      	movs	r3, #1
 8000512:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	f107 0308 	add.w	r3, r7, #8
 8000518:	4619      	mov	r1, r3
 800051a:	4814      	ldr	r0, [pc, #80]	; (800056c <MX_GPIO_Init+0xb4>)
 800051c:	f000 faaa 	bl	8000a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : Clock_Pin Latch_Pin Data_Pin */
  GPIO_InitStruct.Pin = Clock_Pin|Latch_Pin|Data_Pin;
 8000520:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 8000524:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800052e:	2303      	movs	r3, #3
 8000530:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000532:	f107 0308 	add.w	r3, r7, #8
 8000536:	4619      	mov	r1, r3
 8000538:	480c      	ldr	r0, [pc, #48]	; (800056c <MX_GPIO_Init+0xb4>)
 800053a:	f000 fa9b 	bl	8000a74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800053e:	2200      	movs	r2, #0
 8000540:	2100      	movs	r1, #0
 8000542:	2009      	movs	r0, #9
 8000544:	f000 fa5f 	bl	8000a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000548:	2009      	movs	r0, #9
 800054a:	f000 fa78 	bl	8000a3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800054e:	2200      	movs	r2, #0
 8000550:	2100      	movs	r1, #0
 8000552:	200a      	movs	r0, #10
 8000554:	f000 fa57 	bl	8000a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000558:	200a      	movs	r0, #10
 800055a:	f000 fa70 	bl	8000a3e <HAL_NVIC_EnableIRQ>

}
 800055e:	bf00      	nop
 8000560:	3718      	adds	r7, #24
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000
 800056c:	40010800 	.word	0x40010800
 8000570:	10210000 	.word	0x10210000

08000574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000578:	b672      	cpsid	i
}
 800057a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800057c:	e7fe      	b.n	800057c <Error_Handler+0x8>
	...

08000580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000586:	4b15      	ldr	r3, [pc, #84]	; (80005dc <HAL_MspInit+0x5c>)
 8000588:	699b      	ldr	r3, [r3, #24]
 800058a:	4a14      	ldr	r2, [pc, #80]	; (80005dc <HAL_MspInit+0x5c>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6193      	str	r3, [r2, #24]
 8000592:	4b12      	ldr	r3, [pc, #72]	; (80005dc <HAL_MspInit+0x5c>)
 8000594:	699b      	ldr	r3, [r3, #24]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800059e:	4b0f      	ldr	r3, [pc, #60]	; (80005dc <HAL_MspInit+0x5c>)
 80005a0:	69db      	ldr	r3, [r3, #28]
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_MspInit+0x5c>)
 80005a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005a8:	61d3      	str	r3, [r2, #28]
 80005aa:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <HAL_MspInit+0x5c>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <HAL_MspInit+0x60>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <HAL_MspInit+0x60>)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d2:	bf00      	nop
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010000 	.word	0x40010000

080005e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005f4:	d10b      	bne.n	800060e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <HAL_TIM_Base_MspInit+0x34>)
 80005f8:	69db      	ldr	r3, [r3, #28]
 80005fa:	4a07      	ldr	r2, [pc, #28]	; (8000618 <HAL_TIM_Base_MspInit+0x34>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	61d3      	str	r3, [r2, #28]
 8000602:	4b05      	ldr	r3, [pc, #20]	; (8000618 <HAL_TIM_Base_MspInit+0x34>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800060e:	bf00      	nop
 8000610:	3714      	adds	r7, #20
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	40021000 	.word	0x40021000

0800061c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000620:	e7fe      	b.n	8000620 <NMI_Handler+0x4>

08000622 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000626:	e7fe      	b.n	8000626 <HardFault_Handler+0x4>

08000628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800062c:	e7fe      	b.n	800062c <MemManage_Handler+0x4>

0800062e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800062e:	b480      	push	{r7}
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000632:	e7fe      	b.n	8000632 <BusFault_Handler+0x4>

08000634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000638:	e7fe      	b.n	8000638 <UsageFault_Handler+0x4>

0800063a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr

08000646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr

08000652 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000652:	b480      	push	{r7}
 8000654:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr

0800065e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000662:	f000 f8b9 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}

0800066a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLK_EN_Pin);
 800066e:	2008      	movs	r0, #8
 8000670:	f000 fbb4 	bl	8000ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}

08000678 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DT_EN_Pin);
 800067c:	2010      	movs	r0, #16
 800067e:	f000 fbad 	bl	8000ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000690:	4a14      	ldr	r2, [pc, #80]	; (80006e4 <_sbrk+0x5c>)
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <_sbrk+0x60>)
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800069c:	4b13      	ldr	r3, [pc, #76]	; (80006ec <_sbrk+0x64>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d102      	bne.n	80006aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <_sbrk+0x64>)
 80006a6:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <_sbrk+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <_sbrk+0x64>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4413      	add	r3, r2
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d207      	bcs.n	80006c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006b8:	f001 fbca 	bl	8001e50 <__errno>
 80006bc:	4603      	mov	r3, r0
 80006be:	220c      	movs	r2, #12
 80006c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006c6:	e009      	b.n	80006dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006c8:	4b08      	ldr	r3, [pc, #32]	; (80006ec <_sbrk+0x64>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ce:	4b07      	ldr	r3, [pc, #28]	; (80006ec <_sbrk+0x64>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4413      	add	r3, r2
 80006d6:	4a05      	ldr	r2, [pc, #20]	; (80006ec <_sbrk+0x64>)
 80006d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006da:	68fb      	ldr	r3, [r7, #12]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20005000 	.word	0x20005000
 80006e8:	00000400 	.word	0x00000400
 80006ec:	200000dc 	.word	0x200000dc
 80006f0:	200000f8 	.word	0x200000f8

080006f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr

08000700 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000700:	480c      	ldr	r0, [pc, #48]	; (8000734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000702:	490d      	ldr	r1, [pc, #52]	; (8000738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000708:	e002      	b.n	8000710 <LoopCopyDataInit>

0800070a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800070c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800070e:	3304      	adds	r3, #4

08000710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000714:	d3f9      	bcc.n	800070a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000716:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000718:	4c0a      	ldr	r4, [pc, #40]	; (8000744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800071a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800071c:	e001      	b.n	8000722 <LoopFillZerobss>

0800071e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800071e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000720:	3204      	adds	r2, #4

08000722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000724:	d3fb      	bcc.n	800071e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000726:	f7ff ffe5 	bl	80006f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800072a:	f001 fb97 	bl	8001e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800072e:	f7ff fdc7 	bl	80002c0 <main>
  bx lr
 8000732:	4770      	bx	lr
  ldr r0, =_sdata
 8000734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000738:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800073c:	08002854 	.word	0x08002854
  ldr r2, =_sbss
 8000740:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000744:	200000f8 	.word	0x200000f8

08000748 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000748:	e7fe      	b.n	8000748 <ADC1_2_IRQHandler>
	...

0800074c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000750:	4b08      	ldr	r3, [pc, #32]	; (8000774 <HAL_Init+0x28>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a07      	ldr	r2, [pc, #28]	; (8000774 <HAL_Init+0x28>)
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800075c:	2003      	movs	r0, #3
 800075e:	f000 f947 	bl	80009f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000762:	200f      	movs	r0, #15
 8000764:	f000 f808 	bl	8000778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000768:	f7ff ff0a 	bl	8000580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800076c:	2300      	movs	r3, #0
}
 800076e:	4618      	mov	r0, r3
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40022000 	.word	0x40022000

08000778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <HAL_InitTick+0x54>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_InitTick+0x58>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	4619      	mov	r1, r3
 800078a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800078e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000792:	fbb2 f3f3 	udiv	r3, r2, r3
 8000796:	4618      	mov	r0, r3
 8000798:	f000 f95f 	bl	8000a5a <HAL_SYSTICK_Config>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e00e      	b.n	80007c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2b0f      	cmp	r3, #15
 80007aa:	d80a      	bhi.n	80007c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ac:	2200      	movs	r2, #0
 80007ae:	6879      	ldr	r1, [r7, #4]
 80007b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007b4:	f000 f927 	bl	8000a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b8:	4a06      	ldr	r2, [pc, #24]	; (80007d4 <HAL_InitTick+0x5c>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007be:	2300      	movs	r3, #0
 80007c0:	e000      	b.n	80007c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007c2:	2301      	movs	r3, #1
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000008 	.word	0x20000008
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x1c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <HAL_IncTick+0x20>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	4a03      	ldr	r2, [pc, #12]	; (80007f8 <HAL_IncTick+0x20>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	20000008 	.word	0x20000008
 80007f8:	200000e0 	.word	0x200000e0

080007fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b02      	ldr	r3, [pc, #8]	; (800080c <HAL_GetTick+0x10>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	4618      	mov	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr
 800080c:	200000e0 	.word	0x200000e0

08000810 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000818:	f7ff fff0 	bl	80007fc <HAL_GetTick>
 800081c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000828:	d005      	beq.n	8000836 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800082a:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <HAL_Delay+0x44>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	461a      	mov	r2, r3
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	4413      	add	r3, r2
 8000834:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000836:	bf00      	nop
 8000838:	f7ff ffe0 	bl	80007fc <HAL_GetTick>
 800083c:	4602      	mov	r2, r0
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	429a      	cmp	r2, r3
 8000846:	d8f7      	bhi.n	8000838 <HAL_Delay+0x28>
  {
  }
}
 8000848:	bf00      	nop
 800084a:	bf00      	nop
 800084c:	3710      	adds	r7, #16
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000008 	.word	0x20000008

08000858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000868:	4b0c      	ldr	r3, [pc, #48]	; (800089c <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800086e:	68ba      	ldr	r2, [r7, #8]
 8000870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000874:	4013      	ands	r3, r2
 8000876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800088a:	4a04      	ldr	r2, [pc, #16]	; (800089c <__NVIC_SetPriorityGrouping+0x44>)
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	60d3      	str	r3, [r2, #12]
}
 8000890:	bf00      	nop
 8000892:	3714      	adds	r7, #20
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a4:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <__NVIC_GetPriorityGrouping+0x18>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	0a1b      	lsrs	r3, r3, #8
 80008aa:	f003 0307 	and.w	r3, r3, #7
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	db0b      	blt.n	80008e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	f003 021f 	and.w	r2, r3, #31
 80008d4:	4906      	ldr	r1, [pc, #24]	; (80008f0 <__NVIC_EnableIRQ+0x34>)
 80008d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008da:	095b      	lsrs	r3, r3, #5
 80008dc:	2001      	movs	r0, #1
 80008de:	fa00 f202 	lsl.w	r2, r0, r2
 80008e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr
 80008f0:	e000e100 	.word	0xe000e100

080008f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	6039      	str	r1, [r7, #0]
 80008fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000904:	2b00      	cmp	r3, #0
 8000906:	db0a      	blt.n	800091e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	b2da      	uxtb	r2, r3
 800090c:	490c      	ldr	r1, [pc, #48]	; (8000940 <__NVIC_SetPriority+0x4c>)
 800090e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000912:	0112      	lsls	r2, r2, #4
 8000914:	b2d2      	uxtb	r2, r2
 8000916:	440b      	add	r3, r1
 8000918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800091c:	e00a      	b.n	8000934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	b2da      	uxtb	r2, r3
 8000922:	4908      	ldr	r1, [pc, #32]	; (8000944 <__NVIC_SetPriority+0x50>)
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	f003 030f 	and.w	r3, r3, #15
 800092a:	3b04      	subs	r3, #4
 800092c:	0112      	lsls	r2, r2, #4
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	440b      	add	r3, r1
 8000932:	761a      	strb	r2, [r3, #24]
}
 8000934:	bf00      	nop
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	e000e100 	.word	0xe000e100
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000948:	b480      	push	{r7}
 800094a:	b089      	sub	sp, #36	; 0x24
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f003 0307 	and.w	r3, r3, #7
 800095a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	f1c3 0307 	rsb	r3, r3, #7
 8000962:	2b04      	cmp	r3, #4
 8000964:	bf28      	it	cs
 8000966:	2304      	movcs	r3, #4
 8000968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	3304      	adds	r3, #4
 800096e:	2b06      	cmp	r3, #6
 8000970:	d902      	bls.n	8000978 <NVIC_EncodePriority+0x30>
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	3b03      	subs	r3, #3
 8000976:	e000      	b.n	800097a <NVIC_EncodePriority+0x32>
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800097c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000980:	69bb      	ldr	r3, [r7, #24]
 8000982:	fa02 f303 	lsl.w	r3, r2, r3
 8000986:	43da      	mvns	r2, r3
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	401a      	ands	r2, r3
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000990:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	fa01 f303 	lsl.w	r3, r1, r3
 800099a:	43d9      	mvns	r1, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a0:	4313      	orrs	r3, r2
         );
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3724      	adds	r7, #36	; 0x24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bc80      	pop	{r7}
 80009aa:	4770      	bx	lr

080009ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009bc:	d301      	bcc.n	80009c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009be:	2301      	movs	r3, #1
 80009c0:	e00f      	b.n	80009e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009c2:	4a0a      	ldr	r2, [pc, #40]	; (80009ec <SysTick_Config+0x40>)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ca:	210f      	movs	r1, #15
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009d0:	f7ff ff90 	bl	80008f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <SysTick_Config+0x40>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009da:	4b04      	ldr	r3, [pc, #16]	; (80009ec <SysTick_Config+0x40>)
 80009dc:	2207      	movs	r2, #7
 80009de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009e0:	2300      	movs	r3, #0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	e000e010 	.word	0xe000e010

080009f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f7ff ff2d 	bl	8000858 <__NVIC_SetPriorityGrouping>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b086      	sub	sp, #24
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
 8000a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a18:	f7ff ff42 	bl	80008a0 <__NVIC_GetPriorityGrouping>
 8000a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	68b9      	ldr	r1, [r7, #8]
 8000a22:	6978      	ldr	r0, [r7, #20]
 8000a24:	f7ff ff90 	bl	8000948 <NVIC_EncodePriority>
 8000a28:	4602      	mov	r2, r0
 8000a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a2e:	4611      	mov	r1, r2
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff ff5f 	bl	80008f4 <__NVIC_SetPriority>
}
 8000a36:	bf00      	nop
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	4603      	mov	r3, r0
 8000a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff ff35 	bl	80008bc <__NVIC_EnableIRQ>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b082      	sub	sp, #8
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff ffa2 	bl	80009ac <SysTick_Config>
 8000a68:	4603      	mov	r3, r0
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b08b      	sub	sp, #44	; 0x2c
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a86:	e169      	b.n	8000d5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a9c:	69ba      	ldr	r2, [r7, #24]
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	f040 8158 	bne.w	8000d56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	4a9a      	ldr	r2, [pc, #616]	; (8000d14 <HAL_GPIO_Init+0x2a0>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d05e      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
 8000ab0:	4a98      	ldr	r2, [pc, #608]	; (8000d14 <HAL_GPIO_Init+0x2a0>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d875      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000ab6:	4a98      	ldr	r2, [pc, #608]	; (8000d18 <HAL_GPIO_Init+0x2a4>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d058      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
 8000abc:	4a96      	ldr	r2, [pc, #600]	; (8000d18 <HAL_GPIO_Init+0x2a4>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d86f      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000ac2:	4a96      	ldr	r2, [pc, #600]	; (8000d1c <HAL_GPIO_Init+0x2a8>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d052      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
 8000ac8:	4a94      	ldr	r2, [pc, #592]	; (8000d1c <HAL_GPIO_Init+0x2a8>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d869      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000ace:	4a94      	ldr	r2, [pc, #592]	; (8000d20 <HAL_GPIO_Init+0x2ac>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d04c      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
 8000ad4:	4a92      	ldr	r2, [pc, #584]	; (8000d20 <HAL_GPIO_Init+0x2ac>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d863      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000ada:	4a92      	ldr	r2, [pc, #584]	; (8000d24 <HAL_GPIO_Init+0x2b0>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d046      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
 8000ae0:	4a90      	ldr	r2, [pc, #576]	; (8000d24 <HAL_GPIO_Init+0x2b0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d85d      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000ae6:	2b12      	cmp	r3, #18
 8000ae8:	d82a      	bhi.n	8000b40 <HAL_GPIO_Init+0xcc>
 8000aea:	2b12      	cmp	r3, #18
 8000aec:	d859      	bhi.n	8000ba2 <HAL_GPIO_Init+0x12e>
 8000aee:	a201      	add	r2, pc, #4	; (adr r2, 8000af4 <HAL_GPIO_Init+0x80>)
 8000af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af4:	08000b6f 	.word	0x08000b6f
 8000af8:	08000b49 	.word	0x08000b49
 8000afc:	08000b5b 	.word	0x08000b5b
 8000b00:	08000b9d 	.word	0x08000b9d
 8000b04:	08000ba3 	.word	0x08000ba3
 8000b08:	08000ba3 	.word	0x08000ba3
 8000b0c:	08000ba3 	.word	0x08000ba3
 8000b10:	08000ba3 	.word	0x08000ba3
 8000b14:	08000ba3 	.word	0x08000ba3
 8000b18:	08000ba3 	.word	0x08000ba3
 8000b1c:	08000ba3 	.word	0x08000ba3
 8000b20:	08000ba3 	.word	0x08000ba3
 8000b24:	08000ba3 	.word	0x08000ba3
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000ba3 	.word	0x08000ba3
 8000b30:	08000ba3 	.word	0x08000ba3
 8000b34:	08000ba3 	.word	0x08000ba3
 8000b38:	08000b51 	.word	0x08000b51
 8000b3c:	08000b65 	.word	0x08000b65
 8000b40:	4a79      	ldr	r2, [pc, #484]	; (8000d28 <HAL_GPIO_Init+0x2b4>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d013      	beq.n	8000b6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b46:	e02c      	b.n	8000ba2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	623b      	str	r3, [r7, #32]
          break;
 8000b4e:	e029      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	3304      	adds	r3, #4
 8000b56:	623b      	str	r3, [r7, #32]
          break;
 8000b58:	e024      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	3308      	adds	r3, #8
 8000b60:	623b      	str	r3, [r7, #32]
          break;
 8000b62:	e01f      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	330c      	adds	r3, #12
 8000b6a:	623b      	str	r3, [r7, #32]
          break;
 8000b6c:	e01a      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d102      	bne.n	8000b7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b76:	2304      	movs	r3, #4
 8000b78:	623b      	str	r3, [r7, #32]
          break;
 8000b7a:	e013      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d105      	bne.n	8000b90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b84:	2308      	movs	r3, #8
 8000b86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	69fa      	ldr	r2, [r7, #28]
 8000b8c:	611a      	str	r2, [r3, #16]
          break;
 8000b8e:	e009      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b90:	2308      	movs	r3, #8
 8000b92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	69fa      	ldr	r2, [r7, #28]
 8000b98:	615a      	str	r2, [r3, #20]
          break;
 8000b9a:	e003      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]
          break;
 8000ba0:	e000      	b.n	8000ba4 <HAL_GPIO_Init+0x130>
          break;
 8000ba2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	2bff      	cmp	r3, #255	; 0xff
 8000ba8:	d801      	bhi.n	8000bae <HAL_GPIO_Init+0x13a>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	e001      	b.n	8000bb2 <HAL_GPIO_Init+0x13e>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	2bff      	cmp	r3, #255	; 0xff
 8000bb8:	d802      	bhi.n	8000bc0 <HAL_GPIO_Init+0x14c>
 8000bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	e002      	b.n	8000bc6 <HAL_GPIO_Init+0x152>
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc2:	3b08      	subs	r3, #8
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	210f      	movs	r1, #15
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	401a      	ands	r2, r3
 8000bd8:	6a39      	ldr	r1, [r7, #32]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	431a      	orrs	r2, r3
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f000 80b1 	beq.w	8000d56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bf4:	4b4d      	ldr	r3, [pc, #308]	; (8000d2c <HAL_GPIO_Init+0x2b8>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a4c      	ldr	r2, [pc, #304]	; (8000d2c <HAL_GPIO_Init+0x2b8>)
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b4a      	ldr	r3, [pc, #296]	; (8000d2c <HAL_GPIO_Init+0x2b8>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f003 0301 	and.w	r3, r3, #1
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c0c:	4a48      	ldr	r2, [pc, #288]	; (8000d30 <HAL_GPIO_Init+0x2bc>)
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c10:	089b      	lsrs	r3, r3, #2
 8000c12:	3302      	adds	r3, #2
 8000c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	f003 0303 	and.w	r3, r3, #3
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	220f      	movs	r2, #15
 8000c24:	fa02 f303 	lsl.w	r3, r2, r3
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a40      	ldr	r2, [pc, #256]	; (8000d34 <HAL_GPIO_Init+0x2c0>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d013      	beq.n	8000c60 <HAL_GPIO_Init+0x1ec>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a3f      	ldr	r2, [pc, #252]	; (8000d38 <HAL_GPIO_Init+0x2c4>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d00d      	beq.n	8000c5c <HAL_GPIO_Init+0x1e8>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a3e      	ldr	r2, [pc, #248]	; (8000d3c <HAL_GPIO_Init+0x2c8>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d007      	beq.n	8000c58 <HAL_GPIO_Init+0x1e4>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4a3d      	ldr	r2, [pc, #244]	; (8000d40 <HAL_GPIO_Init+0x2cc>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d101      	bne.n	8000c54 <HAL_GPIO_Init+0x1e0>
 8000c50:	2303      	movs	r3, #3
 8000c52:	e006      	b.n	8000c62 <HAL_GPIO_Init+0x1ee>
 8000c54:	2304      	movs	r3, #4
 8000c56:	e004      	b.n	8000c62 <HAL_GPIO_Init+0x1ee>
 8000c58:	2302      	movs	r3, #2
 8000c5a:	e002      	b.n	8000c62 <HAL_GPIO_Init+0x1ee>
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e000      	b.n	8000c62 <HAL_GPIO_Init+0x1ee>
 8000c60:	2300      	movs	r3, #0
 8000c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c64:	f002 0203 	and.w	r2, r2, #3
 8000c68:	0092      	lsls	r2, r2, #2
 8000c6a:	4093      	lsls	r3, r2
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c72:	492f      	ldr	r1, [pc, #188]	; (8000d30 <HAL_GPIO_Init+0x2bc>)
 8000c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c76:	089b      	lsrs	r3, r3, #2
 8000c78:	3302      	adds	r3, #2
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d006      	beq.n	8000c9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	492c      	ldr	r1, [pc, #176]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	600b      	str	r3, [r1, #0]
 8000c98:	e006      	b.n	8000ca8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c9a:	4b2a      	ldr	r3, [pc, #168]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	4928      	ldr	r1, [pc, #160]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d006      	beq.n	8000cc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cb4:	4b23      	ldr	r3, [pc, #140]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	685a      	ldr	r2, [r3, #4]
 8000cb8:	4922      	ldr	r1, [pc, #136]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cba:	69bb      	ldr	r3, [r7, #24]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	604b      	str	r3, [r1, #4]
 8000cc0:	e006      	b.n	8000cd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cc2:	4b20      	ldr	r3, [pc, #128]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cc4:	685a      	ldr	r2, [r3, #4]
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	43db      	mvns	r3, r3
 8000cca:	491e      	ldr	r1, [pc, #120]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000ccc:	4013      	ands	r3, r2
 8000cce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d006      	beq.n	8000cea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cdc:	4b19      	ldr	r3, [pc, #100]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cde:	689a      	ldr	r2, [r3, #8]
 8000ce0:	4918      	ldr	r1, [pc, #96]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	608b      	str	r3, [r1, #8]
 8000ce8:	e006      	b.n	8000cf8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cea:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	4914      	ldr	r1, [pc, #80]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d021      	beq.n	8000d48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d04:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000d06:	68da      	ldr	r2, [r3, #12]
 8000d08:	490e      	ldr	r1, [pc, #56]	; (8000d44 <HAL_GPIO_Init+0x2d0>)
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	60cb      	str	r3, [r1, #12]
 8000d10:	e021      	b.n	8000d56 <HAL_GPIO_Init+0x2e2>
 8000d12:	bf00      	nop
 8000d14:	10320000 	.word	0x10320000
 8000d18:	10310000 	.word	0x10310000
 8000d1c:	10220000 	.word	0x10220000
 8000d20:	10210000 	.word	0x10210000
 8000d24:	10120000 	.word	0x10120000
 8000d28:	10110000 	.word	0x10110000
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	40010000 	.word	0x40010000
 8000d34:	40010800 	.word	0x40010800
 8000d38:	40010c00 	.word	0x40010c00
 8000d3c:	40011000 	.word	0x40011000
 8000d40:	40011400 	.word	0x40011400
 8000d44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d48:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <HAL_GPIO_Init+0x304>)
 8000d4a:	68da      	ldr	r2, [r3, #12]
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	43db      	mvns	r3, r3
 8000d50:	4909      	ldr	r1, [pc, #36]	; (8000d78 <HAL_GPIO_Init+0x304>)
 8000d52:	4013      	ands	r3, r2
 8000d54:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d58:	3301      	adds	r3, #1
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d62:	fa22 f303 	lsr.w	r3, r2, r3
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	f47f ae8e 	bne.w	8000a88 <HAL_GPIO_Init+0x14>
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	bf00      	nop
 8000d70:	372c      	adds	r7, #44	; 0x2c
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	40010400 	.word	0x40010400

08000d7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	689a      	ldr	r2, [r3, #8]
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d94:	2301      	movs	r3, #1
 8000d96:	73fb      	strb	r3, [r7, #15]
 8000d98:	e001      	b.n	8000d9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr

08000daa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	460b      	mov	r3, r1
 8000db4:	807b      	strh	r3, [r7, #2]
 8000db6:	4613      	mov	r3, r2
 8000db8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dba:	787b      	ldrb	r3, [r7, #1]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d003      	beq.n	8000dc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dc0:	887a      	ldrh	r2, [r7, #2]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000dc6:	e003      	b.n	8000dd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000dc8:	887b      	ldrh	r3, [r7, #2]
 8000dca:	041a      	lsls	r2, r3, #16
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	611a      	str	r2, [r3, #16]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
	...

08000ddc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000de6:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000de8:	695a      	ldr	r2, [r3, #20]
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	4013      	ands	r3, r2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000df2:	4a05      	ldr	r2, [pc, #20]	; (8000e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000df4:	88fb      	ldrh	r3, [r7, #6]
 8000df6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff f9d6 	bl	80001ac <HAL_GPIO_EXTI_Callback>
  }
}
 8000e00:	bf00      	nop
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40010400 	.word	0x40010400

08000e0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e272      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f000 8087 	beq.w	8000f3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e2c:	4b92      	ldr	r3, [pc, #584]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f003 030c 	and.w	r3, r3, #12
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d00c      	beq.n	8000e52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e38:	4b8f      	ldr	r3, [pc, #572]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 030c 	and.w	r3, r3, #12
 8000e40:	2b08      	cmp	r3, #8
 8000e42:	d112      	bne.n	8000e6a <HAL_RCC_OscConfig+0x5e>
 8000e44:	4b8c      	ldr	r3, [pc, #560]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e50:	d10b      	bne.n	8000e6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e52:	4b89      	ldr	r3, [pc, #548]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d06c      	beq.n	8000f38 <HAL_RCC_OscConfig+0x12c>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d168      	bne.n	8000f38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e24c      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e72:	d106      	bne.n	8000e82 <HAL_RCC_OscConfig+0x76>
 8000e74:	4b80      	ldr	r3, [pc, #512]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a7f      	ldr	r2, [pc, #508]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e02e      	b.n	8000ee0 <HAL_RCC_OscConfig+0xd4>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10c      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x98>
 8000e8a:	4b7b      	ldr	r3, [pc, #492]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a7a      	ldr	r2, [pc, #488]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e94:	6013      	str	r3, [r2, #0]
 8000e96:	4b78      	ldr	r3, [pc, #480]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a77      	ldr	r2, [pc, #476]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	e01d      	b.n	8000ee0 <HAL_RCC_OscConfig+0xd4>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eac:	d10c      	bne.n	8000ec8 <HAL_RCC_OscConfig+0xbc>
 8000eae:	4b72      	ldr	r3, [pc, #456]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a71      	ldr	r2, [pc, #452]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	4b6f      	ldr	r3, [pc, #444]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a6e      	ldr	r2, [pc, #440]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	e00b      	b.n	8000ee0 <HAL_RCC_OscConfig+0xd4>
 8000ec8:	4b6b      	ldr	r3, [pc, #428]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a6a      	ldr	r2, [pc, #424]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed2:	6013      	str	r3, [r2, #0]
 8000ed4:	4b68      	ldr	r3, [pc, #416]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a67      	ldr	r2, [pc, #412]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ede:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d013      	beq.n	8000f10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fc88 	bl	80007fc <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ef0:	f7ff fc84 	bl	80007fc <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b64      	cmp	r3, #100	; 0x64
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e200      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f02:	4b5d      	ldr	r3, [pc, #372]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f0      	beq.n	8000ef0 <HAL_RCC_OscConfig+0xe4>
 8000f0e:	e014      	b.n	8000f3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f10:	f7ff fc74 	bl	80007fc <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f18:	f7ff fc70 	bl	80007fc <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b64      	cmp	r3, #100	; 0x64
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e1ec      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2a:	4b53      	ldr	r3, [pc, #332]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1f0      	bne.n	8000f18 <HAL_RCC_OscConfig+0x10c>
 8000f36:	e000      	b.n	8000f3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d063      	beq.n	800100e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f46:	4b4c      	ldr	r3, [pc, #304]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00b      	beq.n	8000f6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f52:	4b49      	ldr	r3, [pc, #292]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 030c 	and.w	r3, r3, #12
 8000f5a:	2b08      	cmp	r3, #8
 8000f5c:	d11c      	bne.n	8000f98 <HAL_RCC_OscConfig+0x18c>
 8000f5e:	4b46      	ldr	r3, [pc, #280]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d116      	bne.n	8000f98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6a:	4b43      	ldr	r3, [pc, #268]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d005      	beq.n	8000f82 <HAL_RCC_OscConfig+0x176>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d001      	beq.n	8000f82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e1c0      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f82:	4b3d      	ldr	r3, [pc, #244]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	00db      	lsls	r3, r3, #3
 8000f90:	4939      	ldr	r1, [pc, #228]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000f92:	4313      	orrs	r3, r2
 8000f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f96:	e03a      	b.n	800100e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	691b      	ldr	r3, [r3, #16]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d020      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa0:	4b36      	ldr	r3, [pc, #216]	; (800107c <HAL_RCC_OscConfig+0x270>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa6:	f7ff fc29 	bl	80007fc <HAL_GetTick>
 8000faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fac:	e008      	b.n	8000fc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fae:	f7ff fc25 	bl	80007fc <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e1a1      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc0:	4b2d      	ldr	r3, [pc, #180]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d0f0      	beq.n	8000fae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fcc:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	695b      	ldr	r3, [r3, #20]
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	4927      	ldr	r1, [pc, #156]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	600b      	str	r3, [r1, #0]
 8000fe0:	e015      	b.n	800100e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fe2:	4b26      	ldr	r3, [pc, #152]	; (800107c <HAL_RCC_OscConfig+0x270>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fc08 	bl	80007fc <HAL_GetTick>
 8000fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ff0:	f7ff fc04 	bl	80007fc <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e180      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001002:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d1f0      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0308 	and.w	r3, r3, #8
 8001016:	2b00      	cmp	r3, #0
 8001018:	d03a      	beq.n	8001090 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	699b      	ldr	r3, [r3, #24]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d019      	beq.n	8001056 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001022:	4b17      	ldr	r3, [pc, #92]	; (8001080 <HAL_RCC_OscConfig+0x274>)
 8001024:	2201      	movs	r2, #1
 8001026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001028:	f7ff fbe8 	bl	80007fc <HAL_GetTick>
 800102c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800102e:	e008      	b.n	8001042 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001030:	f7ff fbe4 	bl	80007fc <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	2b02      	cmp	r3, #2
 800103c:	d901      	bls.n	8001042 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800103e:	2303      	movs	r3, #3
 8001040:	e160      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <HAL_RCC_OscConfig+0x26c>)
 8001044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001046:	f003 0302 	and.w	r3, r3, #2
 800104a:	2b00      	cmp	r3, #0
 800104c:	d0f0      	beq.n	8001030 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800104e:	2001      	movs	r0, #1
 8001050:	f000 faa6 	bl	80015a0 <RCC_Delay>
 8001054:	e01c      	b.n	8001090 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001056:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <HAL_RCC_OscConfig+0x274>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105c:	f7ff fbce 	bl	80007fc <HAL_GetTick>
 8001060:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001062:	e00f      	b.n	8001084 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001064:	f7ff fbca 	bl	80007fc <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d908      	bls.n	8001084 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e146      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000
 800107c:	42420000 	.word	0x42420000
 8001080:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001084:	4b92      	ldr	r3, [pc, #584]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1e9      	bne.n	8001064 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	2b00      	cmp	r3, #0
 800109a:	f000 80a6 	beq.w	80011ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010a2:	4b8b      	ldr	r3, [pc, #556]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10d      	bne.n	80010ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ae:	4b88      	ldr	r3, [pc, #544]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4a87      	ldr	r2, [pc, #540]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80010b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b8:	61d3      	str	r3, [r2, #28]
 80010ba:	4b85      	ldr	r3, [pc, #532]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010c6:	2301      	movs	r3, #1
 80010c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ca:	4b82      	ldr	r3, [pc, #520]	; (80012d4 <HAL_RCC_OscConfig+0x4c8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d118      	bne.n	8001108 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010d6:	4b7f      	ldr	r3, [pc, #508]	; (80012d4 <HAL_RCC_OscConfig+0x4c8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a7e      	ldr	r2, [pc, #504]	; (80012d4 <HAL_RCC_OscConfig+0x4c8>)
 80010dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010e2:	f7ff fb8b 	bl	80007fc <HAL_GetTick>
 80010e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ea:	f7ff fb87 	bl	80007fc <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b64      	cmp	r3, #100	; 0x64
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e103      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010fc:	4b75      	ldr	r3, [pc, #468]	; (80012d4 <HAL_RCC_OscConfig+0x4c8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0f0      	beq.n	80010ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d106      	bne.n	800111e <HAL_RCC_OscConfig+0x312>
 8001110:	4b6f      	ldr	r3, [pc, #444]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	4a6e      	ldr	r2, [pc, #440]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	6213      	str	r3, [r2, #32]
 800111c:	e02d      	b.n	800117a <HAL_RCC_OscConfig+0x36e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d10c      	bne.n	8001140 <HAL_RCC_OscConfig+0x334>
 8001126:	4b6a      	ldr	r3, [pc, #424]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	4a69      	ldr	r2, [pc, #420]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	f023 0301 	bic.w	r3, r3, #1
 8001130:	6213      	str	r3, [r2, #32]
 8001132:	4b67      	ldr	r3, [pc, #412]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001134:	6a1b      	ldr	r3, [r3, #32]
 8001136:	4a66      	ldr	r2, [pc, #408]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	f023 0304 	bic.w	r3, r3, #4
 800113c:	6213      	str	r3, [r2, #32]
 800113e:	e01c      	b.n	800117a <HAL_RCC_OscConfig+0x36e>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	2b05      	cmp	r3, #5
 8001146:	d10c      	bne.n	8001162 <HAL_RCC_OscConfig+0x356>
 8001148:	4b61      	ldr	r3, [pc, #388]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4a60      	ldr	r2, [pc, #384]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	6213      	str	r3, [r2, #32]
 8001154:	4b5e      	ldr	r3, [pc, #376]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4a5d      	ldr	r2, [pc, #372]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	6213      	str	r3, [r2, #32]
 8001160:	e00b      	b.n	800117a <HAL_RCC_OscConfig+0x36e>
 8001162:	4b5b      	ldr	r3, [pc, #364]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a5a      	ldr	r2, [pc, #360]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001168:	f023 0301 	bic.w	r3, r3, #1
 800116c:	6213      	str	r3, [r2, #32]
 800116e:	4b58      	ldr	r3, [pc, #352]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	4a57      	ldr	r2, [pc, #348]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001174:	f023 0304 	bic.w	r3, r3, #4
 8001178:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d015      	beq.n	80011ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001182:	f7ff fb3b 	bl	80007fc <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001188:	e00a      	b.n	80011a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118a:	f7ff fb37 	bl	80007fc <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	f241 3288 	movw	r2, #5000	; 0x1388
 8001198:	4293      	cmp	r3, r2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e0b1      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a0:	4b4b      	ldr	r3, [pc, #300]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0ee      	beq.n	800118a <HAL_RCC_OscConfig+0x37e>
 80011ac:	e014      	b.n	80011d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ae:	f7ff fb25 	bl	80007fc <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b4:	e00a      	b.n	80011cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011b6:	f7ff fb21 	bl	80007fc <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e09b      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011cc:	4b40      	ldr	r3, [pc, #256]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1ee      	bne.n	80011b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011d8:	7dfb      	ldrb	r3, [r7, #23]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d105      	bne.n	80011ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011de:	4b3c      	ldr	r3, [pc, #240]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	4a3b      	ldr	r2, [pc, #236]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80011e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f000 8087 	beq.w	8001302 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011f4:	4b36      	ldr	r3, [pc, #216]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 030c 	and.w	r3, r3, #12
 80011fc:	2b08      	cmp	r3, #8
 80011fe:	d061      	beq.n	80012c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	2b02      	cmp	r3, #2
 8001206:	d146      	bne.n	8001296 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001208:	4b33      	ldr	r3, [pc, #204]	; (80012d8 <HAL_RCC_OscConfig+0x4cc>)
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120e:	f7ff faf5 	bl	80007fc <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001216:	f7ff faf1 	bl	80007fc <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e06d      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001228:	4b29      	ldr	r3, [pc, #164]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1f0      	bne.n	8001216 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a1b      	ldr	r3, [r3, #32]
 8001238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800123c:	d108      	bne.n	8001250 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800123e:	4b24      	ldr	r3, [pc, #144]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	4921      	ldr	r1, [pc, #132]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800124c:	4313      	orrs	r3, r2
 800124e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001250:	4b1f      	ldr	r3, [pc, #124]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a19      	ldr	r1, [r3, #32]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001260:	430b      	orrs	r3, r1
 8001262:	491b      	ldr	r1, [pc, #108]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 8001264:	4313      	orrs	r3, r2
 8001266:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001268:	4b1b      	ldr	r3, [pc, #108]	; (80012d8 <HAL_RCC_OscConfig+0x4cc>)
 800126a:	2201      	movs	r2, #1
 800126c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800126e:	f7ff fac5 	bl	80007fc <HAL_GetTick>
 8001272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001274:	e008      	b.n	8001288 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001276:	f7ff fac1 	bl	80007fc <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	2b02      	cmp	r3, #2
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e03d      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0f0      	beq.n	8001276 <HAL_RCC_OscConfig+0x46a>
 8001294:	e035      	b.n	8001302 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <HAL_RCC_OscConfig+0x4cc>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff faae 	bl	80007fc <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a4:	f7ff faaa 	bl	80007fc <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e026      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b6:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_RCC_OscConfig+0x4c4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x498>
 80012c2:	e01e      	b.n	8001302 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69db      	ldr	r3, [r3, #28]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d107      	bne.n	80012dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e019      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40007000 	.word	0x40007000
 80012d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <HAL_RCC_OscConfig+0x500>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a1b      	ldr	r3, [r3, #32]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d106      	bne.n	80012fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d001      	beq.n	8001302 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e000      	b.n	8001304 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40021000 	.word	0x40021000

08001310 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0d0      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001324:	4b6a      	ldr	r3, [pc, #424]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	429a      	cmp	r2, r3
 8001330:	d910      	bls.n	8001354 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001332:	4b67      	ldr	r3, [pc, #412]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f023 0207 	bic.w	r2, r3, #7
 800133a:	4965      	ldr	r1, [pc, #404]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	4313      	orrs	r3, r2
 8001340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001342:	4b63      	ldr	r3, [pc, #396]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	429a      	cmp	r2, r3
 800134e:	d001      	beq.n	8001354 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e0b8      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d020      	beq.n	80013a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	2b00      	cmp	r3, #0
 800136a:	d005      	beq.n	8001378 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800136c:	4b59      	ldr	r3, [pc, #356]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	4a58      	ldr	r2, [pc, #352]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001372:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001376:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0308 	and.w	r3, r3, #8
 8001380:	2b00      	cmp	r3, #0
 8001382:	d005      	beq.n	8001390 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001384:	4b53      	ldr	r3, [pc, #332]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	4a52      	ldr	r2, [pc, #328]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800138a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800138e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001390:	4b50      	ldr	r3, [pc, #320]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	494d      	ldr	r1, [pc, #308]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d040      	beq.n	8001430 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d107      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b6:	4b47      	ldr	r3, [pc, #284]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d115      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e07f      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d107      	bne.n	80013de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ce:	4b41      	ldr	r3, [pc, #260]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d109      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e073      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013de:	4b3d      	ldr	r3, [pc, #244]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e06b      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ee:	4b39      	ldr	r3, [pc, #228]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f023 0203 	bic.w	r2, r3, #3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	4936      	ldr	r1, [pc, #216]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80013fc:	4313      	orrs	r3, r2
 80013fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001400:	f7ff f9fc 	bl	80007fc <HAL_GetTick>
 8001404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001406:	e00a      	b.n	800141e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001408:	f7ff f9f8 	bl	80007fc <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f241 3288 	movw	r2, #5000	; 0x1388
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e053      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800141e:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 020c 	and.w	r2, r3, #12
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	429a      	cmp	r2, r3
 800142e:	d1eb      	bne.n	8001408 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001430:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	429a      	cmp	r2, r3
 800143c:	d210      	bcs.n	8001460 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143e:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 0207 	bic.w	r2, r3, #7
 8001446:	4922      	ldr	r1, [pc, #136]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	4313      	orrs	r3, r2
 800144c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800144e:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	429a      	cmp	r2, r3
 800145a:	d001      	beq.n	8001460 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e032      	b.n	80014c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0304 	and.w	r3, r3, #4
 8001468:	2b00      	cmp	r3, #0
 800146a:	d008      	beq.n	800147e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800146c:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	4916      	ldr	r1, [pc, #88]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	4313      	orrs	r3, r2
 800147c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d009      	beq.n	800149e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	490e      	ldr	r1, [pc, #56]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	4313      	orrs	r3, r2
 800149c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800149e:	f000 f821 	bl	80014e4 <HAL_RCC_GetSysClockFreq>
 80014a2:	4602      	mov	r2, r0
 80014a4:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	091b      	lsrs	r3, r3, #4
 80014aa:	f003 030f 	and.w	r3, r3, #15
 80014ae:	490a      	ldr	r1, [pc, #40]	; (80014d8 <HAL_RCC_ClockConfig+0x1c8>)
 80014b0:	5ccb      	ldrb	r3, [r1, r3]
 80014b2:	fa22 f303 	lsr.w	r3, r2, r3
 80014b6:	4a09      	ldr	r2, [pc, #36]	; (80014dc <HAL_RCC_ClockConfig+0x1cc>)
 80014b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <HAL_RCC_ClockConfig+0x1d0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f95a 	bl	8000778 <HAL_InitTick>

  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40022000 	.word	0x40022000
 80014d4:	40021000 	.word	0x40021000
 80014d8:	08002808 	.word	0x08002808
 80014dc:	20000000 	.word	0x20000000
 80014e0:	20000004 	.word	0x20000004

080014e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014e4:	b490      	push	{r4, r7}
 80014e6:	b08a      	sub	sp, #40	; 0x28
 80014e8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014ea:	4b29      	ldr	r3, [pc, #164]	; (8001590 <HAL_RCC_GetSysClockFreq+0xac>)
 80014ec:	1d3c      	adds	r4, r7, #4
 80014ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014f4:	f240 2301 	movw	r3, #513	; 0x201
 80014f8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
 80014fe:	2300      	movs	r3, #0
 8001500:	61bb      	str	r3, [r7, #24]
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800150e:	4b21      	ldr	r3, [pc, #132]	; (8001594 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b04      	cmp	r3, #4
 800151c:	d002      	beq.n	8001524 <HAL_RCC_GetSysClockFreq+0x40>
 800151e:	2b08      	cmp	r3, #8
 8001520:	d003      	beq.n	800152a <HAL_RCC_GetSysClockFreq+0x46>
 8001522:	e02b      	b.n	800157c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001526:	623b      	str	r3, [r7, #32]
      break;
 8001528:	e02b      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	0c9b      	lsrs	r3, r3, #18
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	3328      	adds	r3, #40	; 0x28
 8001534:	443b      	add	r3, r7
 8001536:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800153a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d012      	beq.n	800156c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	0c5b      	lsrs	r3, r3, #17
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	3328      	adds	r3, #40	; 0x28
 8001552:	443b      	add	r3, r7
 8001554:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001558:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	4a0e      	ldr	r2, [pc, #56]	; (8001598 <HAL_RCC_GetSysClockFreq+0xb4>)
 800155e:	fb03 f202 	mul.w	r2, r3, r2
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	fbb2 f3f3 	udiv	r3, r2, r3
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
 800156a:	e004      	b.n	8001576 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001570:	fb02 f303 	mul.w	r3, r2, r3
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001578:	623b      	str	r3, [r7, #32]
      break;
 800157a:	e002      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <HAL_RCC_GetSysClockFreq+0xb4>)
 800157e:	623b      	str	r3, [r7, #32]
      break;
 8001580:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001582:	6a3b      	ldr	r3, [r7, #32]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3728      	adds	r7, #40	; 0x28
 8001588:	46bd      	mov	sp, r7
 800158a:	bc90      	pop	{r4, r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	080027d8 	.word	0x080027d8
 8001594:	40021000 	.word	0x40021000
 8001598:	007a1200 	.word	0x007a1200
 800159c:	003d0900 	.word	0x003d0900

080015a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015a8:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <RCC_Delay+0x34>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <RCC_Delay+0x38>)
 80015ae:	fba2 2303 	umull	r2, r3, r2, r3
 80015b2:	0a5b      	lsrs	r3, r3, #9
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015bc:	bf00      	nop
  }
  while (Delay --);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	1e5a      	subs	r2, r3, #1
 80015c2:	60fa      	str	r2, [r7, #12]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f9      	bne.n	80015bc <RCC_Delay+0x1c>
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	20000000 	.word	0x20000000
 80015d8:	10624dd3 	.word	0x10624dd3

080015dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e041      	b.n	8001672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d106      	bne.n	8001608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7fe ffee 	bl	80005e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2202      	movs	r2, #2
 800160c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3304      	adds	r3, #4
 8001618:	4619      	mov	r1, r3
 800161a:	4610      	mov	r0, r2
 800161c:	f000 f93c 	bl	8001898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2201      	movs	r2, #1
 800162c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2201      	movs	r2, #1
 800164c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2201      	movs	r2, #1
 800165c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b01      	cmp	r3, #1
 800168e:	d001      	beq.n	8001694 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e032      	b.n	80016fa <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2202      	movs	r2, #2
 8001698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a18      	ldr	r2, [pc, #96]	; (8001704 <HAL_TIM_Base_Start+0x88>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d00e      	beq.n	80016c4 <HAL_TIM_Base_Start+0x48>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ae:	d009      	beq.n	80016c4 <HAL_TIM_Base_Start+0x48>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a14      	ldr	r2, [pc, #80]	; (8001708 <HAL_TIM_Base_Start+0x8c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d004      	beq.n	80016c4 <HAL_TIM_Base_Start+0x48>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a13      	ldr	r2, [pc, #76]	; (800170c <HAL_TIM_Base_Start+0x90>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d111      	bne.n	80016e8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2b06      	cmp	r3, #6
 80016d4:	d010      	beq.n	80016f8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f042 0201 	orr.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016e6:	e007      	b.n	80016f8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f042 0201 	orr.w	r2, r2, #1
 80016f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40012c00 	.word	0x40012c00
 8001708:	40000400 	.word	0x40000400
 800170c:	40000800 	.word	0x40000800

08001710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <HAL_TIM_ConfigClockSource+0x18>
 8001724:	2302      	movs	r3, #2
 8001726:	e0b3      	b.n	8001890 <HAL_TIM_ConfigClockSource+0x180>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001746:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800174e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001760:	d03e      	beq.n	80017e0 <HAL_TIM_ConfigClockSource+0xd0>
 8001762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001766:	f200 8087 	bhi.w	8001878 <HAL_TIM_ConfigClockSource+0x168>
 800176a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800176e:	f000 8085 	beq.w	800187c <HAL_TIM_ConfigClockSource+0x16c>
 8001772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001776:	d87f      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 8001778:	2b70      	cmp	r3, #112	; 0x70
 800177a:	d01a      	beq.n	80017b2 <HAL_TIM_ConfigClockSource+0xa2>
 800177c:	2b70      	cmp	r3, #112	; 0x70
 800177e:	d87b      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 8001780:	2b60      	cmp	r3, #96	; 0x60
 8001782:	d050      	beq.n	8001826 <HAL_TIM_ConfigClockSource+0x116>
 8001784:	2b60      	cmp	r3, #96	; 0x60
 8001786:	d877      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 8001788:	2b50      	cmp	r3, #80	; 0x50
 800178a:	d03c      	beq.n	8001806 <HAL_TIM_ConfigClockSource+0xf6>
 800178c:	2b50      	cmp	r3, #80	; 0x50
 800178e:	d873      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 8001790:	2b40      	cmp	r3, #64	; 0x40
 8001792:	d058      	beq.n	8001846 <HAL_TIM_ConfigClockSource+0x136>
 8001794:	2b40      	cmp	r3, #64	; 0x40
 8001796:	d86f      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 8001798:	2b30      	cmp	r3, #48	; 0x30
 800179a:	d064      	beq.n	8001866 <HAL_TIM_ConfigClockSource+0x156>
 800179c:	2b30      	cmp	r3, #48	; 0x30
 800179e:	d86b      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 80017a0:	2b20      	cmp	r3, #32
 80017a2:	d060      	beq.n	8001866 <HAL_TIM_ConfigClockSource+0x156>
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d867      	bhi.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d05c      	beq.n	8001866 <HAL_TIM_ConfigClockSource+0x156>
 80017ac:	2b10      	cmp	r3, #16
 80017ae:	d05a      	beq.n	8001866 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80017b0:	e062      	b.n	8001878 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6818      	ldr	r0, [r3, #0]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	6899      	ldr	r1, [r3, #8]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	f000 f942 	bl	8001a4a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80017d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	609a      	str	r2, [r3, #8]
      break;
 80017de:	e04e      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6818      	ldr	r0, [r3, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	6899      	ldr	r1, [r3, #8]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	f000 f92b 	bl	8001a4a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001802:	609a      	str	r2, [r3, #8]
      break;
 8001804:	e03b      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6818      	ldr	r0, [r3, #0]
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	6859      	ldr	r1, [r3, #4]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	461a      	mov	r2, r3
 8001814:	f000 f8a2 	bl	800195c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2150      	movs	r1, #80	; 0x50
 800181e:	4618      	mov	r0, r3
 8001820:	f000 f8f9 	bl	8001a16 <TIM_ITRx_SetConfig>
      break;
 8001824:	e02b      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	6859      	ldr	r1, [r3, #4]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	461a      	mov	r2, r3
 8001834:	f000 f8c0 	bl	80019b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2160      	movs	r1, #96	; 0x60
 800183e:	4618      	mov	r0, r3
 8001840:	f000 f8e9 	bl	8001a16 <TIM_ITRx_SetConfig>
      break;
 8001844:	e01b      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	6859      	ldr	r1, [r3, #4]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	461a      	mov	r2, r3
 8001854:	f000 f882 	bl	800195c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2140      	movs	r1, #64	; 0x40
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f8d9 	bl	8001a16 <TIM_ITRx_SetConfig>
      break;
 8001864:	e00b      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4619      	mov	r1, r3
 8001870:	4610      	mov	r0, r2
 8001872:	f000 f8d0 	bl	8001a16 <TIM_ITRx_SetConfig>
        break;
 8001876:	e002      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001878:	bf00      	nop
 800187a:	e000      	b.n	800187e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800187c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2201      	movs	r2, #1
 8001882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a29      	ldr	r2, [pc, #164]	; (8001950 <TIM_Base_SetConfig+0xb8>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d00b      	beq.n	80018c8 <TIM_Base_SetConfig+0x30>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b6:	d007      	beq.n	80018c8 <TIM_Base_SetConfig+0x30>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a26      	ldr	r2, [pc, #152]	; (8001954 <TIM_Base_SetConfig+0xbc>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d003      	beq.n	80018c8 <TIM_Base_SetConfig+0x30>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a25      	ldr	r2, [pc, #148]	; (8001958 <TIM_Base_SetConfig+0xc0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d108      	bne.n	80018da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a1c      	ldr	r2, [pc, #112]	; (8001950 <TIM_Base_SetConfig+0xb8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00b      	beq.n	80018fa <TIM_Base_SetConfig+0x62>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e8:	d007      	beq.n	80018fa <TIM_Base_SetConfig+0x62>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a19      	ldr	r2, [pc, #100]	; (8001954 <TIM_Base_SetConfig+0xbc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d003      	beq.n	80018fa <TIM_Base_SetConfig+0x62>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a18      	ldr	r2, [pc, #96]	; (8001958 <TIM_Base_SetConfig+0xc0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d108      	bne.n	800190c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	4313      	orrs	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a07      	ldr	r2, [pc, #28]	; (8001950 <TIM_Base_SetConfig+0xb8>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d103      	bne.n	8001940 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	691a      	ldr	r2, [r3, #16]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	615a      	str	r2, [r3, #20]
}
 8001946:	bf00      	nop
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	40012c00 	.word	0x40012c00
 8001954:	40000400 	.word	0x40000400
 8001958:	40000800 	.word	0x40000800

0800195c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800195c:	b480      	push	{r7}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6a1b      	ldr	r3, [r3, #32]
 8001972:	f023 0201 	bic.w	r2, r3, #1
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4313      	orrs	r3, r2
 8001990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	f023 030a 	bic.w	r3, r3, #10
 8001998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	4313      	orrs	r3, r2
 80019a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	621a      	str	r2, [r3, #32]
}
 80019ae:	bf00      	nop
 80019b0:	371c      	adds	r7, #28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b087      	sub	sp, #28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	f023 0210 	bic.w	r2, r3, #16
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80019e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	031b      	lsls	r3, r3, #12
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80019f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	621a      	str	r2, [r3, #32]
}
 8001a0c:	bf00      	nop
 8001a0e:	371c      	adds	r7, #28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr

08001a16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a2e:	683a      	ldr	r2, [r7, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	f043 0307 	orr.w	r3, r3, #7
 8001a38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	609a      	str	r2, [r3, #8]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr

08001a4a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b087      	sub	sp, #28
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	60f8      	str	r0, [r7, #12]
 8001a52:	60b9      	str	r1, [r7, #8]
 8001a54:	607a      	str	r2, [r7, #4]
 8001a56:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a64:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	021a      	lsls	r2, r3, #8
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	609a      	str	r2, [r3, #8]
}
 8001a7e:	bf00      	nop
 8001a80:	371c      	adds	r7, #28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e046      	b.n	8001b2e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ac6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a16      	ldr	r2, [pc, #88]	; (8001b38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d00e      	beq.n	8001b02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aec:	d009      	beq.n	8001b02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a12      	ldr	r2, [pc, #72]	; (8001b3c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d004      	beq.n	8001b02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a10      	ldr	r2, [pc, #64]	; (8001b40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10c      	bne.n	8001b1c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	40000400 	.word	0x40000400
 8001b40:	40000800 	.word	0x40000800

08001b44 <hc595_int>:
/*---------------------------------------------------*/
#include "lcd_screw.h"
/*---------------------------------------------------*/
hc595_t *_hc595;
void hc595_int(hc595_t *conf)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	_hc595 = conf;
 8001b4c:	4a03      	ldr	r2, [pc, #12]	; (8001b5c <hc595_int+0x18>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6013      	str	r3, [r2, #0]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	200000e4 	.word	0x200000e4

08001b60 <hc595_trans>:
void hc595_trans(uint8_t c)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	71fb      	strb	r3, [r7, #7]
	for(int i = 0;i<8;i++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	e02c      	b.n	8001bca <hc595_trans+0x6a>
	{
		uint8_t bit_trans = (c & (0x80>>i))>>(7-i);
 8001b70:	79fa      	ldrb	r2, [r7, #7]
 8001b72:	2180      	movs	r1, #128	; 0x80
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	fa41 f303 	asr.w	r3, r1, r3
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	fa42 f303 	asr.w	r3, r2, r3
 8001b86:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(_hc595 -> DATA_Port, _hc595 -> DATA_Pin, bit_trans);
 8001b88:	4b1d      	ldr	r3, [pc, #116]	; (8001c00 <hc595_trans+0xa0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6918      	ldr	r0, [r3, #16]
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	; (8001c00 <hc595_trans+0xa0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	8a9b      	ldrh	r3, [r3, #20]
 8001b94:	7afa      	ldrb	r2, [r7, #11]
 8001b96:	4619      	mov	r1, r3
 8001b98:	f7ff f907 	bl	8000daa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_hc595 -> CLK_Port, _hc595 -> CLK_Pin, 1);
 8001b9c:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <hc595_trans+0xa0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6818      	ldr	r0, [r3, #0]
 8001ba2:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <hc595_trans+0xa0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	889b      	ldrh	r3, [r3, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4619      	mov	r1, r3
 8001bac:	f7ff f8fd 	bl	8000daa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_hc595 -> CLK_Port, _hc595 -> CLK_Pin, 0);
 8001bb0:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <hc595_trans+0xa0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6818      	ldr	r0, [r3, #0]
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <hc595_trans+0xa0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	889b      	ldrh	r3, [r3, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f7ff f8f3 	bl	8000daa <HAL_GPIO_WritePin>
	for(int i = 0;i<8;i++)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2b07      	cmp	r3, #7
 8001bce:	ddcf      	ble.n	8001b70 <hc595_trans+0x10>
	}
	HAL_GPIO_WritePin(_hc595 -> LATCH_Port, _hc595 -> LATCH_Pin, 1);
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <hc595_trans+0xa0>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6898      	ldr	r0, [r3, #8]
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <hc595_trans+0xa0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	899b      	ldrh	r3, [r3, #12]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	4619      	mov	r1, r3
 8001be0:	f7ff f8e3 	bl	8000daa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_hc595 -> LATCH_Port, _hc595 -> LATCH_Pin, 0);
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <hc595_trans+0xa0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6898      	ldr	r0, [r3, #8]
 8001bea:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <hc595_trans+0xa0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	899b      	ldrh	r3, [r3, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	f7ff f8d9 	bl	8000daa <HAL_GPIO_WritePin>
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200000e4 	.word	0x200000e4

08001c04 <lcd_Send_Cmd>:
void lcd_Send_Cmd(char cmd)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]

	char data_u, data_l; // vi du 0x30
	uint8_t data_t[4];
	data_u = (cmd >> 4) & 0x0f; // data_u =0x03
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	091b      	lsrs	r3, r3, #4
 8001c12:	74fb      	strb	r3, [r7, #19]
	data_l = (cmd & 0x0f); // data_l = 0x00
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	74bb      	strb	r3, [r7, #18]

	data_t[0] = (data_u & 0x01) << D4_PIN | (data_u & 0x02 ) << (D5_PIN-1)  | (data_u & 0x04) << (D6_PIN-2)  | (data_u & 0x08) << (D7_PIN-3) | (1<<EN_PIN)| (0<<RS_PIN)  | (1<< BL_PIN);
 8001c1c:	7cfb      	ldrb	r3, [r7, #19]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	b25b      	sxtb	r3, r3
 8001c22:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	f063 037e 	orn	r3, r3, #126	; 0x7e
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	733b      	strb	r3, [r7, #12]
	data_t[1] = (data_u & 0x01) << D4_PIN | (data_u & 0x02 ) << (D5_PIN-1)  | (data_u & 0x04) << (D6_PIN-2)  | (data_u & 0x08) << (D7_PIN-3) | (0<<EN_PIN)| (0<<RS_PIN)  | (1<< BL_PIN);
 8001c32:	7cfb      	ldrb	r3, [r7, #19]
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	b25b      	sxtb	r3, r3
 8001c38:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c3c:	b25b      	sxtb	r3, r3
 8001c3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c42:	b25b      	sxtb	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	737b      	strb	r3, [r7, #13]
	data_t[2] = (data_l & 0x01) << D4_PIN | (data_l & 0x02 ) << (D5_PIN-1)  | (data_l & 0x04) << (D6_PIN-2)  | (data_l & 0x08) << (D7_PIN-3) | (1<<EN_PIN)| (0<<RS_PIN)  | (1<< BL_PIN);
 8001c48:	7cbb      	ldrb	r3, [r7, #18]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	b25b      	sxtb	r3, r3
 8001c4e:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	f063 037e 	orn	r3, r3, #126	; 0x7e
 8001c58:	b25b      	sxtb	r3, r3
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	73bb      	strb	r3, [r7, #14]
	data_t[3] = (data_l & 0x01) << D4_PIN | (data_l & 0x02 ) << (D5_PIN-1)  | (data_l & 0x04) << (D6_PIN-2)  | (data_l & 0x08) << (D7_PIN-3) | (0<<EN_PIN)| (0<<RS_PIN)  | (1<< BL_PIN);
 8001c5e:	7cbb      	ldrb	r3, [r7, #18]
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c68:	b25b      	sxtb	r3, r3
 8001c6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c6e:	b25b      	sxtb	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	73fb      	strb	r3, [r7, #15]
	for(int i = 0;i<4;i++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	e00a      	b.n	8001c90 <lcd_Send_Cmd+0x8c>
	{
		hc595_trans(data_t[i]);
 8001c7a:	f107 020c 	add.w	r2, r7, #12
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	4413      	add	r3, r2
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff6b 	bl	8001b60 <hc595_trans>
	for(int i = 0;i<4;i++)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	ddf1      	ble.n	8001c7a <lcd_Send_Cmd+0x76>
	}
}
 8001c96:	bf00      	nop
 8001c98:	bf00      	nop
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <lcd_Send_Data>:
void lcd_Send_Data(char data)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	char data_u,data_l;
	uint8_t data_t[4];
	data_u = (data >> 4) & 0x0f;
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	74fb      	strb	r3, [r7, #19]
	data_l = (data & 0x0f);
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	f003 030f 	and.w	r3, r3, #15
 8001cb6:	74bb      	strb	r3, [r7, #18]

	data_t[0] = (data_u & 0x01) << D4_PIN | (data_u & 0x02 ) << (D5_PIN-1)  | (data_u & 0x04) << (D6_PIN-2)  | (data_u & 0x08) << (D7_PIN-3) | (1<<EN_PIN)| (1<<RS_PIN)  | (1<< BL_PIN);
 8001cb8:	7cfb      	ldrb	r3, [r7, #19]
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	b25b      	sxtb	r3, r3
 8001cbe:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	f063 037a 	orn	r3, r3, #122	; 0x7a
 8001cc8:	b25b      	sxtb	r3, r3
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	733b      	strb	r3, [r7, #12]
	data_t[2] = (data_l & 0x01) << D4_PIN | (data_l & 0x02 ) << (D5_PIN-1)  | (data_l & 0x04) << (D6_PIN-2)  | (data_l & 0x08) << (D7_PIN-3) | (1<<EN_PIN)| (1<<RS_PIN)  | (1<< BL_PIN);
 8001cce:	7cbb      	ldrb	r3, [r7, #18]
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	b25b      	sxtb	r3, r3
 8001cd4:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001cd8:	b25b      	sxtb	r3, r3
 8001cda:	f063 037a 	orn	r3, r3, #122	; 0x7a
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	73bb      	strb	r3, [r7, #14]
	data_t[3] = (data_l & 0x01) << D4_PIN | (data_l & 0x02 ) << (D5_PIN-1)  | (data_l & 0x04) << (D6_PIN-2)  | (data_l & 0x08) << (D7_PIN-3) | (0<<EN_PIN)| (1<<RS_PIN)  | (1<< BL_PIN);
 8001ce4:	7cbb      	ldrb	r3, [r7, #18]
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	b25b      	sxtb	r3, r3
 8001cea:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8001cf4:	b25b      	sxtb	r3, r3
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	73fb      	strb	r3, [r7, #15]

	for(int i = 0;i<4;i++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e00a      	b.n	8001d16 <lcd_Send_Data+0x76>
	{
		hc595_trans(data_t[i]);
 8001d00:	f107 020c 	add.w	r2, r7, #12
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	4413      	add	r3, r2
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ff28 	bl	8001b60 <hc595_trans>
	for(int i = 0;i<4;i++)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	3301      	adds	r3, #1
 8001d14:	617b      	str	r3, [r7, #20]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	2b03      	cmp	r3, #3
 8001d1a:	ddf1      	ble.n	8001d00 <lcd_Send_Data+0x60>

	}
	//HAL_I2C_Master_Transmit(&hi2c1, 0x27 << 1,(uint8_t *)data_t, 4, 100);
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <lcd_Clear>:
void lcd_Clear(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
	lcd_Send_Cmd(0x01);
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f7ff ff6a 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(2);
 8001d30:	2002      	movs	r0, #2
 8001d32:	f7fe fd6d 	bl	8000810 <HAL_Delay>
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <lcd_Put_Cur>:
void lcd_Put_Cur(int row,int col)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
	switch(row)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <lcd_Put_Cur+0x18>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d005      	beq.n	8001d5c <lcd_Put_Cur+0x22>
 8001d50:	e009      	b.n	8001d66 <lcd_Put_Cur+0x2c>
	{
		case 0:
			col |= 0x80; //0x80 1 000 000x
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d58:	603b      	str	r3, [r7, #0]
			break;
 8001d5a:	e004      	b.n	8001d66 <lcd_Put_Cur+0x2c>
		case 1:
			col |= 0xC0; // 0xC1 1 100 000x
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001d62:	603b      	str	r3, [r7, #0]
			break;
 8001d64:	bf00      	nop
	}
	//Gửi lệnh ứng với vị trí cần xuất hiện con trỏ Set DDRAM address tr24
	lcd_Send_Cmd(col);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff ff4a 	bl	8001c04 <lcd_Send_Cmd>
}
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <lcd_Init>:

void lcd_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	// Khởi tạo 4 bit
	HAL_Delay(50);
 8001d7c:	2032      	movs	r0, #50	; 0x32
 8001d7e:	f7fe fd47 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x30);
 8001d82:	2030      	movs	r0, #48	; 0x30
 8001d84:	f7ff ff3e 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(5);
 8001d88:	2005      	movs	r0, #5
 8001d8a:	f7fe fd41 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x30);
 8001d8e:	2030      	movs	r0, #48	; 0x30
 8001d90:	f7ff ff38 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(1);
 8001d94:	2001      	movs	r0, #1
 8001d96:	f7fe fd3b 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x30);
 8001d9a:	2030      	movs	r0, #48	; 0x30
 8001d9c:	f7ff ff32 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(10);
 8001da0:	200a      	movs	r0, #10
 8001da2:	f7fe fd35 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x20);
 8001da6:	2020      	movs	r0, #32
 8001da8:	f7ff ff2c 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(10);
 8001dac:	200a      	movs	r0, #10
 8001dae:	f7fe fd2f 	bl	8000810 <HAL_Delay>
	// Khởi tạo hiển thị
	//00 00 101 00
	lcd_Send_Cmd(0x28); //function set bảng 6/tr23: set data interface 4bits 2lines 5x8 bit
 8001db2:	2028      	movs	r0, #40	; 0x28
 8001db4:	f7ff ff26 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(1);
 8001db8:	2001      	movs	r0, #1
 8001dba:	f7fe fd29 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x08); //display on/off control
 8001dbe:	2008      	movs	r0, #8
 8001dc0:	f7ff ff20 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(1);
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f7fe fd23 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x01); //clear display
 8001dca:	2001      	movs	r0, #1
 8001dcc:	f7ff ff1a 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(1);
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7fe fd1d 	bl	8000810 <HAL_Delay>
	HAL_Delay(1);
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f7fe fd1a 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x06); //entry mode set: i/d=1 increment s=0
 8001ddc:	2006      	movs	r0, #6
 8001dde:	f7ff ff11 	bl	8001c04 <lcd_Send_Cmd>
	HAL_Delay(1);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f7fe fd14 	bl	8000810 <HAL_Delay>
	lcd_Send_Cmd(0x0C); // cho phep hien thi man hinh
 8001de8:	200c      	movs	r0, #12
 8001dea:	f7ff ff0b 	bl	8001c04 <lcd_Send_Cmd>
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <lcd_Send_String>:
void lcd_Send_String(char *str)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
	while(*str) lcd_Send_Data(*str++);
 8001dfa:	e006      	b.n	8001e0a <lcd_Send_String+0x18>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff4b 	bl	8001ca0 <lcd_Send_Data>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f4      	bne.n	8001dfc <lcd_Send_String+0xa>
}
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <screw_Set_Show>:
	sprintf(str,"Screw done:%d",c);
	lcd_Put_Cur(0, 0);
	lcd_Send_String(str);
}
void screw_Set_Show(int c)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b09c      	sub	sp, #112	; 0x70
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	char str[100];
	sprintf(str,"Screw set:%d",c);
 8001e24:	f107 030c 	add.w	r3, r7, #12
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	4908      	ldr	r1, [pc, #32]	; (8001e4c <screw_Set_Show+0x30>)
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f841 	bl	8001eb4 <siprintf>
	lcd_Put_Cur(1, 2);
 8001e32:	2102      	movs	r1, #2
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7ff ff80 	bl	8001d3a <lcd_Put_Cur>
	lcd_Send_String(str);
 8001e3a:	f107 030c 	add.w	r3, r7, #12
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ffd7 	bl	8001df2 <lcd_Send_String>
}
 8001e44:	bf00      	nop
 8001e46:	3770      	adds	r7, #112	; 0x70
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	080027f8 	.word	0x080027f8

08001e50 <__errno>:
 8001e50:	4b01      	ldr	r3, [pc, #4]	; (8001e58 <__errno+0x8>)
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2000000c 	.word	0x2000000c

08001e5c <__libc_init_array>:
 8001e5c:	b570      	push	{r4, r5, r6, lr}
 8001e5e:	2600      	movs	r6, #0
 8001e60:	4d0c      	ldr	r5, [pc, #48]	; (8001e94 <__libc_init_array+0x38>)
 8001e62:	4c0d      	ldr	r4, [pc, #52]	; (8001e98 <__libc_init_array+0x3c>)
 8001e64:	1b64      	subs	r4, r4, r5
 8001e66:	10a4      	asrs	r4, r4, #2
 8001e68:	42a6      	cmp	r6, r4
 8001e6a:	d109      	bne.n	8001e80 <__libc_init_array+0x24>
 8001e6c:	f000 fc9c 	bl	80027a8 <_init>
 8001e70:	2600      	movs	r6, #0
 8001e72:	4d0a      	ldr	r5, [pc, #40]	; (8001e9c <__libc_init_array+0x40>)
 8001e74:	4c0a      	ldr	r4, [pc, #40]	; (8001ea0 <__libc_init_array+0x44>)
 8001e76:	1b64      	subs	r4, r4, r5
 8001e78:	10a4      	asrs	r4, r4, #2
 8001e7a:	42a6      	cmp	r6, r4
 8001e7c:	d105      	bne.n	8001e8a <__libc_init_array+0x2e>
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
 8001e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e84:	4798      	blx	r3
 8001e86:	3601      	adds	r6, #1
 8001e88:	e7ee      	b.n	8001e68 <__libc_init_array+0xc>
 8001e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e8e:	4798      	blx	r3
 8001e90:	3601      	adds	r6, #1
 8001e92:	e7f2      	b.n	8001e7a <__libc_init_array+0x1e>
 8001e94:	0800284c 	.word	0x0800284c
 8001e98:	0800284c 	.word	0x0800284c
 8001e9c:	0800284c 	.word	0x0800284c
 8001ea0:	08002850 	.word	0x08002850

08001ea4 <memset>:
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4402      	add	r2, r0
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d100      	bne.n	8001eae <memset+0xa>
 8001eac:	4770      	bx	lr
 8001eae:	f803 1b01 	strb.w	r1, [r3], #1
 8001eb2:	e7f9      	b.n	8001ea8 <memset+0x4>

08001eb4 <siprintf>:
 8001eb4:	b40e      	push	{r1, r2, r3}
 8001eb6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001eba:	b500      	push	{lr}
 8001ebc:	b09c      	sub	sp, #112	; 0x70
 8001ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8001ec0:	9002      	str	r0, [sp, #8]
 8001ec2:	9006      	str	r0, [sp, #24]
 8001ec4:	9107      	str	r1, [sp, #28]
 8001ec6:	9104      	str	r1, [sp, #16]
 8001ec8:	4808      	ldr	r0, [pc, #32]	; (8001eec <siprintf+0x38>)
 8001eca:	4909      	ldr	r1, [pc, #36]	; (8001ef0 <siprintf+0x3c>)
 8001ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ed0:	9105      	str	r1, [sp, #20]
 8001ed2:	6800      	ldr	r0, [r0, #0]
 8001ed4:	a902      	add	r1, sp, #8
 8001ed6:	9301      	str	r3, [sp, #4]
 8001ed8:	f000 f868 	bl	8001fac <_svfiprintf_r>
 8001edc:	2200      	movs	r2, #0
 8001ede:	9b02      	ldr	r3, [sp, #8]
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	b01c      	add	sp, #112	; 0x70
 8001ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ee8:	b003      	add	sp, #12
 8001eea:	4770      	bx	lr
 8001eec:	2000000c 	.word	0x2000000c
 8001ef0:	ffff0208 	.word	0xffff0208

08001ef4 <__ssputs_r>:
 8001ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ef8:	688e      	ldr	r6, [r1, #8]
 8001efa:	4682      	mov	sl, r0
 8001efc:	429e      	cmp	r6, r3
 8001efe:	460c      	mov	r4, r1
 8001f00:	4690      	mov	r8, r2
 8001f02:	461f      	mov	r7, r3
 8001f04:	d838      	bhi.n	8001f78 <__ssputs_r+0x84>
 8001f06:	898a      	ldrh	r2, [r1, #12]
 8001f08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001f0c:	d032      	beq.n	8001f74 <__ssputs_r+0x80>
 8001f0e:	6825      	ldr	r5, [r4, #0]
 8001f10:	6909      	ldr	r1, [r1, #16]
 8001f12:	3301      	adds	r3, #1
 8001f14:	eba5 0901 	sub.w	r9, r5, r1
 8001f18:	6965      	ldr	r5, [r4, #20]
 8001f1a:	444b      	add	r3, r9
 8001f1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001f20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001f24:	106d      	asrs	r5, r5, #1
 8001f26:	429d      	cmp	r5, r3
 8001f28:	bf38      	it	cc
 8001f2a:	461d      	movcc	r5, r3
 8001f2c:	0553      	lsls	r3, r2, #21
 8001f2e:	d531      	bpl.n	8001f94 <__ssputs_r+0xa0>
 8001f30:	4629      	mov	r1, r5
 8001f32:	f000 fb6f 	bl	8002614 <_malloc_r>
 8001f36:	4606      	mov	r6, r0
 8001f38:	b950      	cbnz	r0, 8001f50 <__ssputs_r+0x5c>
 8001f3a:	230c      	movs	r3, #12
 8001f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f40:	f8ca 3000 	str.w	r3, [sl]
 8001f44:	89a3      	ldrh	r3, [r4, #12]
 8001f46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f4a:	81a3      	strh	r3, [r4, #12]
 8001f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f50:	464a      	mov	r2, r9
 8001f52:	6921      	ldr	r1, [r4, #16]
 8001f54:	f000 face 	bl	80024f4 <memcpy>
 8001f58:	89a3      	ldrh	r3, [r4, #12]
 8001f5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f62:	81a3      	strh	r3, [r4, #12]
 8001f64:	6126      	str	r6, [r4, #16]
 8001f66:	444e      	add	r6, r9
 8001f68:	6026      	str	r6, [r4, #0]
 8001f6a:	463e      	mov	r6, r7
 8001f6c:	6165      	str	r5, [r4, #20]
 8001f6e:	eba5 0509 	sub.w	r5, r5, r9
 8001f72:	60a5      	str	r5, [r4, #8]
 8001f74:	42be      	cmp	r6, r7
 8001f76:	d900      	bls.n	8001f7a <__ssputs_r+0x86>
 8001f78:	463e      	mov	r6, r7
 8001f7a:	4632      	mov	r2, r6
 8001f7c:	4641      	mov	r1, r8
 8001f7e:	6820      	ldr	r0, [r4, #0]
 8001f80:	f000 fac6 	bl	8002510 <memmove>
 8001f84:	68a3      	ldr	r3, [r4, #8]
 8001f86:	2000      	movs	r0, #0
 8001f88:	1b9b      	subs	r3, r3, r6
 8001f8a:	60a3      	str	r3, [r4, #8]
 8001f8c:	6823      	ldr	r3, [r4, #0]
 8001f8e:	4433      	add	r3, r6
 8001f90:	6023      	str	r3, [r4, #0]
 8001f92:	e7db      	b.n	8001f4c <__ssputs_r+0x58>
 8001f94:	462a      	mov	r2, r5
 8001f96:	f000 fbb1 	bl	80026fc <_realloc_r>
 8001f9a:	4606      	mov	r6, r0
 8001f9c:	2800      	cmp	r0, #0
 8001f9e:	d1e1      	bne.n	8001f64 <__ssputs_r+0x70>
 8001fa0:	4650      	mov	r0, sl
 8001fa2:	6921      	ldr	r1, [r4, #16]
 8001fa4:	f000 face 	bl	8002544 <_free_r>
 8001fa8:	e7c7      	b.n	8001f3a <__ssputs_r+0x46>
	...

08001fac <_svfiprintf_r>:
 8001fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fb0:	4698      	mov	r8, r3
 8001fb2:	898b      	ldrh	r3, [r1, #12]
 8001fb4:	4607      	mov	r7, r0
 8001fb6:	061b      	lsls	r3, r3, #24
 8001fb8:	460d      	mov	r5, r1
 8001fba:	4614      	mov	r4, r2
 8001fbc:	b09d      	sub	sp, #116	; 0x74
 8001fbe:	d50e      	bpl.n	8001fde <_svfiprintf_r+0x32>
 8001fc0:	690b      	ldr	r3, [r1, #16]
 8001fc2:	b963      	cbnz	r3, 8001fde <_svfiprintf_r+0x32>
 8001fc4:	2140      	movs	r1, #64	; 0x40
 8001fc6:	f000 fb25 	bl	8002614 <_malloc_r>
 8001fca:	6028      	str	r0, [r5, #0]
 8001fcc:	6128      	str	r0, [r5, #16]
 8001fce:	b920      	cbnz	r0, 8001fda <_svfiprintf_r+0x2e>
 8001fd0:	230c      	movs	r3, #12
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fd8:	e0d1      	b.n	800217e <_svfiprintf_r+0x1d2>
 8001fda:	2340      	movs	r3, #64	; 0x40
 8001fdc:	616b      	str	r3, [r5, #20]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	9309      	str	r3, [sp, #36]	; 0x24
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001fe8:	2330      	movs	r3, #48	; 0x30
 8001fea:	f04f 0901 	mov.w	r9, #1
 8001fee:	f8cd 800c 	str.w	r8, [sp, #12]
 8001ff2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002198 <_svfiprintf_r+0x1ec>
 8001ff6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ffa:	4623      	mov	r3, r4
 8001ffc:	469a      	mov	sl, r3
 8001ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002002:	b10a      	cbz	r2, 8002008 <_svfiprintf_r+0x5c>
 8002004:	2a25      	cmp	r2, #37	; 0x25
 8002006:	d1f9      	bne.n	8001ffc <_svfiprintf_r+0x50>
 8002008:	ebba 0b04 	subs.w	fp, sl, r4
 800200c:	d00b      	beq.n	8002026 <_svfiprintf_r+0x7a>
 800200e:	465b      	mov	r3, fp
 8002010:	4622      	mov	r2, r4
 8002012:	4629      	mov	r1, r5
 8002014:	4638      	mov	r0, r7
 8002016:	f7ff ff6d 	bl	8001ef4 <__ssputs_r>
 800201a:	3001      	adds	r0, #1
 800201c:	f000 80aa 	beq.w	8002174 <_svfiprintf_r+0x1c8>
 8002020:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002022:	445a      	add	r2, fp
 8002024:	9209      	str	r2, [sp, #36]	; 0x24
 8002026:	f89a 3000 	ldrb.w	r3, [sl]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 80a2 	beq.w	8002174 <_svfiprintf_r+0x1c8>
 8002030:	2300      	movs	r3, #0
 8002032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002036:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800203a:	f10a 0a01 	add.w	sl, sl, #1
 800203e:	9304      	str	r3, [sp, #16]
 8002040:	9307      	str	r3, [sp, #28]
 8002042:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002046:	931a      	str	r3, [sp, #104]	; 0x68
 8002048:	4654      	mov	r4, sl
 800204a:	2205      	movs	r2, #5
 800204c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002050:	4851      	ldr	r0, [pc, #324]	; (8002198 <_svfiprintf_r+0x1ec>)
 8002052:	f000 fa41 	bl	80024d8 <memchr>
 8002056:	9a04      	ldr	r2, [sp, #16]
 8002058:	b9d8      	cbnz	r0, 8002092 <_svfiprintf_r+0xe6>
 800205a:	06d0      	lsls	r0, r2, #27
 800205c:	bf44      	itt	mi
 800205e:	2320      	movmi	r3, #32
 8002060:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002064:	0711      	lsls	r1, r2, #28
 8002066:	bf44      	itt	mi
 8002068:	232b      	movmi	r3, #43	; 0x2b
 800206a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800206e:	f89a 3000 	ldrb.w	r3, [sl]
 8002072:	2b2a      	cmp	r3, #42	; 0x2a
 8002074:	d015      	beq.n	80020a2 <_svfiprintf_r+0xf6>
 8002076:	4654      	mov	r4, sl
 8002078:	2000      	movs	r0, #0
 800207a:	f04f 0c0a 	mov.w	ip, #10
 800207e:	9a07      	ldr	r2, [sp, #28]
 8002080:	4621      	mov	r1, r4
 8002082:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002086:	3b30      	subs	r3, #48	; 0x30
 8002088:	2b09      	cmp	r3, #9
 800208a:	d94e      	bls.n	800212a <_svfiprintf_r+0x17e>
 800208c:	b1b0      	cbz	r0, 80020bc <_svfiprintf_r+0x110>
 800208e:	9207      	str	r2, [sp, #28]
 8002090:	e014      	b.n	80020bc <_svfiprintf_r+0x110>
 8002092:	eba0 0308 	sub.w	r3, r0, r8
 8002096:	fa09 f303 	lsl.w	r3, r9, r3
 800209a:	4313      	orrs	r3, r2
 800209c:	46a2      	mov	sl, r4
 800209e:	9304      	str	r3, [sp, #16]
 80020a0:	e7d2      	b.n	8002048 <_svfiprintf_r+0x9c>
 80020a2:	9b03      	ldr	r3, [sp, #12]
 80020a4:	1d19      	adds	r1, r3, #4
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	9103      	str	r1, [sp, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	bfbb      	ittet	lt
 80020ae:	425b      	neglt	r3, r3
 80020b0:	f042 0202 	orrlt.w	r2, r2, #2
 80020b4:	9307      	strge	r3, [sp, #28]
 80020b6:	9307      	strlt	r3, [sp, #28]
 80020b8:	bfb8      	it	lt
 80020ba:	9204      	strlt	r2, [sp, #16]
 80020bc:	7823      	ldrb	r3, [r4, #0]
 80020be:	2b2e      	cmp	r3, #46	; 0x2e
 80020c0:	d10c      	bne.n	80020dc <_svfiprintf_r+0x130>
 80020c2:	7863      	ldrb	r3, [r4, #1]
 80020c4:	2b2a      	cmp	r3, #42	; 0x2a
 80020c6:	d135      	bne.n	8002134 <_svfiprintf_r+0x188>
 80020c8:	9b03      	ldr	r3, [sp, #12]
 80020ca:	3402      	adds	r4, #2
 80020cc:	1d1a      	adds	r2, r3, #4
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	9203      	str	r2, [sp, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	bfb8      	it	lt
 80020d6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80020da:	9305      	str	r3, [sp, #20]
 80020dc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800219c <_svfiprintf_r+0x1f0>
 80020e0:	2203      	movs	r2, #3
 80020e2:	4650      	mov	r0, sl
 80020e4:	7821      	ldrb	r1, [r4, #0]
 80020e6:	f000 f9f7 	bl	80024d8 <memchr>
 80020ea:	b140      	cbz	r0, 80020fe <_svfiprintf_r+0x152>
 80020ec:	2340      	movs	r3, #64	; 0x40
 80020ee:	eba0 000a 	sub.w	r0, r0, sl
 80020f2:	fa03 f000 	lsl.w	r0, r3, r0
 80020f6:	9b04      	ldr	r3, [sp, #16]
 80020f8:	3401      	adds	r4, #1
 80020fa:	4303      	orrs	r3, r0
 80020fc:	9304      	str	r3, [sp, #16]
 80020fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002102:	2206      	movs	r2, #6
 8002104:	4826      	ldr	r0, [pc, #152]	; (80021a0 <_svfiprintf_r+0x1f4>)
 8002106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800210a:	f000 f9e5 	bl	80024d8 <memchr>
 800210e:	2800      	cmp	r0, #0
 8002110:	d038      	beq.n	8002184 <_svfiprintf_r+0x1d8>
 8002112:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <_svfiprintf_r+0x1f8>)
 8002114:	bb1b      	cbnz	r3, 800215e <_svfiprintf_r+0x1b2>
 8002116:	9b03      	ldr	r3, [sp, #12]
 8002118:	3307      	adds	r3, #7
 800211a:	f023 0307 	bic.w	r3, r3, #7
 800211e:	3308      	adds	r3, #8
 8002120:	9303      	str	r3, [sp, #12]
 8002122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002124:	4433      	add	r3, r6
 8002126:	9309      	str	r3, [sp, #36]	; 0x24
 8002128:	e767      	b.n	8001ffa <_svfiprintf_r+0x4e>
 800212a:	460c      	mov	r4, r1
 800212c:	2001      	movs	r0, #1
 800212e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002132:	e7a5      	b.n	8002080 <_svfiprintf_r+0xd4>
 8002134:	2300      	movs	r3, #0
 8002136:	f04f 0c0a 	mov.w	ip, #10
 800213a:	4619      	mov	r1, r3
 800213c:	3401      	adds	r4, #1
 800213e:	9305      	str	r3, [sp, #20]
 8002140:	4620      	mov	r0, r4
 8002142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002146:	3a30      	subs	r2, #48	; 0x30
 8002148:	2a09      	cmp	r2, #9
 800214a:	d903      	bls.n	8002154 <_svfiprintf_r+0x1a8>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0c5      	beq.n	80020dc <_svfiprintf_r+0x130>
 8002150:	9105      	str	r1, [sp, #20]
 8002152:	e7c3      	b.n	80020dc <_svfiprintf_r+0x130>
 8002154:	4604      	mov	r4, r0
 8002156:	2301      	movs	r3, #1
 8002158:	fb0c 2101 	mla	r1, ip, r1, r2
 800215c:	e7f0      	b.n	8002140 <_svfiprintf_r+0x194>
 800215e:	ab03      	add	r3, sp, #12
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	462a      	mov	r2, r5
 8002164:	4638      	mov	r0, r7
 8002166:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <_svfiprintf_r+0x1fc>)
 8002168:	a904      	add	r1, sp, #16
 800216a:	f3af 8000 	nop.w
 800216e:	1c42      	adds	r2, r0, #1
 8002170:	4606      	mov	r6, r0
 8002172:	d1d6      	bne.n	8002122 <_svfiprintf_r+0x176>
 8002174:	89ab      	ldrh	r3, [r5, #12]
 8002176:	065b      	lsls	r3, r3, #25
 8002178:	f53f af2c 	bmi.w	8001fd4 <_svfiprintf_r+0x28>
 800217c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800217e:	b01d      	add	sp, #116	; 0x74
 8002180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002184:	ab03      	add	r3, sp, #12
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	462a      	mov	r2, r5
 800218a:	4638      	mov	r0, r7
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <_svfiprintf_r+0x1fc>)
 800218e:	a904      	add	r1, sp, #16
 8002190:	f000 f87c 	bl	800228c <_printf_i>
 8002194:	e7eb      	b.n	800216e <_svfiprintf_r+0x1c2>
 8002196:	bf00      	nop
 8002198:	08002818 	.word	0x08002818
 800219c:	0800281e 	.word	0x0800281e
 80021a0:	08002822 	.word	0x08002822
 80021a4:	00000000 	.word	0x00000000
 80021a8:	08001ef5 	.word	0x08001ef5

080021ac <_printf_common>:
 80021ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021b0:	4616      	mov	r6, r2
 80021b2:	4699      	mov	r9, r3
 80021b4:	688a      	ldr	r2, [r1, #8]
 80021b6:	690b      	ldr	r3, [r1, #16]
 80021b8:	4607      	mov	r7, r0
 80021ba:	4293      	cmp	r3, r2
 80021bc:	bfb8      	it	lt
 80021be:	4613      	movlt	r3, r2
 80021c0:	6033      	str	r3, [r6, #0]
 80021c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80021c6:	460c      	mov	r4, r1
 80021c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80021cc:	b10a      	cbz	r2, 80021d2 <_printf_common+0x26>
 80021ce:	3301      	adds	r3, #1
 80021d0:	6033      	str	r3, [r6, #0]
 80021d2:	6823      	ldr	r3, [r4, #0]
 80021d4:	0699      	lsls	r1, r3, #26
 80021d6:	bf42      	ittt	mi
 80021d8:	6833      	ldrmi	r3, [r6, #0]
 80021da:	3302      	addmi	r3, #2
 80021dc:	6033      	strmi	r3, [r6, #0]
 80021de:	6825      	ldr	r5, [r4, #0]
 80021e0:	f015 0506 	ands.w	r5, r5, #6
 80021e4:	d106      	bne.n	80021f4 <_printf_common+0x48>
 80021e6:	f104 0a19 	add.w	sl, r4, #25
 80021ea:	68e3      	ldr	r3, [r4, #12]
 80021ec:	6832      	ldr	r2, [r6, #0]
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	42ab      	cmp	r3, r5
 80021f2:	dc28      	bgt.n	8002246 <_printf_common+0x9a>
 80021f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80021f8:	1e13      	subs	r3, r2, #0
 80021fa:	6822      	ldr	r2, [r4, #0]
 80021fc:	bf18      	it	ne
 80021fe:	2301      	movne	r3, #1
 8002200:	0692      	lsls	r2, r2, #26
 8002202:	d42d      	bmi.n	8002260 <_printf_common+0xb4>
 8002204:	4649      	mov	r1, r9
 8002206:	4638      	mov	r0, r7
 8002208:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800220c:	47c0      	blx	r8
 800220e:	3001      	adds	r0, #1
 8002210:	d020      	beq.n	8002254 <_printf_common+0xa8>
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	68e5      	ldr	r5, [r4, #12]
 8002216:	f003 0306 	and.w	r3, r3, #6
 800221a:	2b04      	cmp	r3, #4
 800221c:	bf18      	it	ne
 800221e:	2500      	movne	r5, #0
 8002220:	6832      	ldr	r2, [r6, #0]
 8002222:	f04f 0600 	mov.w	r6, #0
 8002226:	68a3      	ldr	r3, [r4, #8]
 8002228:	bf08      	it	eq
 800222a:	1aad      	subeq	r5, r5, r2
 800222c:	6922      	ldr	r2, [r4, #16]
 800222e:	bf08      	it	eq
 8002230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002234:	4293      	cmp	r3, r2
 8002236:	bfc4      	itt	gt
 8002238:	1a9b      	subgt	r3, r3, r2
 800223a:	18ed      	addgt	r5, r5, r3
 800223c:	341a      	adds	r4, #26
 800223e:	42b5      	cmp	r5, r6
 8002240:	d11a      	bne.n	8002278 <_printf_common+0xcc>
 8002242:	2000      	movs	r0, #0
 8002244:	e008      	b.n	8002258 <_printf_common+0xac>
 8002246:	2301      	movs	r3, #1
 8002248:	4652      	mov	r2, sl
 800224a:	4649      	mov	r1, r9
 800224c:	4638      	mov	r0, r7
 800224e:	47c0      	blx	r8
 8002250:	3001      	adds	r0, #1
 8002252:	d103      	bne.n	800225c <_printf_common+0xb0>
 8002254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800225c:	3501      	adds	r5, #1
 800225e:	e7c4      	b.n	80021ea <_printf_common+0x3e>
 8002260:	2030      	movs	r0, #48	; 0x30
 8002262:	18e1      	adds	r1, r4, r3
 8002264:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002268:	1c5a      	adds	r2, r3, #1
 800226a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800226e:	4422      	add	r2, r4
 8002270:	3302      	adds	r3, #2
 8002272:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002276:	e7c5      	b.n	8002204 <_printf_common+0x58>
 8002278:	2301      	movs	r3, #1
 800227a:	4622      	mov	r2, r4
 800227c:	4649      	mov	r1, r9
 800227e:	4638      	mov	r0, r7
 8002280:	47c0      	blx	r8
 8002282:	3001      	adds	r0, #1
 8002284:	d0e6      	beq.n	8002254 <_printf_common+0xa8>
 8002286:	3601      	adds	r6, #1
 8002288:	e7d9      	b.n	800223e <_printf_common+0x92>
	...

0800228c <_printf_i>:
 800228c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002290:	7e0f      	ldrb	r7, [r1, #24]
 8002292:	4691      	mov	r9, r2
 8002294:	2f78      	cmp	r7, #120	; 0x78
 8002296:	4680      	mov	r8, r0
 8002298:	460c      	mov	r4, r1
 800229a:	469a      	mov	sl, r3
 800229c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800229e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80022a2:	d807      	bhi.n	80022b4 <_printf_i+0x28>
 80022a4:	2f62      	cmp	r7, #98	; 0x62
 80022a6:	d80a      	bhi.n	80022be <_printf_i+0x32>
 80022a8:	2f00      	cmp	r7, #0
 80022aa:	f000 80d9 	beq.w	8002460 <_printf_i+0x1d4>
 80022ae:	2f58      	cmp	r7, #88	; 0x58
 80022b0:	f000 80a4 	beq.w	80023fc <_printf_i+0x170>
 80022b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80022bc:	e03a      	b.n	8002334 <_printf_i+0xa8>
 80022be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80022c2:	2b15      	cmp	r3, #21
 80022c4:	d8f6      	bhi.n	80022b4 <_printf_i+0x28>
 80022c6:	a101      	add	r1, pc, #4	; (adr r1, 80022cc <_printf_i+0x40>)
 80022c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80022cc:	08002325 	.word	0x08002325
 80022d0:	08002339 	.word	0x08002339
 80022d4:	080022b5 	.word	0x080022b5
 80022d8:	080022b5 	.word	0x080022b5
 80022dc:	080022b5 	.word	0x080022b5
 80022e0:	080022b5 	.word	0x080022b5
 80022e4:	08002339 	.word	0x08002339
 80022e8:	080022b5 	.word	0x080022b5
 80022ec:	080022b5 	.word	0x080022b5
 80022f0:	080022b5 	.word	0x080022b5
 80022f4:	080022b5 	.word	0x080022b5
 80022f8:	08002447 	.word	0x08002447
 80022fc:	08002369 	.word	0x08002369
 8002300:	08002429 	.word	0x08002429
 8002304:	080022b5 	.word	0x080022b5
 8002308:	080022b5 	.word	0x080022b5
 800230c:	08002469 	.word	0x08002469
 8002310:	080022b5 	.word	0x080022b5
 8002314:	08002369 	.word	0x08002369
 8002318:	080022b5 	.word	0x080022b5
 800231c:	080022b5 	.word	0x080022b5
 8002320:	08002431 	.word	0x08002431
 8002324:	682b      	ldr	r3, [r5, #0]
 8002326:	1d1a      	adds	r2, r3, #4
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	602a      	str	r2, [r5, #0]
 800232c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002330:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002334:	2301      	movs	r3, #1
 8002336:	e0a4      	b.n	8002482 <_printf_i+0x1f6>
 8002338:	6820      	ldr	r0, [r4, #0]
 800233a:	6829      	ldr	r1, [r5, #0]
 800233c:	0606      	lsls	r6, r0, #24
 800233e:	f101 0304 	add.w	r3, r1, #4
 8002342:	d50a      	bpl.n	800235a <_printf_i+0xce>
 8002344:	680e      	ldr	r6, [r1, #0]
 8002346:	602b      	str	r3, [r5, #0]
 8002348:	2e00      	cmp	r6, #0
 800234a:	da03      	bge.n	8002354 <_printf_i+0xc8>
 800234c:	232d      	movs	r3, #45	; 0x2d
 800234e:	4276      	negs	r6, r6
 8002350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002354:	230a      	movs	r3, #10
 8002356:	485e      	ldr	r0, [pc, #376]	; (80024d0 <_printf_i+0x244>)
 8002358:	e019      	b.n	800238e <_printf_i+0x102>
 800235a:	680e      	ldr	r6, [r1, #0]
 800235c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002360:	602b      	str	r3, [r5, #0]
 8002362:	bf18      	it	ne
 8002364:	b236      	sxthne	r6, r6
 8002366:	e7ef      	b.n	8002348 <_printf_i+0xbc>
 8002368:	682b      	ldr	r3, [r5, #0]
 800236a:	6820      	ldr	r0, [r4, #0]
 800236c:	1d19      	adds	r1, r3, #4
 800236e:	6029      	str	r1, [r5, #0]
 8002370:	0601      	lsls	r1, r0, #24
 8002372:	d501      	bpl.n	8002378 <_printf_i+0xec>
 8002374:	681e      	ldr	r6, [r3, #0]
 8002376:	e002      	b.n	800237e <_printf_i+0xf2>
 8002378:	0646      	lsls	r6, r0, #25
 800237a:	d5fb      	bpl.n	8002374 <_printf_i+0xe8>
 800237c:	881e      	ldrh	r6, [r3, #0]
 800237e:	2f6f      	cmp	r7, #111	; 0x6f
 8002380:	bf0c      	ite	eq
 8002382:	2308      	moveq	r3, #8
 8002384:	230a      	movne	r3, #10
 8002386:	4852      	ldr	r0, [pc, #328]	; (80024d0 <_printf_i+0x244>)
 8002388:	2100      	movs	r1, #0
 800238a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800238e:	6865      	ldr	r5, [r4, #4]
 8002390:	2d00      	cmp	r5, #0
 8002392:	bfa8      	it	ge
 8002394:	6821      	ldrge	r1, [r4, #0]
 8002396:	60a5      	str	r5, [r4, #8]
 8002398:	bfa4      	itt	ge
 800239a:	f021 0104 	bicge.w	r1, r1, #4
 800239e:	6021      	strge	r1, [r4, #0]
 80023a0:	b90e      	cbnz	r6, 80023a6 <_printf_i+0x11a>
 80023a2:	2d00      	cmp	r5, #0
 80023a4:	d04d      	beq.n	8002442 <_printf_i+0x1b6>
 80023a6:	4615      	mov	r5, r2
 80023a8:	fbb6 f1f3 	udiv	r1, r6, r3
 80023ac:	fb03 6711 	mls	r7, r3, r1, r6
 80023b0:	5dc7      	ldrb	r7, [r0, r7]
 80023b2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80023b6:	4637      	mov	r7, r6
 80023b8:	42bb      	cmp	r3, r7
 80023ba:	460e      	mov	r6, r1
 80023bc:	d9f4      	bls.n	80023a8 <_printf_i+0x11c>
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d10b      	bne.n	80023da <_printf_i+0x14e>
 80023c2:	6823      	ldr	r3, [r4, #0]
 80023c4:	07de      	lsls	r6, r3, #31
 80023c6:	d508      	bpl.n	80023da <_printf_i+0x14e>
 80023c8:	6923      	ldr	r3, [r4, #16]
 80023ca:	6861      	ldr	r1, [r4, #4]
 80023cc:	4299      	cmp	r1, r3
 80023ce:	bfde      	ittt	le
 80023d0:	2330      	movle	r3, #48	; 0x30
 80023d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023d6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80023da:	1b52      	subs	r2, r2, r5
 80023dc:	6122      	str	r2, [r4, #16]
 80023de:	464b      	mov	r3, r9
 80023e0:	4621      	mov	r1, r4
 80023e2:	4640      	mov	r0, r8
 80023e4:	f8cd a000 	str.w	sl, [sp]
 80023e8:	aa03      	add	r2, sp, #12
 80023ea:	f7ff fedf 	bl	80021ac <_printf_common>
 80023ee:	3001      	adds	r0, #1
 80023f0:	d14c      	bne.n	800248c <_printf_i+0x200>
 80023f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023f6:	b004      	add	sp, #16
 80023f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023fc:	4834      	ldr	r0, [pc, #208]	; (80024d0 <_printf_i+0x244>)
 80023fe:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002402:	6829      	ldr	r1, [r5, #0]
 8002404:	6823      	ldr	r3, [r4, #0]
 8002406:	f851 6b04 	ldr.w	r6, [r1], #4
 800240a:	6029      	str	r1, [r5, #0]
 800240c:	061d      	lsls	r5, r3, #24
 800240e:	d514      	bpl.n	800243a <_printf_i+0x1ae>
 8002410:	07df      	lsls	r7, r3, #31
 8002412:	bf44      	itt	mi
 8002414:	f043 0320 	orrmi.w	r3, r3, #32
 8002418:	6023      	strmi	r3, [r4, #0]
 800241a:	b91e      	cbnz	r6, 8002424 <_printf_i+0x198>
 800241c:	6823      	ldr	r3, [r4, #0]
 800241e:	f023 0320 	bic.w	r3, r3, #32
 8002422:	6023      	str	r3, [r4, #0]
 8002424:	2310      	movs	r3, #16
 8002426:	e7af      	b.n	8002388 <_printf_i+0xfc>
 8002428:	6823      	ldr	r3, [r4, #0]
 800242a:	f043 0320 	orr.w	r3, r3, #32
 800242e:	6023      	str	r3, [r4, #0]
 8002430:	2378      	movs	r3, #120	; 0x78
 8002432:	4828      	ldr	r0, [pc, #160]	; (80024d4 <_printf_i+0x248>)
 8002434:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002438:	e7e3      	b.n	8002402 <_printf_i+0x176>
 800243a:	0659      	lsls	r1, r3, #25
 800243c:	bf48      	it	mi
 800243e:	b2b6      	uxthmi	r6, r6
 8002440:	e7e6      	b.n	8002410 <_printf_i+0x184>
 8002442:	4615      	mov	r5, r2
 8002444:	e7bb      	b.n	80023be <_printf_i+0x132>
 8002446:	682b      	ldr	r3, [r5, #0]
 8002448:	6826      	ldr	r6, [r4, #0]
 800244a:	1d18      	adds	r0, r3, #4
 800244c:	6961      	ldr	r1, [r4, #20]
 800244e:	6028      	str	r0, [r5, #0]
 8002450:	0635      	lsls	r5, r6, #24
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	d501      	bpl.n	800245a <_printf_i+0x1ce>
 8002456:	6019      	str	r1, [r3, #0]
 8002458:	e002      	b.n	8002460 <_printf_i+0x1d4>
 800245a:	0670      	lsls	r0, r6, #25
 800245c:	d5fb      	bpl.n	8002456 <_printf_i+0x1ca>
 800245e:	8019      	strh	r1, [r3, #0]
 8002460:	2300      	movs	r3, #0
 8002462:	4615      	mov	r5, r2
 8002464:	6123      	str	r3, [r4, #16]
 8002466:	e7ba      	b.n	80023de <_printf_i+0x152>
 8002468:	682b      	ldr	r3, [r5, #0]
 800246a:	2100      	movs	r1, #0
 800246c:	1d1a      	adds	r2, r3, #4
 800246e:	602a      	str	r2, [r5, #0]
 8002470:	681d      	ldr	r5, [r3, #0]
 8002472:	6862      	ldr	r2, [r4, #4]
 8002474:	4628      	mov	r0, r5
 8002476:	f000 f82f 	bl	80024d8 <memchr>
 800247a:	b108      	cbz	r0, 8002480 <_printf_i+0x1f4>
 800247c:	1b40      	subs	r0, r0, r5
 800247e:	6060      	str	r0, [r4, #4]
 8002480:	6863      	ldr	r3, [r4, #4]
 8002482:	6123      	str	r3, [r4, #16]
 8002484:	2300      	movs	r3, #0
 8002486:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800248a:	e7a8      	b.n	80023de <_printf_i+0x152>
 800248c:	462a      	mov	r2, r5
 800248e:	4649      	mov	r1, r9
 8002490:	4640      	mov	r0, r8
 8002492:	6923      	ldr	r3, [r4, #16]
 8002494:	47d0      	blx	sl
 8002496:	3001      	adds	r0, #1
 8002498:	d0ab      	beq.n	80023f2 <_printf_i+0x166>
 800249a:	6823      	ldr	r3, [r4, #0]
 800249c:	079b      	lsls	r3, r3, #30
 800249e:	d413      	bmi.n	80024c8 <_printf_i+0x23c>
 80024a0:	68e0      	ldr	r0, [r4, #12]
 80024a2:	9b03      	ldr	r3, [sp, #12]
 80024a4:	4298      	cmp	r0, r3
 80024a6:	bfb8      	it	lt
 80024a8:	4618      	movlt	r0, r3
 80024aa:	e7a4      	b.n	80023f6 <_printf_i+0x16a>
 80024ac:	2301      	movs	r3, #1
 80024ae:	4632      	mov	r2, r6
 80024b0:	4649      	mov	r1, r9
 80024b2:	4640      	mov	r0, r8
 80024b4:	47d0      	blx	sl
 80024b6:	3001      	adds	r0, #1
 80024b8:	d09b      	beq.n	80023f2 <_printf_i+0x166>
 80024ba:	3501      	adds	r5, #1
 80024bc:	68e3      	ldr	r3, [r4, #12]
 80024be:	9903      	ldr	r1, [sp, #12]
 80024c0:	1a5b      	subs	r3, r3, r1
 80024c2:	42ab      	cmp	r3, r5
 80024c4:	dcf2      	bgt.n	80024ac <_printf_i+0x220>
 80024c6:	e7eb      	b.n	80024a0 <_printf_i+0x214>
 80024c8:	2500      	movs	r5, #0
 80024ca:	f104 0619 	add.w	r6, r4, #25
 80024ce:	e7f5      	b.n	80024bc <_printf_i+0x230>
 80024d0:	08002829 	.word	0x08002829
 80024d4:	0800283a 	.word	0x0800283a

080024d8 <memchr>:
 80024d8:	4603      	mov	r3, r0
 80024da:	b510      	push	{r4, lr}
 80024dc:	b2c9      	uxtb	r1, r1
 80024de:	4402      	add	r2, r0
 80024e0:	4293      	cmp	r3, r2
 80024e2:	4618      	mov	r0, r3
 80024e4:	d101      	bne.n	80024ea <memchr+0x12>
 80024e6:	2000      	movs	r0, #0
 80024e8:	e003      	b.n	80024f2 <memchr+0x1a>
 80024ea:	7804      	ldrb	r4, [r0, #0]
 80024ec:	3301      	adds	r3, #1
 80024ee:	428c      	cmp	r4, r1
 80024f0:	d1f6      	bne.n	80024e0 <memchr+0x8>
 80024f2:	bd10      	pop	{r4, pc}

080024f4 <memcpy>:
 80024f4:	440a      	add	r2, r1
 80024f6:	4291      	cmp	r1, r2
 80024f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80024fc:	d100      	bne.n	8002500 <memcpy+0xc>
 80024fe:	4770      	bx	lr
 8002500:	b510      	push	{r4, lr}
 8002502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002506:	4291      	cmp	r1, r2
 8002508:	f803 4f01 	strb.w	r4, [r3, #1]!
 800250c:	d1f9      	bne.n	8002502 <memcpy+0xe>
 800250e:	bd10      	pop	{r4, pc}

08002510 <memmove>:
 8002510:	4288      	cmp	r0, r1
 8002512:	b510      	push	{r4, lr}
 8002514:	eb01 0402 	add.w	r4, r1, r2
 8002518:	d902      	bls.n	8002520 <memmove+0x10>
 800251a:	4284      	cmp	r4, r0
 800251c:	4623      	mov	r3, r4
 800251e:	d807      	bhi.n	8002530 <memmove+0x20>
 8002520:	1e43      	subs	r3, r0, #1
 8002522:	42a1      	cmp	r1, r4
 8002524:	d008      	beq.n	8002538 <memmove+0x28>
 8002526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800252a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800252e:	e7f8      	b.n	8002522 <memmove+0x12>
 8002530:	4601      	mov	r1, r0
 8002532:	4402      	add	r2, r0
 8002534:	428a      	cmp	r2, r1
 8002536:	d100      	bne.n	800253a <memmove+0x2a>
 8002538:	bd10      	pop	{r4, pc}
 800253a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800253e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002542:	e7f7      	b.n	8002534 <memmove+0x24>

08002544 <_free_r>:
 8002544:	b538      	push	{r3, r4, r5, lr}
 8002546:	4605      	mov	r5, r0
 8002548:	2900      	cmp	r1, #0
 800254a:	d040      	beq.n	80025ce <_free_r+0x8a>
 800254c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002550:	1f0c      	subs	r4, r1, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	bfb8      	it	lt
 8002556:	18e4      	addlt	r4, r4, r3
 8002558:	f000 f910 	bl	800277c <__malloc_lock>
 800255c:	4a1c      	ldr	r2, [pc, #112]	; (80025d0 <_free_r+0x8c>)
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	b933      	cbnz	r3, 8002570 <_free_r+0x2c>
 8002562:	6063      	str	r3, [r4, #4]
 8002564:	6014      	str	r4, [r2, #0]
 8002566:	4628      	mov	r0, r5
 8002568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800256c:	f000 b90c 	b.w	8002788 <__malloc_unlock>
 8002570:	42a3      	cmp	r3, r4
 8002572:	d908      	bls.n	8002586 <_free_r+0x42>
 8002574:	6820      	ldr	r0, [r4, #0]
 8002576:	1821      	adds	r1, r4, r0
 8002578:	428b      	cmp	r3, r1
 800257a:	bf01      	itttt	eq
 800257c:	6819      	ldreq	r1, [r3, #0]
 800257e:	685b      	ldreq	r3, [r3, #4]
 8002580:	1809      	addeq	r1, r1, r0
 8002582:	6021      	streq	r1, [r4, #0]
 8002584:	e7ed      	b.n	8002562 <_free_r+0x1e>
 8002586:	461a      	mov	r2, r3
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	b10b      	cbz	r3, 8002590 <_free_r+0x4c>
 800258c:	42a3      	cmp	r3, r4
 800258e:	d9fa      	bls.n	8002586 <_free_r+0x42>
 8002590:	6811      	ldr	r1, [r2, #0]
 8002592:	1850      	adds	r0, r2, r1
 8002594:	42a0      	cmp	r0, r4
 8002596:	d10b      	bne.n	80025b0 <_free_r+0x6c>
 8002598:	6820      	ldr	r0, [r4, #0]
 800259a:	4401      	add	r1, r0
 800259c:	1850      	adds	r0, r2, r1
 800259e:	4283      	cmp	r3, r0
 80025a0:	6011      	str	r1, [r2, #0]
 80025a2:	d1e0      	bne.n	8002566 <_free_r+0x22>
 80025a4:	6818      	ldr	r0, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	4401      	add	r1, r0
 80025aa:	6011      	str	r1, [r2, #0]
 80025ac:	6053      	str	r3, [r2, #4]
 80025ae:	e7da      	b.n	8002566 <_free_r+0x22>
 80025b0:	d902      	bls.n	80025b8 <_free_r+0x74>
 80025b2:	230c      	movs	r3, #12
 80025b4:	602b      	str	r3, [r5, #0]
 80025b6:	e7d6      	b.n	8002566 <_free_r+0x22>
 80025b8:	6820      	ldr	r0, [r4, #0]
 80025ba:	1821      	adds	r1, r4, r0
 80025bc:	428b      	cmp	r3, r1
 80025be:	bf01      	itttt	eq
 80025c0:	6819      	ldreq	r1, [r3, #0]
 80025c2:	685b      	ldreq	r3, [r3, #4]
 80025c4:	1809      	addeq	r1, r1, r0
 80025c6:	6021      	streq	r1, [r4, #0]
 80025c8:	6063      	str	r3, [r4, #4]
 80025ca:	6054      	str	r4, [r2, #4]
 80025cc:	e7cb      	b.n	8002566 <_free_r+0x22>
 80025ce:	bd38      	pop	{r3, r4, r5, pc}
 80025d0:	200000e8 	.word	0x200000e8

080025d4 <sbrk_aligned>:
 80025d4:	b570      	push	{r4, r5, r6, lr}
 80025d6:	4e0e      	ldr	r6, [pc, #56]	; (8002610 <sbrk_aligned+0x3c>)
 80025d8:	460c      	mov	r4, r1
 80025da:	6831      	ldr	r1, [r6, #0]
 80025dc:	4605      	mov	r5, r0
 80025de:	b911      	cbnz	r1, 80025e6 <sbrk_aligned+0x12>
 80025e0:	f000 f8bc 	bl	800275c <_sbrk_r>
 80025e4:	6030      	str	r0, [r6, #0]
 80025e6:	4621      	mov	r1, r4
 80025e8:	4628      	mov	r0, r5
 80025ea:	f000 f8b7 	bl	800275c <_sbrk_r>
 80025ee:	1c43      	adds	r3, r0, #1
 80025f0:	d00a      	beq.n	8002608 <sbrk_aligned+0x34>
 80025f2:	1cc4      	adds	r4, r0, #3
 80025f4:	f024 0403 	bic.w	r4, r4, #3
 80025f8:	42a0      	cmp	r0, r4
 80025fa:	d007      	beq.n	800260c <sbrk_aligned+0x38>
 80025fc:	1a21      	subs	r1, r4, r0
 80025fe:	4628      	mov	r0, r5
 8002600:	f000 f8ac 	bl	800275c <_sbrk_r>
 8002604:	3001      	adds	r0, #1
 8002606:	d101      	bne.n	800260c <sbrk_aligned+0x38>
 8002608:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800260c:	4620      	mov	r0, r4
 800260e:	bd70      	pop	{r4, r5, r6, pc}
 8002610:	200000ec 	.word	0x200000ec

08002614 <_malloc_r>:
 8002614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002618:	1ccd      	adds	r5, r1, #3
 800261a:	f025 0503 	bic.w	r5, r5, #3
 800261e:	3508      	adds	r5, #8
 8002620:	2d0c      	cmp	r5, #12
 8002622:	bf38      	it	cc
 8002624:	250c      	movcc	r5, #12
 8002626:	2d00      	cmp	r5, #0
 8002628:	4607      	mov	r7, r0
 800262a:	db01      	blt.n	8002630 <_malloc_r+0x1c>
 800262c:	42a9      	cmp	r1, r5
 800262e:	d905      	bls.n	800263c <_malloc_r+0x28>
 8002630:	230c      	movs	r3, #12
 8002632:	2600      	movs	r6, #0
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	4630      	mov	r0, r6
 8002638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800263c:	4e2e      	ldr	r6, [pc, #184]	; (80026f8 <_malloc_r+0xe4>)
 800263e:	f000 f89d 	bl	800277c <__malloc_lock>
 8002642:	6833      	ldr	r3, [r6, #0]
 8002644:	461c      	mov	r4, r3
 8002646:	bb34      	cbnz	r4, 8002696 <_malloc_r+0x82>
 8002648:	4629      	mov	r1, r5
 800264a:	4638      	mov	r0, r7
 800264c:	f7ff ffc2 	bl	80025d4 <sbrk_aligned>
 8002650:	1c43      	adds	r3, r0, #1
 8002652:	4604      	mov	r4, r0
 8002654:	d14d      	bne.n	80026f2 <_malloc_r+0xde>
 8002656:	6834      	ldr	r4, [r6, #0]
 8002658:	4626      	mov	r6, r4
 800265a:	2e00      	cmp	r6, #0
 800265c:	d140      	bne.n	80026e0 <_malloc_r+0xcc>
 800265e:	6823      	ldr	r3, [r4, #0]
 8002660:	4631      	mov	r1, r6
 8002662:	4638      	mov	r0, r7
 8002664:	eb04 0803 	add.w	r8, r4, r3
 8002668:	f000 f878 	bl	800275c <_sbrk_r>
 800266c:	4580      	cmp	r8, r0
 800266e:	d13a      	bne.n	80026e6 <_malloc_r+0xd2>
 8002670:	6821      	ldr	r1, [r4, #0]
 8002672:	3503      	adds	r5, #3
 8002674:	1a6d      	subs	r5, r5, r1
 8002676:	f025 0503 	bic.w	r5, r5, #3
 800267a:	3508      	adds	r5, #8
 800267c:	2d0c      	cmp	r5, #12
 800267e:	bf38      	it	cc
 8002680:	250c      	movcc	r5, #12
 8002682:	4638      	mov	r0, r7
 8002684:	4629      	mov	r1, r5
 8002686:	f7ff ffa5 	bl	80025d4 <sbrk_aligned>
 800268a:	3001      	adds	r0, #1
 800268c:	d02b      	beq.n	80026e6 <_malloc_r+0xd2>
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	442b      	add	r3, r5
 8002692:	6023      	str	r3, [r4, #0]
 8002694:	e00e      	b.n	80026b4 <_malloc_r+0xa0>
 8002696:	6822      	ldr	r2, [r4, #0]
 8002698:	1b52      	subs	r2, r2, r5
 800269a:	d41e      	bmi.n	80026da <_malloc_r+0xc6>
 800269c:	2a0b      	cmp	r2, #11
 800269e:	d916      	bls.n	80026ce <_malloc_r+0xba>
 80026a0:	1961      	adds	r1, r4, r5
 80026a2:	42a3      	cmp	r3, r4
 80026a4:	6025      	str	r5, [r4, #0]
 80026a6:	bf18      	it	ne
 80026a8:	6059      	strne	r1, [r3, #4]
 80026aa:	6863      	ldr	r3, [r4, #4]
 80026ac:	bf08      	it	eq
 80026ae:	6031      	streq	r1, [r6, #0]
 80026b0:	5162      	str	r2, [r4, r5]
 80026b2:	604b      	str	r3, [r1, #4]
 80026b4:	4638      	mov	r0, r7
 80026b6:	f104 060b 	add.w	r6, r4, #11
 80026ba:	f000 f865 	bl	8002788 <__malloc_unlock>
 80026be:	f026 0607 	bic.w	r6, r6, #7
 80026c2:	1d23      	adds	r3, r4, #4
 80026c4:	1af2      	subs	r2, r6, r3
 80026c6:	d0b6      	beq.n	8002636 <_malloc_r+0x22>
 80026c8:	1b9b      	subs	r3, r3, r6
 80026ca:	50a3      	str	r3, [r4, r2]
 80026cc:	e7b3      	b.n	8002636 <_malloc_r+0x22>
 80026ce:	6862      	ldr	r2, [r4, #4]
 80026d0:	42a3      	cmp	r3, r4
 80026d2:	bf0c      	ite	eq
 80026d4:	6032      	streq	r2, [r6, #0]
 80026d6:	605a      	strne	r2, [r3, #4]
 80026d8:	e7ec      	b.n	80026b4 <_malloc_r+0xa0>
 80026da:	4623      	mov	r3, r4
 80026dc:	6864      	ldr	r4, [r4, #4]
 80026de:	e7b2      	b.n	8002646 <_malloc_r+0x32>
 80026e0:	4634      	mov	r4, r6
 80026e2:	6876      	ldr	r6, [r6, #4]
 80026e4:	e7b9      	b.n	800265a <_malloc_r+0x46>
 80026e6:	230c      	movs	r3, #12
 80026e8:	4638      	mov	r0, r7
 80026ea:	603b      	str	r3, [r7, #0]
 80026ec:	f000 f84c 	bl	8002788 <__malloc_unlock>
 80026f0:	e7a1      	b.n	8002636 <_malloc_r+0x22>
 80026f2:	6025      	str	r5, [r4, #0]
 80026f4:	e7de      	b.n	80026b4 <_malloc_r+0xa0>
 80026f6:	bf00      	nop
 80026f8:	200000e8 	.word	0x200000e8

080026fc <_realloc_r>:
 80026fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002700:	4680      	mov	r8, r0
 8002702:	4614      	mov	r4, r2
 8002704:	460e      	mov	r6, r1
 8002706:	b921      	cbnz	r1, 8002712 <_realloc_r+0x16>
 8002708:	4611      	mov	r1, r2
 800270a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800270e:	f7ff bf81 	b.w	8002614 <_malloc_r>
 8002712:	b92a      	cbnz	r2, 8002720 <_realloc_r+0x24>
 8002714:	f7ff ff16 	bl	8002544 <_free_r>
 8002718:	4625      	mov	r5, r4
 800271a:	4628      	mov	r0, r5
 800271c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002720:	f000 f838 	bl	8002794 <_malloc_usable_size_r>
 8002724:	4284      	cmp	r4, r0
 8002726:	4607      	mov	r7, r0
 8002728:	d802      	bhi.n	8002730 <_realloc_r+0x34>
 800272a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800272e:	d812      	bhi.n	8002756 <_realloc_r+0x5a>
 8002730:	4621      	mov	r1, r4
 8002732:	4640      	mov	r0, r8
 8002734:	f7ff ff6e 	bl	8002614 <_malloc_r>
 8002738:	4605      	mov	r5, r0
 800273a:	2800      	cmp	r0, #0
 800273c:	d0ed      	beq.n	800271a <_realloc_r+0x1e>
 800273e:	42bc      	cmp	r4, r7
 8002740:	4622      	mov	r2, r4
 8002742:	4631      	mov	r1, r6
 8002744:	bf28      	it	cs
 8002746:	463a      	movcs	r2, r7
 8002748:	f7ff fed4 	bl	80024f4 <memcpy>
 800274c:	4631      	mov	r1, r6
 800274e:	4640      	mov	r0, r8
 8002750:	f7ff fef8 	bl	8002544 <_free_r>
 8002754:	e7e1      	b.n	800271a <_realloc_r+0x1e>
 8002756:	4635      	mov	r5, r6
 8002758:	e7df      	b.n	800271a <_realloc_r+0x1e>
	...

0800275c <_sbrk_r>:
 800275c:	b538      	push	{r3, r4, r5, lr}
 800275e:	2300      	movs	r3, #0
 8002760:	4d05      	ldr	r5, [pc, #20]	; (8002778 <_sbrk_r+0x1c>)
 8002762:	4604      	mov	r4, r0
 8002764:	4608      	mov	r0, r1
 8002766:	602b      	str	r3, [r5, #0]
 8002768:	f7fd ff8e 	bl	8000688 <_sbrk>
 800276c:	1c43      	adds	r3, r0, #1
 800276e:	d102      	bne.n	8002776 <_sbrk_r+0x1a>
 8002770:	682b      	ldr	r3, [r5, #0]
 8002772:	b103      	cbz	r3, 8002776 <_sbrk_r+0x1a>
 8002774:	6023      	str	r3, [r4, #0]
 8002776:	bd38      	pop	{r3, r4, r5, pc}
 8002778:	200000f0 	.word	0x200000f0

0800277c <__malloc_lock>:
 800277c:	4801      	ldr	r0, [pc, #4]	; (8002784 <__malloc_lock+0x8>)
 800277e:	f000 b811 	b.w	80027a4 <__retarget_lock_acquire_recursive>
 8002782:	bf00      	nop
 8002784:	200000f4 	.word	0x200000f4

08002788 <__malloc_unlock>:
 8002788:	4801      	ldr	r0, [pc, #4]	; (8002790 <__malloc_unlock+0x8>)
 800278a:	f000 b80c 	b.w	80027a6 <__retarget_lock_release_recursive>
 800278e:	bf00      	nop
 8002790:	200000f4 	.word	0x200000f4

08002794 <_malloc_usable_size_r>:
 8002794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002798:	1f18      	subs	r0, r3, #4
 800279a:	2b00      	cmp	r3, #0
 800279c:	bfbc      	itt	lt
 800279e:	580b      	ldrlt	r3, [r1, r0]
 80027a0:	18c0      	addlt	r0, r0, r3
 80027a2:	4770      	bx	lr

080027a4 <__retarget_lock_acquire_recursive>:
 80027a4:	4770      	bx	lr

080027a6 <__retarget_lock_release_recursive>:
 80027a6:	4770      	bx	lr

080027a8 <_init>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	bf00      	nop
 80027ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ae:	bc08      	pop	{r3}
 80027b0:	469e      	mov	lr, r3
 80027b2:	4770      	bx	lr

080027b4 <_fini>:
 80027b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b6:	bf00      	nop
 80027b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ba:	bc08      	pop	{r3}
 80027bc:	469e      	mov	lr, r3
 80027be:	4770      	bx	lr
