Analysis & Synthesis report for VGA
Wed Jan 09 23:58:46 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated
 14. Parameter Settings for User Entity Instance: de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: de0_vga_sync_generator:generator|clkdiv:clkdiv_inst|altpll:altpll_component
 17. altsyncram Parameter Settings by Entity Instance
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "buttonDebounce:debounce1"
 20. Port Connectivity Checks: "buttonDebounce:debounce2"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 09 23:58:46 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; VGA                                      ;
; Top-level Entity Name              ; VGA                                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 52                                       ;
;     Total combinational functions  ; 52                                       ;
;     Dedicated logic registers      ; 20                                       ;
; Total registers                    ; 20                                       ;
; Total pins                         ; 38                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; VGA                ; VGA                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+-----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ; Library ;
+-----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; VGA/colors.vhd                    ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/colors.vhd                                  ;         ;
; VGA/VGA.vhd                       ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/VGA.vhd                                     ;         ;
; VGA/de0_vga_sprite_control_pb.vhd ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd               ;         ;
; VGA/de0_vga_sync_generator.vhd    ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd                  ;         ;
; VGA/buttonDebounce.vhd            ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/buttonDebounce.vhd                          ;         ;
; VGA/de0_vga_display.vhd           ; yes             ; User VHDL File                   ; D:/GitHub/School/VGA/VGA/de0_vga_display.vhd                         ;         ;
; clkdiv.vhd                        ; yes             ; User Wizard-Generated File       ; D:/GitHub/School/VGA/clkdiv.vhd                                      ;         ;
; VGA.mif                           ; yes             ; User Memory Initialization File  ; D:/GitHub/School/VGA/VGA.mif                                         ;         ;
; sprite.vhd                        ; yes             ; User Wizard-Generated File       ; D:/GitHub/School/VGA/sprite.vhd                                      ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                    ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vi91.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/GitHub/School/VGA/db/altsyncram_vi91.tdf                          ;         ;
; altpll.tdf                        ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                     ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clkdiv_altpll.v                ; yes             ; Auto-Generated Megafunction      ; D:/GitHub/School/VGA/db/clkdiv_altpll.v                              ;         ;
+-----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 52    ;
;                                             ;       ;
; Total combinational functions               ; 52    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 26    ;
;     -- 3 input functions                    ; 1     ;
;     -- <=2 input functions                  ; 25    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 34    ;
;     -- arithmetic mode                      ; 18    ;
;                                             ;       ;
; Total registers                             ; 20    ;
;     -- Dedicated logic registers            ; 20    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 38    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 21    ;
; Total fan-out                               ; 251   ;
; Average fan-out                             ; 1.68  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |VGA                                       ; 52 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 38   ; 0            ; |VGA                                                                                                          ;              ;
;    |de0_vga_sync_generator:generator|      ; 52 (52)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|de0_vga_sync_generator:generator                                                                         ;              ;
;       |clkdiv:clkdiv_inst|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|de0_vga_sync_generator:generator|clkdiv:clkdiv_inst                                                      ;              ;
;          |altpll:altpll_component|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|de0_vga_sync_generator:generator|clkdiv:clkdiv_inst|altpll:altpll_component                              ;              ;
;             |clkdiv_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|de0_vga_sync_generator:generator|clkdiv:clkdiv_inst|altpll:altpll_component|clkdiv_altpll:auto_generated ;              ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |VGA|de0_vga_display:display|clkdiv:clockDiv             ; D:/GitHub/School/VGA/clkdiv.vhd ;
; Altera ; ROM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |VGA|de0_vga_display:display|sprite:spriterom            ; D:/GitHub/School/VGA/sprite.vhd ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |VGA|de0_vga_sync_generator:generator|clkdiv:clkdiv_inst ; D:/GitHub/School/VGA/clkdiv.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------------+--------------------------------------------------+
; Register name                                       ; Reason for Removal                               ;
+-----------------------------------------------------+--------------------------------------------------+
; buttonDebounce:debounce2|counter[0]                 ; Merged with buttonDebounce:debounce1|counter[0]  ;
; buttonDebounce:debounce2|counter[1]                 ; Merged with buttonDebounce:debounce1|counter[1]  ;
; buttonDebounce:debounce2|counter[2]                 ; Merged with buttonDebounce:debounce1|counter[2]  ;
; buttonDebounce:debounce2|counter[3]                 ; Merged with buttonDebounce:debounce1|counter[3]  ;
; buttonDebounce:debounce2|counter[4]                 ; Merged with buttonDebounce:debounce1|counter[4]  ;
; buttonDebounce:debounce2|counter[5]                 ; Merged with buttonDebounce:debounce1|counter[5]  ;
; buttonDebounce:debounce2|counter[6]                 ; Merged with buttonDebounce:debounce1|counter[6]  ;
; buttonDebounce:debounce2|counter[7]                 ; Merged with buttonDebounce:debounce1|counter[7]  ;
; buttonDebounce:debounce2|counter[8]                 ; Merged with buttonDebounce:debounce1|counter[8]  ;
; buttonDebounce:debounce2|counter[9]                 ; Merged with buttonDebounce:debounce1|counter[9]  ;
; buttonDebounce:debounce2|counter[10]                ; Merged with buttonDebounce:debounce1|counter[10] ;
; buttonDebounce:debounce2|counter[11]                ; Merged with buttonDebounce:debounce1|counter[11] ;
; buttonDebounce:debounce2|counter[12]                ; Merged with buttonDebounce:debounce1|counter[12] ;
; buttonDebounce:debounce2|counter[13]                ; Merged with buttonDebounce:debounce1|counter[13] ;
; buttonDebounce:debounce2|counter[14]                ; Merged with buttonDebounce:debounce1|counter[14] ;
; buttonDebounce:debounce2|counter[15]                ; Merged with buttonDebounce:debounce1|counter[15] ;
; buttonDebounce:debounce2|counter[16]                ; Merged with buttonDebounce:debounce1|counter[16] ;
; de0_vga_display:display|R_VGA[0..2]                 ; Stuck at GND due to stuck port data_in           ;
; de0_vga_display:display|R_VGA[3]                    ; Stuck at GND due to stuck port clock_enable      ;
; de0_vga_display:display|B_VGA[0..3]                 ; Stuck at GND due to stuck port clock_enable      ;
; de0_vga_display:display|G_VGA[0..3]                 ; Stuck at GND due to stuck port clock_enable      ;
; de0_vga_display:display|sprite_count[0..7]          ; Stuck at GND due to stuck port clock_enable      ;
; de0_vga_sprite_control_pb:sprite|sprite_y_reg[0..9] ; Lost fanout                                      ;
; de0_vga_sprite_control_pb:sprite|sprite_x_reg[0..9] ; Lost fanout                                      ;
; buttonDebounce:debounce2|data_out                   ; Lost fanout                                      ;
; buttonDebounce:debounce1|data_out                   ; Lost fanout                                      ;
; buttonDebounce:debounce2|data_in_3                  ; Lost fanout                                      ;
; buttonDebounce:debounce1|counter[0..16]             ; Lost fanout                                      ;
; buttonDebounce:debounce1|data_in_3                  ; Lost fanout                                      ;
; buttonDebounce:debounce2|data_in_2                  ; Lost fanout                                      ;
; buttonDebounce:debounce1|data_in_2                  ; Lost fanout                                      ;
; buttonDebounce:debounce2|data_in_1                  ; Lost fanout                                      ;
; buttonDebounce:debounce1|data_in_1                  ; Lost fanout                                      ;
; buttonDebounce:debounce2|data_in_0                  ; Lost fanout                                      ;
; buttonDebounce:debounce1|data_in_0                  ; Lost fanout                                      ;
; Total Number of Removed Registers = 84              ;                                                  ;
+-----------------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal             ; Registers Removed due to This Register                                            ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------+
; de0_vga_sprite_control_pb:sprite|sprite_y_reg[9] ; Lost Fanouts                   ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[8],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[7],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[6],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[5],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[3],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[2],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[1],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_y_reg[0],                                 ;
;                                                  ;                                ; buttonDebounce:debounce2|data_out, buttonDebounce:debounce2|data_in_3,            ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[0], buttonDebounce:debounce1|counter[1],         ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[2], buttonDebounce:debounce1|counter[3],         ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[4], buttonDebounce:debounce1|counter[5],         ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[6], buttonDebounce:debounce1|counter[7],         ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[8], buttonDebounce:debounce1|counter[9],         ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[10], buttonDebounce:debounce1|counter[11],       ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[12], buttonDebounce:debounce1|counter[13],       ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[14], buttonDebounce:debounce1|counter[15],       ;
;                                                  ;                                ; buttonDebounce:debounce1|counter[16], buttonDebounce:debounce2|data_in_2,         ;
;                                                  ;                                ; buttonDebounce:debounce2|data_in_1, buttonDebounce:debounce2|data_in_0            ;
; de0_vga_sprite_control_pb:sprite|sprite_x_reg[9] ; Lost Fanouts                   ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[8],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[7],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[6],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[5],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[3],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[2],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[1],                                 ;
;                                                  ;                                ; de0_vga_sprite_control_pb:sprite|sprite_x_reg[0],                                 ;
;                                                  ;                                ; buttonDebounce:debounce1|data_out, buttonDebounce:debounce1|data_in_3,            ;
;                                                  ;                                ; buttonDebounce:debounce1|data_in_2, buttonDebounce:debounce1|data_in_1,           ;
;                                                  ;                                ; buttonDebounce:debounce1|data_in_0                                                ;
; de0_vga_display:display|sprite_count[0]          ; Stuck at GND                   ; de0_vga_display:display|sprite_count[4], de0_vga_display:display|sprite_count[5], ;
;                                                  ; due to stuck port clock_enable ; de0_vga_display:display|sprite_count[6], de0_vga_display:display|sprite_count[7]  ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA|de0_vga_sync_generator:generator|v_count[8]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA|de0_vga_display:display|R_VGA[0]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA|de0_vga_sprite_control_pb:sprite|sprite_x_reg[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGA|de0_vga_sprite_control_pb:sprite|sprite_y_reg[9] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |VGA|de0_vga_sprite_control_pb:sprite|sprite_x_reg[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA|de0_vga_sprite_control_pb:sprite|sprite_y_reg[4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |VGA|de0_vga_sync_generator:generator|pixel_col[8]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |VGA|de0_vga_sync_generator:generator|pixel_row[9]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; VGA.mif              ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_vi91      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                              ;
+-------------------------------+--------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkdiv ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                           ;
; LOCK_HIGH                     ; 1                        ; Untyped                                           ;
; LOCK_LOW                      ; 1                        ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                           ;
; SKIP_VCO                      ; OFF                      ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                           ;
; BANDWIDTH                     ; 0                        ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                           ;
; VCO_MIN                       ; 0                        ; Untyped                                           ;
; VCO_MAX                       ; 0                        ; Untyped                                           ;
; VCO_CENTER                    ; 0                        ; Untyped                                           ;
; PFD_MIN                       ; 0                        ; Untyped                                           ;
; PFD_MAX                       ; 0                        ; Untyped                                           ;
; M_INITIAL                     ; 0                        ; Untyped                                           ;
; M                             ; 0                        ; Untyped                                           ;
; N                             ; 1                        ; Untyped                                           ;
; M2                            ; 1                        ; Untyped                                           ;
; N2                            ; 1                        ; Untyped                                           ;
; SS                            ; 1                        ; Untyped                                           ;
; C0_HIGH                       ; 0                        ; Untyped                                           ;
; C1_HIGH                       ; 0                        ; Untyped                                           ;
; C2_HIGH                       ; 0                        ; Untyped                                           ;
; C3_HIGH                       ; 0                        ; Untyped                                           ;
; C4_HIGH                       ; 0                        ; Untyped                                           ;
; C5_HIGH                       ; 0                        ; Untyped                                           ;
; C6_HIGH                       ; 0                        ; Untyped                                           ;
; C7_HIGH                       ; 0                        ; Untyped                                           ;
; C8_HIGH                       ; 0                        ; Untyped                                           ;
; C9_HIGH                       ; 0                        ; Untyped                                           ;
; C0_LOW                        ; 0                        ; Untyped                                           ;
; C1_LOW                        ; 0                        ; Untyped                                           ;
; C2_LOW                        ; 0                        ; Untyped                                           ;
; C3_LOW                        ; 0                        ; Untyped                                           ;
; C4_LOW                        ; 0                        ; Untyped                                           ;
; C5_LOW                        ; 0                        ; Untyped                                           ;
; C6_LOW                        ; 0                        ; Untyped                                           ;
; C7_LOW                        ; 0                        ; Untyped                                           ;
; C8_LOW                        ; 0                        ; Untyped                                           ;
; C9_LOW                        ; 0                        ; Untyped                                           ;
; C0_INITIAL                    ; 0                        ; Untyped                                           ;
; C1_INITIAL                    ; 0                        ; Untyped                                           ;
; C2_INITIAL                    ; 0                        ; Untyped                                           ;
; C3_INITIAL                    ; 0                        ; Untyped                                           ;
; C4_INITIAL                    ; 0                        ; Untyped                                           ;
; C5_INITIAL                    ; 0                        ; Untyped                                           ;
; C6_INITIAL                    ; 0                        ; Untyped                                           ;
; C7_INITIAL                    ; 0                        ; Untyped                                           ;
; C8_INITIAL                    ; 0                        ; Untyped                                           ;
; C9_INITIAL                    ; 0                        ; Untyped                                           ;
; C0_MODE                       ; BYPASS                   ; Untyped                                           ;
; C1_MODE                       ; BYPASS                   ; Untyped                                           ;
; C2_MODE                       ; BYPASS                   ; Untyped                                           ;
; C3_MODE                       ; BYPASS                   ; Untyped                                           ;
; C4_MODE                       ; BYPASS                   ; Untyped                                           ;
; C5_MODE                       ; BYPASS                   ; Untyped                                           ;
; C6_MODE                       ; BYPASS                   ; Untyped                                           ;
; C7_MODE                       ; BYPASS                   ; Untyped                                           ;
; C8_MODE                       ; BYPASS                   ; Untyped                                           ;
; C9_MODE                       ; BYPASS                   ; Untyped                                           ;
; C0_PH                         ; 0                        ; Untyped                                           ;
; C1_PH                         ; 0                        ; Untyped                                           ;
; C2_PH                         ; 0                        ; Untyped                                           ;
; C3_PH                         ; 0                        ; Untyped                                           ;
; C4_PH                         ; 0                        ; Untyped                                           ;
; C5_PH                         ; 0                        ; Untyped                                           ;
; C6_PH                         ; 0                        ; Untyped                                           ;
; C7_PH                         ; 0                        ; Untyped                                           ;
; C8_PH                         ; 0                        ; Untyped                                           ;
; C9_PH                         ; 0                        ; Untyped                                           ;
; L0_HIGH                       ; 1                        ; Untyped                                           ;
; L1_HIGH                       ; 1                        ; Untyped                                           ;
; G0_HIGH                       ; 1                        ; Untyped                                           ;
; G1_HIGH                       ; 1                        ; Untyped                                           ;
; G2_HIGH                       ; 1                        ; Untyped                                           ;
; G3_HIGH                       ; 1                        ; Untyped                                           ;
; E0_HIGH                       ; 1                        ; Untyped                                           ;
; E1_HIGH                       ; 1                        ; Untyped                                           ;
; E2_HIGH                       ; 1                        ; Untyped                                           ;
; E3_HIGH                       ; 1                        ; Untyped                                           ;
; L0_LOW                        ; 1                        ; Untyped                                           ;
; L1_LOW                        ; 1                        ; Untyped                                           ;
; G0_LOW                        ; 1                        ; Untyped                                           ;
; G1_LOW                        ; 1                        ; Untyped                                           ;
; G2_LOW                        ; 1                        ; Untyped                                           ;
; G3_LOW                        ; 1                        ; Untyped                                           ;
; E0_LOW                        ; 1                        ; Untyped                                           ;
; E1_LOW                        ; 1                        ; Untyped                                           ;
; E2_LOW                        ; 1                        ; Untyped                                           ;
; E3_LOW                        ; 1                        ; Untyped                                           ;
; L0_INITIAL                    ; 1                        ; Untyped                                           ;
; L1_INITIAL                    ; 1                        ; Untyped                                           ;
; G0_INITIAL                    ; 1                        ; Untyped                                           ;
; G1_INITIAL                    ; 1                        ; Untyped                                           ;
; G2_INITIAL                    ; 1                        ; Untyped                                           ;
; G3_INITIAL                    ; 1                        ; Untyped                                           ;
; E0_INITIAL                    ; 1                        ; Untyped                                           ;
; E1_INITIAL                    ; 1                        ; Untyped                                           ;
; E2_INITIAL                    ; 1                        ; Untyped                                           ;
; E3_INITIAL                    ; 1                        ; Untyped                                           ;
; L0_MODE                       ; BYPASS                   ; Untyped                                           ;
; L1_MODE                       ; BYPASS                   ; Untyped                                           ;
; G0_MODE                       ; BYPASS                   ; Untyped                                           ;
; G1_MODE                       ; BYPASS                   ; Untyped                                           ;
; G2_MODE                       ; BYPASS                   ; Untyped                                           ;
; G3_MODE                       ; BYPASS                   ; Untyped                                           ;
; E0_MODE                       ; BYPASS                   ; Untyped                                           ;
; E1_MODE                       ; BYPASS                   ; Untyped                                           ;
; E2_MODE                       ; BYPASS                   ; Untyped                                           ;
; E3_MODE                       ; BYPASS                   ; Untyped                                           ;
; L0_PH                         ; 0                        ; Untyped                                           ;
; L1_PH                         ; 0                        ; Untyped                                           ;
; G0_PH                         ; 0                        ; Untyped                                           ;
; G1_PH                         ; 0                        ; Untyped                                           ;
; G2_PH                         ; 0                        ; Untyped                                           ;
; G3_PH                         ; 0                        ; Untyped                                           ;
; E0_PH                         ; 0                        ; Untyped                                           ;
; E1_PH                         ; 0                        ; Untyped                                           ;
; E2_PH                         ; 0                        ; Untyped                                           ;
; E3_PH                         ; 0                        ; Untyped                                           ;
; M_PH                          ; 0                        ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                           ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                           ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                           ;
; CBXI_PARAMETER                ; clkdiv_altpll            ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                           ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                    ;
+-------------------------------+--------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de0_vga_sync_generator:generator|clkdiv:clkdiv_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                          ;
+-------------------------------+--------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkdiv ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                       ;
; LOCK_LOW                      ; 1                        ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                       ;
; BANDWIDTH                     ; 0                        ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                       ;
; VCO_MIN                       ; 0                        ; Untyped                                                       ;
; VCO_MAX                       ; 0                        ; Untyped                                                       ;
; VCO_CENTER                    ; 0                        ; Untyped                                                       ;
; PFD_MIN                       ; 0                        ; Untyped                                                       ;
; PFD_MAX                       ; 0                        ; Untyped                                                       ;
; M_INITIAL                     ; 0                        ; Untyped                                                       ;
; M                             ; 0                        ; Untyped                                                       ;
; N                             ; 1                        ; Untyped                                                       ;
; M2                            ; 1                        ; Untyped                                                       ;
; N2                            ; 1                        ; Untyped                                                       ;
; SS                            ; 1                        ; Untyped                                                       ;
; C0_HIGH                       ; 0                        ; Untyped                                                       ;
; C1_HIGH                       ; 0                        ; Untyped                                                       ;
; C2_HIGH                       ; 0                        ; Untyped                                                       ;
; C3_HIGH                       ; 0                        ; Untyped                                                       ;
; C4_HIGH                       ; 0                        ; Untyped                                                       ;
; C5_HIGH                       ; 0                        ; Untyped                                                       ;
; C6_HIGH                       ; 0                        ; Untyped                                                       ;
; C7_HIGH                       ; 0                        ; Untyped                                                       ;
; C8_HIGH                       ; 0                        ; Untyped                                                       ;
; C9_HIGH                       ; 0                        ; Untyped                                                       ;
; C0_LOW                        ; 0                        ; Untyped                                                       ;
; C1_LOW                        ; 0                        ; Untyped                                                       ;
; C2_LOW                        ; 0                        ; Untyped                                                       ;
; C3_LOW                        ; 0                        ; Untyped                                                       ;
; C4_LOW                        ; 0                        ; Untyped                                                       ;
; C5_LOW                        ; 0                        ; Untyped                                                       ;
; C6_LOW                        ; 0                        ; Untyped                                                       ;
; C7_LOW                        ; 0                        ; Untyped                                                       ;
; C8_LOW                        ; 0                        ; Untyped                                                       ;
; C9_LOW                        ; 0                        ; Untyped                                                       ;
; C0_INITIAL                    ; 0                        ; Untyped                                                       ;
; C1_INITIAL                    ; 0                        ; Untyped                                                       ;
; C2_INITIAL                    ; 0                        ; Untyped                                                       ;
; C3_INITIAL                    ; 0                        ; Untyped                                                       ;
; C4_INITIAL                    ; 0                        ; Untyped                                                       ;
; C5_INITIAL                    ; 0                        ; Untyped                                                       ;
; C6_INITIAL                    ; 0                        ; Untyped                                                       ;
; C7_INITIAL                    ; 0                        ; Untyped                                                       ;
; C8_INITIAL                    ; 0                        ; Untyped                                                       ;
; C9_INITIAL                    ; 0                        ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                       ;
; C0_PH                         ; 0                        ; Untyped                                                       ;
; C1_PH                         ; 0                        ; Untyped                                                       ;
; C2_PH                         ; 0                        ; Untyped                                                       ;
; C3_PH                         ; 0                        ; Untyped                                                       ;
; C4_PH                         ; 0                        ; Untyped                                                       ;
; C5_PH                         ; 0                        ; Untyped                                                       ;
; C6_PH                         ; 0                        ; Untyped                                                       ;
; C7_PH                         ; 0                        ; Untyped                                                       ;
; C8_PH                         ; 0                        ; Untyped                                                       ;
; C9_PH                         ; 0                        ; Untyped                                                       ;
; L0_HIGH                       ; 1                        ; Untyped                                                       ;
; L1_HIGH                       ; 1                        ; Untyped                                                       ;
; G0_HIGH                       ; 1                        ; Untyped                                                       ;
; G1_HIGH                       ; 1                        ; Untyped                                                       ;
; G2_HIGH                       ; 1                        ; Untyped                                                       ;
; G3_HIGH                       ; 1                        ; Untyped                                                       ;
; E0_HIGH                       ; 1                        ; Untyped                                                       ;
; E1_HIGH                       ; 1                        ; Untyped                                                       ;
; E2_HIGH                       ; 1                        ; Untyped                                                       ;
; E3_HIGH                       ; 1                        ; Untyped                                                       ;
; L0_LOW                        ; 1                        ; Untyped                                                       ;
; L1_LOW                        ; 1                        ; Untyped                                                       ;
; G0_LOW                        ; 1                        ; Untyped                                                       ;
; G1_LOW                        ; 1                        ; Untyped                                                       ;
; G2_LOW                        ; 1                        ; Untyped                                                       ;
; G3_LOW                        ; 1                        ; Untyped                                                       ;
; E0_LOW                        ; 1                        ; Untyped                                                       ;
; E1_LOW                        ; 1                        ; Untyped                                                       ;
; E2_LOW                        ; 1                        ; Untyped                                                       ;
; E3_LOW                        ; 1                        ; Untyped                                                       ;
; L0_INITIAL                    ; 1                        ; Untyped                                                       ;
; L1_INITIAL                    ; 1                        ; Untyped                                                       ;
; G0_INITIAL                    ; 1                        ; Untyped                                                       ;
; G1_INITIAL                    ; 1                        ; Untyped                                                       ;
; G2_INITIAL                    ; 1                        ; Untyped                                                       ;
; G3_INITIAL                    ; 1                        ; Untyped                                                       ;
; E0_INITIAL                    ; 1                        ; Untyped                                                       ;
; E1_INITIAL                    ; 1                        ; Untyped                                                       ;
; E2_INITIAL                    ; 1                        ; Untyped                                                       ;
; E3_INITIAL                    ; 1                        ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                       ;
; L0_PH                         ; 0                        ; Untyped                                                       ;
; L1_PH                         ; 0                        ; Untyped                                                       ;
; G0_PH                         ; 0                        ; Untyped                                                       ;
; G1_PH                         ; 0                        ; Untyped                                                       ;
; G2_PH                         ; 0                        ; Untyped                                                       ;
; G3_PH                         ; 0                        ; Untyped                                                       ;
; E0_PH                         ; 0                        ; Untyped                                                       ;
; E1_PH                         ; 0                        ; Untyped                                                       ;
; E2_PH                         ; 0                        ; Untyped                                                       ;
; E3_PH                         ; 0                        ; Untyped                                                       ;
; M_PH                          ; 0                        ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                       ;
; CBXI_PARAMETER                ; clkdiv_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                                ;
+-------------------------------+--------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                           ;
; Entity Instance               ; de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component             ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
; Entity Instance               ; de0_vga_sync_generator:generator|clkdiv:clkdiv_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "buttonDebounce:debounce1" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "buttonDebounce:debounce2" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jan 09 23:58:43 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vga/colors.vhd
    Info (12022): Found design unit 1: colors-RTL
    Info (12023): Found entity 1: colors
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga.vhd
    Info (12022): Found design unit 1: VGA-RTL
    Info (12023): Found entity 1: VGA
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator_tb.vhd
    Info (12022): Found design unit 1: de0_vga_sync_generator_tb-de0_vga_sync_generator_tb_arch
    Info (12023): Found entity 1: de0_vga_sync_generator_tb
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_display_tb.vhd
    Info (12022): Found design unit 1: de0_vga_display_tb-RTL
    Info (12023): Found entity 1: de0_vga_display_tb
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb_tb.vhd
    Info (12022): Found design unit 1: de0_vga_sprite_control_pb_tb-RTL
    Info (12023): Found entity 1: de0_vga_sprite_control_pb_tb
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd
    Info (12022): Found design unit 1: de0_vga_sprite_control_pb-RTL
    Info (12023): Found entity 1: de0_vga_sprite_control_pb
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd
    Info (12022): Found design unit 1: de0_vga_sync_generator-rtl
    Info (12023): Found entity 1: de0_vga_sync_generator
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd
    Info (12022): Found design unit 1: de0_debouncer-RTL
    Info (12023): Found entity 1: de0_Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd
    Info (12022): Found design unit 1: buttonDebounce-RTL
    Info (12023): Found entity 1: buttonDebounce
Info (12021): Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd
    Info (12022): Found design unit 1: de0_vga_display-rtl
    Info (12023): Found entity 1: de0_vga_display
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: clkdiv-SYN
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 2 design units, including 1 entities, in source file sprite.vhd
    Info (12022): Found design unit 1: sprite-SYN
    Info (12023): Found entity 1: sprite
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Info (12128): Elaborating entity "de0_vga_display" for hierarchy "de0_vga_display:display"
Info (12128): Elaborating entity "sprite" for hierarchy "de0_vga_display:display|sprite:spriterom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "VGA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi91.tdf
    Info (12023): Found entity 1: altsyncram_vi91
Info (12128): Elaborating entity "altsyncram_vi91" for hierarchy "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated"
Info (12128): Elaborating entity "clkdiv" for hierarchy "de0_vga_display:display|clkdiv:clockDiv"
Info (12128): Elaborating entity "altpll" for hierarchy "de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component"
Info (12133): Instantiated megafunction "de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkdiv"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v
    Info (12023): Found entity 1: clkdiv_altpll
Info (12128): Elaborating entity "clkdiv_altpll" for hierarchy "de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component|clkdiv_altpll:auto_generated"
Info (12128): Elaborating entity "de0_vga_sync_generator" for hierarchy "de0_vga_sync_generator:generator"
Info (12128): Elaborating entity "de0_vga_sprite_control_pb" for hierarchy "de0_vga_sprite_control_pb:sprite"
Info (12128): Elaborating entity "buttonDebounce" for hierarchy "buttonDebounce:debounce2"
Info (12128): Elaborating entity "colors" for hierarchy "colors:color"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component|clkdiv_altpll:auto_generated|wire_pll1_clk[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|q_a[0]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 91 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 52 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Wed Jan 09 23:58:46 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


