<div id="pf20e" class="pf w0 h0" data-page-no="20e"><div class="pc pc20e w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg20e.png"/><div class="c x4b y2cdf w50 h127"><div class="t m3f xed h12e y2eb0 ff2 fs8a fc0 sc0 ls224">+<span class="fs92 ls0 ws0"> </span></div><div class="t m3f xed h12e y2eb1 ff2 fs8a fc0 sc0 ls0">-</div><div class="t m0 x62 h26 y2e31 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>RQ</div><div class="t m0 x0 h7 y2e32 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NP</div><div class="t m0 x0 h7 y2eb2 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NM</div><div class="t m0 x106 h26 y2e1b ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _5"></span>TE<span class="_ _16"></span>R<span class="_ _153"></span>_C<span class="_ _154"></span>N<span class="_ _5"></span>T</div><div class="t m0 x17 h26 y2eb3 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>NV</div><div class="t m0 xa4 h26 y2eb4 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>UT</div><div class="t m0 x71 h26 y2e05 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>OUT</div><div class="t m0 xee h7 y2eb5 ff2 fs4 fc0 sc0 ls0 ws190">O<span class="_ _153"></span>P<span class="_ _154"></span>E</div><div class="t m0 x4 h4 y2eb6 ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x15e h26 y2e34 ff2 fsf fc0 sc0 ls0 ws1bf">S<span class="_ _154"></span>E</div><div class="t m0 x6a h27 y2eb7 ff2 fs4 fc0 sc0 ls0 ws0">C<span class="_ _153"></span>M<span class="_ _155"></span>P<span class="_ _124"></span>O<span class="_ _16"></span> <span class="_ _16"></span>to<span class="ff3 fs2"> </span></div><div class="t m0 x6a h7 y2eb8 ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _124"></span>A<span class="_ _155"></span>D</div><div class="t m0 x102 h7 y2eb9 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>UT<span class="_ _153"></span>A</div><div class="t m0 x162 h4 y2eba ff2 fs2 fc0 sc0 ls0 ws0">0 </div><div class="t m0 x15f h4 y2ebb ff2 fs2 fc0 sc0 ls0">1</div><div class="t m0 x15f h4 y2ebc ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x1f h26 y2ebd ff2 fsf fc0 sc0 ls0 ws1bf">WE</div><div class="t m0 x12a h4 y2ebe ff2 fs2 fc0 sc0 ls0 ws0">1 </div><div class="t m0 x12a h4 y2e67 ff2 fs2 fc0 sc0 ls0">0</div><div class="t m0 xce h7 y2ebf ff2 fs4 fc0 sc0 ls0 ws190">S<span class="_ _124"></span>E<span class="_ _16"></span>=0</div><div class="t m0 x106 h7 y2ec0 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>G<span class="_ _153"></span>M<span class="_ _155"></span>UX</div><div class="t m0 x9e h26 y2ec1 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>S</div><div class="t m0 x4 h26 y2ec2 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER</div><div class="t m0 x125 h7 y2ec3 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x163 h7 y2ec4 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 xed h128 y2e43 ff2 fs87 fc0 sc0 ls0">+</div><div class="t m3d xed h129 y2ec5 ff2 fs88 fc0 sc0 ls0">-</div><div class="t m0 x142 h27 y2ec6 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x142 h7 y2ec7 ff2 fs4 fc0 sc0 ls0 ws0">bus clock</div><div class="t m0 x15f h27 y2ebc ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>S<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x14 h137 y2ec8 ff2 fs93 fc0 sc0 ls0">&gt;</div><div class="t m0 x150 h26 y2e05 ff2 fsf fc0 sc0 ls0 ws3bd">I<span class="_ _5"></span>E<span class="_ _16"></span>R<span class="_ _153"></span>/F C<span class="_ _16"></span>F<span class="_ _153"></span>R/F</div><div class="t m0 x4 h27 y2eb6 ff2 fsf fc0 sc0 ls0 ws1bf">WI<span class="_ _5"></span>NDO<span class="_ _16"></span>W/S<span class="_ _154"></span>A<span class="_ _5"></span>M<span class="_ _155"></span>P<span class="_ _154"></span>L<span class="_ _155"></span>E<span class="ff3 fs2 ws0"> </span></div><div class="t m42 x117 h138 y2ec9 ff2 fs94 fc0 sc0 ls0 ws0">EN, PMODE,HYSTCTR[1:0<span class="fs95">]</span></div><div class="t m0 x127 hec y2ea2 ff2 fs43 fc0 sc0 ls0 ws0">divided </div><div class="t m0 x127 hec y2eca ff2 fs43 fc0 sc0 ls0 ws0">bus </div><div class="t m0 x127 hec y2ecb ff2 fs43 fc0 sc0 ls0">clock</div><div class="t m0 x4 hec y2ecc ff2 fs43 fc0 sc0 ls0">CMPO</div><div class="t m0 x109 hec y2ecd ff2 fs43 fc0 sc0 ls0">0x01</div><div class="t m0 x1a hec y2ece ff2 fs43 fc0 sc0 ls0 ws0">Internal bus</div><div class="t m0 x13f hec y2ecf ff2 fs43 fc0 sc0 ls0">Polarity</div><div class="t m0 x4a hec y2ed0 ff2 fs43 fc0 sc0 ls0">select</div><div class="t m0 x23 hec y2ed1 ff2 fs43 fc4 sc0 ls0">Window</div><div class="t m0 x131 hec y2ed2 ff2 fs43 fc4 sc0 ls0">control</div><div class="t m0 xe9 hec y2ed3 ff2 fs43 fc0 sc0 ls0 ws0">Filter </div><div class="t m0 xe9 h139 y2ed4 ff2 fs43 fc0 sc0 ls0 ws3c5">block <span class="v25">Interrupt</span></div><div class="t m0 xb3 hec y2ed2 ff2 fs43 fc0 sc0 ls0">control</div><div class="t m0 x10c hec y2ed5 ff2 fs43 fc0 sc0 ls0">Clock</div><div class="t m0 xd0 hec y2ed6 ff2 fs43 fc0 sc0 ls0">prescaler</div><div class="t m0 xec hec y2ed7 ff2 fs43 fc0 sc0 ls0 ws0">To other SOC functions</div></div><div class="t m0 xc8 h9 y2d09 ff1 fs2 fc0 sc0 ls0 ws0">Figure 29-19. Sampled, Filtered (# 4B): sampling point internally derived</div><div class="t m0 x9 hf y2d0a ff3 fs5 fc0 sc0 ls0 ws0">The only difference in operation between Sampled, Non-Filtered (# 3B) and Sampled,</div><div class="t m0 x9 hf y2ed8 ff3 fs5 fc0 sc0 ls0 ws0">Filtered (# 4B) is that now, CR0[FILTER_CNT]&gt;1, which activates filter operation.</div><div class="t m0 x9 h1b y2ed9 ff1 fsc fc0 sc0 ls0 ws0">29.8.1.5<span class="_ _b"> </span>Windowed mode (#s 5A &amp; 5B)</div><div class="t m0 x9 hf y2eda ff3 fs5 fc0 sc0 ls0 ws0">The following figure illustrates comparator operation in the Windowed mode, ignoring</div><div class="t m0 x9 hf y2edb ff3 fs5 fc0 sc0 ls0 ws0">latency of the analog comparator, polarity select, and window control block. It also</div><div class="t m0 x9 hf y2edc ff3 fs5 fc0 sc0 ls0 ws0">assumes that the polarity select is set to non-inverting state.</div><div class="t m0 x10e h8 y2edd ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y2ede ff3 fs5 fc0 sc0 ls0 ws0">The analog comparator output is passed to COUTA only when</div><div class="t m0 x3e hf y2edf ff3 fs5 fc0 sc0 ls0 ws0">the WINDOW signal is high.</div><div class="t m0 x9 hf y2ee0 ff3 fs5 fc0 sc0 ls0 ws0">In actual operation, COUTA may lag the analog inputs by up to one bus clock cycle plus</div><div class="t m0 x9 hf y2ee1 ff3 fs5 fc0 sc0 ls0 ws0">the combinational path delay through the comparator and polarity select logic.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">526<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
