Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 16:24:29 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file acquireToHDMI_timing_summary_routed.rpt -pb acquireToHDMI_timing_summary_routed.pb -rpx acquireToHDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : acquireToHDMI
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-18  Warning           Missing input or output delay                       29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.329        0.000                      0                  562        0.048        0.000                      0                  562        0.540        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 10.000}       20.000          50.000          
datapath/vc/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0      {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0      {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                            12.889        0.000                      0                  241        0.048        0.000                      0                  241        9.500        0.000                       0                   124  
datapath/vc/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            1.329        0.000                      0                  321        0.143        0.000                      0                  321        5.757        0.000                       0                   226  
  clk_out2_clk_wiz_0                                                                                                                                                        0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk                                     
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk                 
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.064ns (16.047%)  route 5.566ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.241    12.079    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X35Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.501    24.931    ctrlpath/clk
    SLICE_X35Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.277    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205    24.968    ctrlpath/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         24.968    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.064ns (16.047%)  route 5.566ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.241    12.079    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.501    24.931    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.277    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.004    ctrlpath/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.004    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.064ns (16.047%)  route 5.566ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.241    12.079    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.501    24.931    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.277    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.004    ctrlpath/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.004    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.064ns (16.047%)  route 5.566ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.241    12.079    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.501    24.931    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.277    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    25.004    ctrlpath/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         25.004    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.064ns (16.427%)  route 5.413ns (83.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.088    11.926    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y50         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.064ns (16.427%)  route 5.413ns (83.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.088    11.926    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y50         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.064ns (16.427%)  route 5.413ns (83.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.088    11.926    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y50         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.064ns (16.439%)  route 5.409ns (83.561%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.083    11.922    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y52         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.064ns (16.439%)  route 5.409ns (83.561%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.083    11.922    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y52         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 ctrlpath/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.064ns (16.439%)  route 5.409ns (83.561%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.742     5.449    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.905 r  ctrlpath/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          2.142     8.047    ctrlpath/Q[3]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.152     8.199 r  ctrlpath/tmp[10]_i_5/O
                         net (fo=6, routed)           1.493     9.692    ctrlpath/FSM_onehot_state_reg[21]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.332    10.024 r  ctrlpath/FSM_onehot_state[21]_i_5/O
                         net (fo=1, routed)           0.690    10.714    datapath/rateCounter/FSM_onehot_state_reg[21]_2
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.838 r  datapath/rateCounter/FSM_onehot_state[21]_i_1/O
                         net (fo=22, routed)          1.083    11.922    ctrlpath/FSM_onehot_state_reg[21]_2[0]
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    24.921    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X34Y52         FDRE (Setup_fdre_C_CE)      -0.169    25.108    ctrlpath/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 13.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 datapath/prevRegisterCh1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.617%)  route 0.222ns (54.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.541    datapath/prevRegisterCh1/clk
    SLICE_X37Y49         FDRE                                         r  datapath/prevRegisterCh1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  datapath/prevRegisterCh1/q_reg[15]/Q
                         net (fo=3, routed)           0.222     1.904    datapath/currRegisterCh1/FSM_onehot_state_reg[4]
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  datapath/currRegisterCh1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.949    ctrlpath/FSM_onehot_state_reg[21]_3[1]
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.859     2.057    ctrlpath/clk
    SLICE_X37Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.901    ctrlpath/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ctrlpath/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.711%)  route 0.239ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.239     1.915    ctrlpath/FSM_onehot_state_reg_n_0_[7]
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     2.031    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.247     1.784    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.063     1.847    ctrlpath/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ctrlpath/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/prevRegisterCh1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.415%)  route 0.350ns (62.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[10]/Q
                         net (fo=19, routed)          0.350     2.026    datapath/prevRegisterCh1/q_reg[15]_1[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.071 r  datapath/prevRegisterCh1/q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.071    datapath/prevRegisterCh1/q[15]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  datapath/prevRegisterCh1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     2.058    datapath/prevRegisterCh1/clk
    SLICE_X37Y49         FDRE                                         r  datapath/prevRegisterCh1/q_reg[15]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.902    datapath/prevRegisterCh1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ctrlpath/FSM_onehot_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/addyCounter/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.914%)  route 0.347ns (65.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X35Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  ctrlpath/FSM_onehot_state_reg[21]/Q
                         net (fo=12, routed)          0.347     2.000    ctrlpath/Q[12]
    SLICE_X26Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.045 r  ctrlpath/tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.045    datapath/addyCounter/tmp_reg[6]_1[3]
    SLICE_X26Y49         FDRE                                         r  datapath/addyCounter/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     2.030    datapath/addyCounter/clk
    SLICE_X26Y49         FDRE                                         r  datapath/addyCounter/tmp_reg[6]/C
                         clock pessimism             -0.247     1.783    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.091     1.874    datapath/addyCounter/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ctrlpath/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.079     1.755    ctrlpath/FSM_onehot_state_reg_n_0_[5]
    SLICE_X34Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     2.030    ctrlpath/clk
    SLICE_X34Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.518     1.512    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.064     1.576    ctrlpath/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.189ns (32.545%)  route 0.392ns (67.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.514    datapath/clk
    SLICE_X29Y49         FDRE                                         r  datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  datapath/storing_reg/Q
                         net (fo=10, routed)          0.392     2.047    ctrlpath/triggerCh1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.048     2.095 r  ctrlpath/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000     2.095    ctrlpath/FSM_onehot_state[15]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     2.030    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.247     1.783    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.131     1.914    ctrlpath/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.195%)  route 0.392ns (67.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.514    datapath/clk
    SLICE_X29Y49         FDRE                                         r  datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  datapath/storing_reg/Q
                         net (fo=10, routed)          0.392     2.047    ctrlpath/triggerCh1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.045     2.092 r  ctrlpath/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000     2.092    ctrlpath/FSM_onehot_state[10]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     2.030    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.247     1.783    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     1.903    ctrlpath/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ctrlpath/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ctrlpath/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.399%)  route 0.339ns (72.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X35Y51         FDSE                                         r  ctrlpath/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDSE (Prop_fdse_C_Q)         0.128     1.640 r  ctrlpath/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.339     1.979    ctrlpath/Q[0]
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     2.031    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.247     1.784    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.005     1.789    ctrlpath/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 currModeBtn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            manual_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.541    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  currModeBtn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     1.689 r  currModeBtn_reg/Q
                         net (fo=2, routed)           0.073     1.763    currModeBtn
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.098     1.861 r  manual_i_1/O
                         net (fo=1, routed)           0.000     1.861    manual_i_1_n_0
    SLICE_X42Y51         FDSE                                         r  manual_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    clk_IBUF_BUFG
    SLICE_X42Y51         FDSE                                         r  manual_reg/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y51         FDSE (Hold_fdse_C_D)         0.120     1.661    manual_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 datapath/shortCounter/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/shortCounter/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.811%)  route 0.141ns (43.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.511    datapath/shortCounter/clk
    SLICE_X35Y55         FDRE                                         r  datapath/shortCounter/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  datapath/shortCounter/tmp_reg[4]/Q
                         net (fo=7, routed)           0.141     1.794    datapath/shortCounter/shortd0[4]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  datapath/shortCounter/tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.839    datapath/shortCounter/p_2_in[7]
    SLICE_X33Y55         FDRE                                         r  datapath/shortCounter/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.830     2.028    datapath/shortCounter/clk
    SLICE_X33Y55         FDRE                                         r  datapath/shortCounter/tmp_reg[7]/C
                         clock pessimism             -0.482     1.546    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.092     1.638    datapath/shortCounter/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y52   currForceBtn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y51   currModeBtn_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X42Y51   manual_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y52   prevForceBtn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y51   prevModeBtn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y52   single_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X35Y51   ctrlpath/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   currForceBtn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   currForceBtn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   currModeBtn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   currModeBtn_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   manual_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   manual_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   prevForceBtn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   prevForceBtn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   prevModeBtn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   prevModeBtn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   currForceBtn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   currForceBtn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   currModeBtn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   currModeBtn_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   manual_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   manual_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   prevForceBtn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52   prevForceBtn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   prevModeBtn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51   prevModeBtn_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  datapath/vc/inst/clk_in1
  To Clock:  datapath/vc/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/vc/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/vc/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.957ns  (logic 6.269ns (52.430%)  route 5.688ns (47.570%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.705     1.705    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.587 r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.048     3.635    datapath/signalBRAMCh2_n_0
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[23]_P[22])
                                                      3.841     7.476 f  datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.354     8.831    datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.152     8.983 r  datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           0.566     9.549    datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.326     9.875 r  datapath/vidSigGen/ltOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.489    10.364    datapath/ch2Comparator/red_reg[7][0]
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.829 r  datapath/ch2Comparator/ltOp_carry__0/CO[1]
                         net (fo=3, routed)           0.426    11.255    datapath/vidSigGen/red_reg[7][0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.329    11.584 f  datapath/vidSigGen/green[7]_i_3/O
                         net (fo=1, routed)           0.633    12.217    datapath/vidSigGen/green[7]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.341 f  datapath/vidSigGen/green[7]_i_2/O
                         net (fo=3, routed)           1.171    13.512    datapath/vidSigGen/green[7]_i_2_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.150    13.662 r  datapath/vidSigGen/green[7]_i_1/O
                         net (fo=1, routed)           0.000    13.662    datapath/scoFace/green_reg[7]_1[2]
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[7]/C
                         clock pessimism              0.139    15.108    
                         clock uncertainty           -0.234    14.874    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.118    14.992    datapath/scoFace/green_reg[7]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.540ns  (logic 6.243ns (54.098%)  route 5.297ns (45.902%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 14.972 - 13.474 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.705     1.705    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.587 r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.048     3.635    datapath/signalBRAMCh2_n_0
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[23]_P[22])
                                                      3.841     7.476 f  datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.354     8.831    datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.152     8.983 r  datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           0.566     9.549    datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.326     9.875 r  datapath/vidSigGen/ltOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.489    10.364    datapath/ch2Comparator/red_reg[7][0]
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.829 r  datapath/ch2Comparator/ltOp_carry__0/CO[1]
                         net (fo=3, routed)           0.426    11.255    datapath/vidSigGen/red_reg[7][0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.329    11.584 f  datapath/vidSigGen/green[7]_i_3/O
                         net (fo=1, routed)           0.633    12.217    datapath/vidSigGen/green[7]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.341 f  datapath/vidSigGen/green[7]_i_2/O
                         net (fo=3, routed)           0.780    13.122    datapath/vidSigGen/green[7]_i_2_n_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.124    13.246 r  datapath/vidSigGen/blue[7]_i_1/O
                         net (fo=1, routed)           0.000    13.246    datapath/scoFace/blue_reg[7]_1
    SLICE_X34Y39         FDRE                                         r  datapath/scoFace/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.498    14.972    datapath/scoFace/CLK
    SLICE_X34Y39         FDRE                                         r  datapath/scoFace/blue_reg[7]/C
                         clock pessimism              0.139    15.111    
                         clock uncertainty           -0.234    14.877    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.077    14.954    datapath/scoFace/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 6.243ns (54.489%)  route 5.214ns (45.511%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.705     1.705    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.587 r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.048     3.635    datapath/signalBRAMCh2_n_0
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[23]_P[22])
                                                      3.841     7.476 f  datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.354     8.831    datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.152     8.983 r  datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           0.566     9.549    datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.326     9.875 r  datapath/vidSigGen/ltOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.489    10.364    datapath/ch2Comparator/red_reg[7][0]
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.829 r  datapath/ch2Comparator/ltOp_carry__0/CO[1]
                         net (fo=3, routed)           0.426    11.255    datapath/vidSigGen/red_reg[7][0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.329    11.584 f  datapath/vidSigGen/green[7]_i_3/O
                         net (fo=1, routed)           0.633    12.217    datapath/vidSigGen/green[7]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.341 f  datapath/vidSigGen/green[7]_i_2/O
                         net (fo=3, routed)           0.698    13.039    datapath/vidSigGen/green[7]_i_2_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.163 r  datapath/vidSigGen/green[4]_i_1/O
                         net (fo=1, routed)           0.000    13.163    datapath/scoFace/green_reg[7]_1[0]
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[4]/C
                         clock pessimism              0.139    15.108    
                         clock uncertainty           -0.234    14.874    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.077    14.951    datapath/scoFace/green_reg[4]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.972ns  (logic 6.145ns (56.009%)  route 4.826ns (43.991%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.704     1.704    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.586 r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.601    datapath/signalBRAMCh1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     7.442 f  datapath/p_0_out__0/P[21]
                         net (fo=6, routed)           1.016     8.458    datapath/scoFace/ltOp_carry__0_i_4[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.152     8.610 r  datapath/scoFace/ltOp_carry__0_i_5/O
                         net (fo=8, routed)           0.479     9.089    datapath/vidSigGen/ltOp_carry__0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.326     9.415 r  datapath/vidSigGen/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.379     9.794    datapath/ch1Comparator/red_reg[6]_1[0]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.282 f  datapath/ch1Comparator/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.654    10.936    datapath/vidSigGen/red_reg[6][0]
    SLICE_X33Y36         LUT2 (Prop_lut2_I1_O)        0.332    11.268 r  datapath/vidSigGen/red[7]_i_4/O
                         net (fo=2, routed)           0.593    11.862    datapath/vidSigGen/ch1Active
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.986 r  datapath/vidSigGen/blue[6]_i_1/O
                         net (fo=4, routed)           0.690    12.676    datapath/scoFace/blue_reg[6]_0
    SLICE_X34Y35         FDRE                                         r  datapath/scoFace/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X34Y35         FDRE                                         r  datapath/scoFace/blue_reg[6]/C
                         clock pessimism              0.105    15.074    
                         clock uncertainty           -0.234    14.840    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)       -0.031    14.809    datapath/scoFace/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.052ns  (logic 6.269ns (56.725%)  route 4.783ns (43.275%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.704     1.704    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.586 r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.601    datapath/signalBRAMCh1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     7.442 f  datapath/p_0_out__0/P[21]
                         net (fo=6, routed)           1.016     8.458    datapath/scoFace/ltOp_carry__0_i_4[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.152     8.610 r  datapath/scoFace/ltOp_carry__0_i_5/O
                         net (fo=8, routed)           0.479     9.089    datapath/vidSigGen/ltOp_carry__0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.326     9.415 r  datapath/vidSigGen/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.379     9.794    datapath/ch1Comparator/red_reg[6]_1[0]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.282 f  datapath/ch1Comparator/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.654    10.936    datapath/vidSigGen/red_reg[6][0]
    SLICE_X33Y36         LUT2 (Prop_lut2_I1_O)        0.332    11.268 r  datapath/vidSigGen/red[7]_i_4/O
                         net (fo=2, routed)           0.593    11.862    datapath/vidSigGen/ch1Active
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.986 r  datapath/vidSigGen/blue[6]_i_1/O
                         net (fo=4, routed)           0.646    12.632    datapath/vidSigGen/red[7]_i_4_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  datapath/vidSigGen/green[6]_i_1/O
                         net (fo=1, routed)           0.000    12.756    datapath/scoFace/green_reg[7]_1[1]
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X34Y36         FDRE                                         r  datapath/scoFace/green_reg[6]/C
                         clock pessimism              0.105    15.074    
                         clock uncertainty           -0.234    14.840    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.081    14.921    datapath/scoFace/green_reg[6]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 5.995ns (58.303%)  route 4.288ns (41.697%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.705     1.705    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.587 r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.048     3.635    datapath/signalBRAMCh2_n_0
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[23]_P[22])
                                                      3.841     7.476 f  datapath/p_0_out__1/P[22]
                         net (fo=5, routed)           1.354     8.831    datapath/scoFace/ltOp_carry__0_i_4__0[3]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.152     8.983 r  datapath/scoFace/ltOp_carry__0_i_5__0/O
                         net (fo=8, routed)           0.566     9.549    datapath/vidSigGen/ltOp_carry__0_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.326     9.875 r  datapath/vidSigGen/ltOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.489    10.364    datapath/ch2Comparator/red_reg[7][0]
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.829 f  datapath/ch2Comparator/ltOp_carry__0/CO[1]
                         net (fo=3, routed)           0.830    11.659    datapath/vidSigGen/red_reg[7][0]
    SLICE_X33Y36         LUT6 (Prop_lut6_I2_O)        0.329    11.988 r  datapath/vidSigGen/red[7]_i_1/O
                         net (fo=1, routed)           0.000    11.988    datapath/scoFace/D[1]
    SLICE_X33Y36         FDRE                                         r  datapath/scoFace/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X33Y36         FDRE                                         r  datapath/scoFace/red_reg[7]/C
                         clock pessimism              0.105    15.074    
                         clock uncertainty           -0.234    14.840    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.031    14.871    datapath/scoFace/red_reg[7]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/scoFace/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.962ns  (logic 6.021ns (60.439%)  route 3.941ns (39.561%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.969 - 13.474 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.704     1.704    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.586 r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.601    datapath/signalBRAMCh1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     7.442 f  datapath/p_0_out__0/P[21]
                         net (fo=6, routed)           1.016     8.458    datapath/scoFace/ltOp_carry__0_i_4[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.152     8.610 r  datapath/scoFace/ltOp_carry__0_i_5/O
                         net (fo=8, routed)           0.370     8.980    datapath/vidSigGen/ltOp_carry__0
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.326     9.306 r  datapath/vidSigGen/ltOp_carry__0_i_2/O
                         net (fo=1, routed)           0.568     9.874    datapath/ch1Comparator/red_reg[6][0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.362 r  datapath/ch1Comparator/ltOp_carry__0/CO[1]
                         net (fo=3, routed)           0.972    11.335    datapath/vidSigGen/CO[0]
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.332    11.667 r  datapath/vidSigGen/red[6]_i_1/O
                         net (fo=1, routed)           0.000    11.667    datapath/scoFace/D[0]
    SLICE_X33Y36         FDRE                                         r  datapath/scoFace/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.495    14.969    datapath/scoFace/CLK
    SLICE_X33Y36         FDRE                                         r  datapath/scoFace/red_reg[6]/C
                         clock pessimism              0.105    15.074    
                         clock uncertainty           -0.234    14.840    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.029    14.869    datapath/scoFace/red_reg[6]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.742ns (13.564%)  route 4.728ns (86.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.998 - 13.474 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.751     1.751    datapath/vidSigGen/CLK
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=102, routed)         3.809     5.979    datapath/pixelHorz[2]
    SLICE_X30Y35         LUT3 (Prop_lut3_I2_O)        0.323     6.302 r  datapath/signalBRAMCh1_i_9/O
                         net (fo=2, routed)           0.920     7.221    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y6          RAMB36E1                                     r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.525    14.998    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.103    
                         clock uncertainty           -0.234    14.869    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    14.099    datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.742ns (13.829%)  route 4.623ns (86.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 14.999 - 13.474 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.751     1.751    datapath/vidSigGen/CLK
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=102, routed)         3.809     5.979    datapath/pixelHorz[2]
    SLICE_X30Y35         LUT3 (Prop_lut3_I2_O)        0.323     6.302 r  datapath/signalBRAMCh1_i_9/O
                         net (fo=2, routed)           0.815     7.116    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.526    14.999    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.104    
                         clock uncertainty           -0.234    14.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    14.100    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 datapath/vidSigGen/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.742ns (14.442%)  route 4.396ns (85.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 14.999 - 13.474 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.751     1.751    datapath/vidSigGen/CLK
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/vidSigGen/pixelHorz_reg[2]/Q
                         net (fo=102, routed)         3.438     5.608    datapath/pixelHorz[2]
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.323     5.931 r  datapath/signalBRAMCh1_i_8/O
                         net (fo=2, routed)           0.958     6.889    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487    14.961    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.526    14.999    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.105    15.104    
                         clock uncertainty           -0.234    14.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    14.080    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 datapath/vidSigGen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vidSigGen/h_activeArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.589     0.589    datapath/vidSigGen/CLK
    SLICE_X39Y40         FDRE                                         r  datapath/vidSigGen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  datapath/vidSigGen/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.090     0.820    datapath/vidSigGen/h_cnt_reg[10]
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  datapath/vidSigGen/h_activeArea_i_1/O
                         net (fo=1, routed)           0.000     0.865    datapath/vidSigGen/h_activeArea_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  datapath/vidSigGen/h_activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.858     0.858    datapath/vidSigGen/CLK
    SLICE_X38Y40         FDRE                                         r  datapath/vidSigGen/h_activeArea_reg/C
                         clock pessimism             -0.256     0.602    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     0.722    datapath/vidSigGen/h_activeArea_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.580     0.580    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.108     0.852    datapath/vgaToHdmi/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.897 r  datapath/vgaToHdmi/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.897    datapath/vgaToHdmi/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.848     0.848    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[5]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     0.716    datapath/vgaToHdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.580     0.580    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.854    datapath/vgaToHdmi/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.899 r  datapath/vgaToHdmi/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.899    datapath/vgaToHdmi/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.848     0.848    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     0.716    datapath/vgaToHdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encr/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.433%)  route 0.132ns (41.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.579     0.579    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDRE                                         r  datapath/vgaToHdmi/inst/encr/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  datapath/vgaToHdmi/inst/encr/n1d_reg[0]/Q
                         net (fo=4, routed)           0.132     0.852    datapath/vgaToHdmi/inst/encr/n1d[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.897 r  datapath/vgaToHdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.897    datapath/vgaToHdmi/inst/encr/q_m_1
    SLICE_X42Y23         FDRE                                         r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.846     0.846    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.253     0.593    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     0.713    datapath/vgaToHdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/vidSigGen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vidSigGen/pixelHorz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.589     0.589    datapath/vidSigGen/CLK
    SLICE_X37Y41         FDRE                                         r  datapath/vidSigGen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  datapath/vidSigGen/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.105     0.834    datapath/vidSigGen/h_cnt_reg[5]
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  datapath/vidSigGen/pixelHorz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.879    datapath/vidSigGen/minusOp[6]
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.858     0.858    datapath/vidSigGen/CLK
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[6]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092     0.694    datapath/vidSigGen/pixelHorz_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/vidSigGen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vidSigGen/pixelHorz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.693%)  route 0.106ns (36.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.589     0.589    datapath/vidSigGen/CLK
    SLICE_X37Y41         FDRE                                         r  datapath/vidSigGen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  datapath/vidSigGen/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.106     0.836    datapath/vidSigGen/h_cnt_reg[5]
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.881 r  datapath/vidSigGen/pixelHorz[5]_i_1/O
                         net (fo=1, routed)           0.000     0.881    datapath/vidSigGen/pixelHorz[5]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.858     0.858    datapath/vidSigGen/CLK
    SLICE_X36Y41         FDRE                                         r  datapath/vidSigGen/pixelHorz_reg[5]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092     0.694    datapath/vidSigGen/pixelHorz_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.112%)  route 0.125ns (39.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.582     0.582    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  datapath/vgaToHdmi/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.125     0.848    datapath/vgaToHdmi/inst/encb/dout_reg[4]_1
    SLICE_X43Y21         LUT4 (Prop_lut4_I1_O)        0.048     0.896 r  datapath/vgaToHdmi/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.896    datapath/vgaToHdmi/inst/encr/D[0]
    SLICE_X43Y21         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.849     0.849    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X43Y21         FDCE                                         r  datapath/vgaToHdmi/inst/encr/dout_reg[4]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     0.701    datapath/vgaToHdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.580     0.580    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X37Y21         FDRE                                         r  datapath/vgaToHdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  datapath/vgaToHdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.120     0.841    datapath/vgaToHdmi/inst/encg/n1d[2]
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.886 r  datapath/vgaToHdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    datapath/vgaToHdmi/inst/encg/q_m_1
    SLICE_X36Y21         FDRE                                         r  datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.847     0.847    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X36Y21         FDRE                                         r  datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091     0.684    datapath/vgaToHdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 datapath/vgaToHdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vgaToHdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.582     0.582    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y21         FDRE                                         r  datapath/vgaToHdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  datapath/vgaToHdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.116     0.862    datapath/vgaToHdmi/inst/encb/c1_q
    SLICE_X42Y19         FDRE                                         r  datapath/vgaToHdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.851     0.851    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X42Y19         FDRE                                         r  datapath/vgaToHdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.253     0.598    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.052     0.650    datapath/vgaToHdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/vidSigGen/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath/vidSigGen/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.474%)  route 0.183ns (49.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.587     0.587    datapath/vidSigGen/CLK
    SLICE_X37Y37         FDRE                                         r  datapath/vidSigGen/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  datapath/vidSigGen/v_cnt_reg[5]/Q
                         net (fo=12, routed)          0.183     0.910    datapath/vidSigGen/v_cnt_reg[5]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.955 r  datapath/vidSigGen/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    datapath/vidSigGen/v_cnt[6]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  datapath/vidSigGen/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.855     0.855    datapath/vidSigGen/CLK
    SLICE_X38Y37         FDRE                                         r  datapath/vidSigGen/v_cnt_reg[6]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.121     0.723    datapath/vidSigGen/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { datapath/vc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y6      datapath/signalBRAMCh1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X2Y6      datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    datapath/vc/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y18     datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y17     datapath/vgaToHdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y24     datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y23     datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y20     datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y19     datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y22     datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y20     datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y20     datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y20     datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y20     datapath/vgaToHdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y25     datapath/vgaToHdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { datapath/vc/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    datapath/vc/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     datapath/vgaToHdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y24     datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y23     datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y20     datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y19     datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y22     datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y21     datapath/vgaToHdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { datapath/vc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    datapath/vc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  datapath/vc/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 4.586ns (47.643%)  route 5.040ns (52.357%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.675     5.382    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           1.127     7.027    ctrlpath/Q[1]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.116     7.143 r  ctrlpath/an7606convst_OBUF_inst_i_4/O
                         net (fo=3, routed)           1.360     8.503    ctrlpath/an7606convst_OBUF_inst_i_4_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I4_O)        0.328     8.831 r  ctrlpath/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.552    11.384    an7606cs_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624    15.008 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000    15.008    an7606cs
    V15                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 4.577ns (48.649%)  route 4.831ns (51.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.675     5.382    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           1.127     7.027    ctrlpath/Q[1]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.116     7.143 r  ctrlpath/an7606convst_OBUF_inst_i_4/O
                         net (fo=3, routed)           1.178     8.321    ctrlpath/an7606convst_OBUF_inst_i_4_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I2_O)        0.328     8.649 r  ctrlpath/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.526    11.175    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    14.790 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000    14.790    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.303ns  (logic 4.709ns (50.623%)  route 4.593ns (49.377%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.664     5.371    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  ctrlpath/FSM_onehot_state_reg[10]/Q
                         net (fo=19, routed)          0.851     6.740    ctrlpath/Q[5]
    SLICE_X34Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.864 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.693     7.557    ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_3_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.152     7.709 r  ctrlpath/an7606convst_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.840     8.550    ctrlpath/an7606convst_OBUF_inst_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.348     8.898 r  ctrlpath/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.209    11.106    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    14.674 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000    14.674    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sampleTimerRollover
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.539ns (53.747%)  route 3.906ns (46.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.664     5.371    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  ctrlpath/FSM_onehot_state_reg[9]/Q
                         net (fo=5, routed)           1.042     6.931    ctrlpath/Q[4]
    SLICE_X34Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.055 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.057     8.112    ctrlpath/FSM_onehot_state_reg[6]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     8.264 r  ctrlpath/sampleTimerRollover_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807    10.071    sampleTimerRollover_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.745    13.817 r  sampleTimerRollover_OBUF_inst/O
                         net (fo=0)                   0.000    13.817    sampleTimerRollover
    J16                                                               r  sampleTimerRollover (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conversionPlusReadoutTime
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.279ns (53.065%)  route 3.785ns (46.935%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.664     5.371    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  ctrlpath/FSM_onehot_state_reg[9]/Q
                         net (fo=5, routed)           1.042     6.931    ctrlpath/Q[4]
    SLICE_X34Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.055 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.057     8.112    ctrlpath/FSM_onehot_state_reg[6]_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.236 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.685     9.922    conversionPlusReadoutTime_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.513    13.435 r  conversionPlusReadoutTime_OBUF_inst/O
                         net (fo=0)                   0.000    13.435    conversionPlusReadoutTime
    K16                                                               r  conversionPlusReadoutTime (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 3.987ns (58.203%)  route 2.863ns (41.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.675     5.382    datapath/clk
    SLICE_X29Y49         FDRE                                         r  datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  datapath/storing_reg/Q
                         net (fo=10, routed)          2.863     8.701    triggerCh1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.232 r  triggerCh1_OBUF_inst/O
                         net (fo=0)                   0.000    12.232    triggerCh1
    M14                                                               r  triggerCh1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 4.140ns (63.844%)  route 2.344ns (36.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.675     5.382    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           2.344     8.245    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622    11.866 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000    11.866    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 4.057ns (68.907%)  route 1.831ns (31.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.744     5.451    clk_IBUF_BUFG
    SLICE_X42Y51         FDSE                                         r  manual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDSE (Prop_fdse_C_Q)         0.518     5.969 r  manual_reg/Q
                         net (fo=7, routed)           1.831     7.800    triggerCh2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.339 r  triggerCh2_OBUF_inst/O
                         net (fo=0)                   0.000    11.339    triggerCh2
    M15                                                               r  triggerCh2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.404ns (77.153%)  route 0.416ns (22.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.541    clk_IBUF_BUFG
    SLICE_X42Y51         FDSE                                         r  manual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDSE (Prop_fdse_C_Q)         0.164     1.705 r  manual_reg/Q
                         net (fo=7, routed)           0.416     2.121    triggerCh2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.361 r  triggerCh2_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    triggerCh2
    M15                                                               r  triggerCh2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conversionPlusReadoutTime
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.400ns (66.115%)  route 0.718ns (33.885%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.514    ctrlpath/clk
    SLICE_X35Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ctrlpath/FSM_onehot_state_reg[18]/Q
                         net (fo=6, routed)           0.382     2.037    ctrlpath/Q[9]
    SLICE_X38Y51         LUT5 (Prop_lut5_I1_O)        0.045     2.082 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.418    conversionPlusReadoutTime_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.214     3.632 r  conversionPlusReadoutTime_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    conversionPlusReadoutTime
    K16                                                               r  conversionPlusReadoutTime (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.486ns (68.875%)  route 0.671ns (31.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.514    ctrlpath/clk
    SLICE_X34Y48         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ctrlpath/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.671     2.350    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.671 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000     3.671    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/storing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.373ns (61.454%)  route 0.861ns (38.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.514    datapath/clk
    SLICE_X29Y49         FDRE                                         r  datapath/storing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  datapath/storing_reg/Q
                         net (fo=10, routed)          0.861     2.516    triggerCh1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.748 r  triggerCh1_OBUF_inst/O
                         net (fo=0)                   0.000     3.748    triggerCh1
    M14                                                               r  triggerCh1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.477ns (65.386%)  route 0.782ns (34.614%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[9]/Q
                         net (fo=5, routed)           0.176     1.852    ctrlpath/Q[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  ctrlpath/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.606     2.503    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.771 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000     3.771    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.524ns (61.133%)  route 0.969ns (38.867%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y52         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[12]/Q
                         net (fo=5, routed)           0.234     1.910    ctrlpath/FSM_onehot_state_reg_n_0_[12]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  ctrlpath/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.735     2.690    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     4.005 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000     4.005    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.510ns (60.389%)  route 0.990ns (39.611%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X35Y51         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ctrlpath/FSM_onehot_state_reg[21]/Q
                         net (fo=12, routed)          0.248     1.901    ctrlpath/Q[12]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  ctrlpath/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.742     2.689    an7606cs_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     4.012 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.012    an7606cs
    V15                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlpath/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sampleTimerRollover
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.547ns (61.187%)  route 0.981ns (38.813%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.512    ctrlpath/clk
    SLICE_X34Y50         FDRE                                         r  ctrlpath/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ctrlpath/FSM_onehot_state_reg[11]/Q
                         net (fo=5, routed)           0.163     1.839    ctrlpath/Q[6]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.428     2.313    ctrlpath/conversionPlusReadoutTime_OBUF_inst_i_3_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.043     2.356 r  ctrlpath/sampleTimerRollover_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.390     2.746    sampleTimerRollover_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.295     4.041 r  sampleTimerRollover_OBUF_inst/O
                         net (fo=0)                   0.000     4.041    sampleTimerRollover
    J16                                                               r  sampleTimerRollover (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.874     4.113 r  datapath/vgaToHdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.113    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.873     4.112 r  datapath/vgaToHdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.112    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.878     4.111 r  datapath/vgaToHdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.111    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.877     4.110 r  datapath/vgaToHdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.110    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.107 r  datapath/vgaToHdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.107    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.106 r  datapath/vgaToHdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.106    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 2.338ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.866     4.102 r  datapath/vgaToHdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.102    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 2.337ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677     1.677    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.865     4.101 r  datapath/vgaToHdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.101    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.991ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     0.814     1.568 r  datapath/vgaToHdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.568    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.992ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    datapath/vgaToHdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  datapath/vgaToHdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    datapath/vgaToHdmi/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    0.815     1.569 r  datapath/vgaToHdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.569    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.576 r  datapath/vgaToHdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.576    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     0.821     1.577 r  datapath/vgaToHdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.577    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath/vgaToHdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath/vgaToHdmi/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.577 r  datapath/vgaToHdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.577    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    datapath/vgaToHdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  datapath/vgaToHdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    datapath/vgaToHdmi/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    0.822     1.578 r  datapath/vgaToHdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.578    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 1.003ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     0.826     1.578 r  datapath/vgaToHdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath/vgaToHdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath/vgaToHdmi/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    0.827     1.579 r  datapath/vgaToHdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.677    41.677    datapath/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538    38.139 f  datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    39.899    datapath/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    40.000 f  datapath/vc/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    41.677    datapath/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.546     0.546    datapath/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  datapath/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    datapath/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/vc/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    datapath/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  datapath/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.594ns (23.763%)  route 5.113ns (76.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.431     6.707    datapath/addyCounter/SR[0]
    SLICE_X24Y46         FDRE                                         r  datapath/addyCounter/tmp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.495     4.925    datapath/addyCounter/clk
    SLICE_X24Y46         FDRE                                         r  datapath/addyCounter/tmp_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.594ns (23.763%)  route 5.113ns (76.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.431     6.707    datapath/addyCounter/SR[0]
    SLICE_X24Y46         FDRE                                         r  datapath/addyCounter/tmp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.495     4.925    datapath/addyCounter/clk
    SLICE_X24Y46         FDRE                                         r  datapath/addyCounter/tmp_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.669ns  (logic 1.594ns (23.900%)  route 5.075ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.392     6.669    datapath/addyCounter/SR[0]
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.499     4.929    datapath/addyCounter/clk
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.669ns  (logic 1.594ns (23.900%)  route 5.075ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.392     6.669    datapath/addyCounter/SR[0]
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.499     4.929    datapath/addyCounter/clk
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.669ns  (logic 1.594ns (23.900%)  route 5.075ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.392     6.669    datapath/addyCounter/SR[0]
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.499     4.929    datapath/addyCounter/clk
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.669ns  (logic 1.594ns (23.900%)  route 5.075ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.392     6.669    datapath/addyCounter/SR[0]
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.499     4.929    datapath/addyCounter/clk
    SLICE_X26Y44         FDRE                                         r  datapath/addyCounter/tmp_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/addyCounter/tmp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 1.594ns (24.263%)  route 4.975ns (75.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.293     6.569    datapath/addyCounter/SR[0]
    SLICE_X24Y45         FDRE                                         r  datapath/addyCounter/tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.495     4.925    datapath/addyCounter/clk
    SLICE_X24Y45         FDRE                                         r  datapath/addyCounter/tmp_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            currForceBtn_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.561ns  (logic 1.594ns (24.292%)  route 4.967ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.285     6.561    rst
    SLICE_X31Y52         FDRE                                         r  currForceBtn_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.490     4.920    clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  currForceBtn_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            prevForceBtn_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.561ns  (logic 1.594ns (24.292%)  route 4.967ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.285     6.561    rst
    SLICE_X31Y52         FDRE                                         r  prevForceBtn_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.490     4.920    clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  prevForceBtn_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            single_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.561ns  (logic 1.594ns (24.292%)  route 4.967ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.682     3.159    datapath/rateCounter/resetn_IBUF
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.117     3.276 r  datapath/rateCounter/vgaToHdmi_i_1/O
                         net (fo=152, routed)         3.285     6.561    rst
    SLICE_X31Y52         FDRE                                         r  single_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.490     4.920    clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  single_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606data[11]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.287ns (47.915%)  route 0.312ns (52.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  an7606data[11] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[11]
    U13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[11]_inst/O
                         net (fo=3, routed)           0.312     0.599    datapath/currRegisterCh1/D[11]
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[11]/C

Slack:                    inf
  Source:                 an7606data[10]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.287ns (44.906%)  route 0.352ns (55.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  an7606data[10] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[10]_inst/O
                         net (fo=3, routed)           0.352     0.638    datapath/currRegisterCh1/D[10]
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[10]/C

Slack:                    inf
  Source:                 an7606data[13]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.300ns (46.042%)  route 0.352ns (53.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  an7606data[13] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[13]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  an7606data_IBUF[13]_inst/O
                         net (fo=3, routed)           0.352     0.652    datapath/currRegisterCh1/D[13]
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[13]/C

Slack:                    inf
  Source:                 an7606data[14]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.318ns (47.375%)  route 0.353ns (52.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  an7606data[14] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[14]
    U12                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  an7606data_IBUF[14]_inst/O
                         net (fo=3, routed)           0.353     0.672    datapath/currRegisterCh1/D[14]
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y44         FDRE                                         r  datapath/currRegisterCh1/q_reg[14]/C

Slack:                    inf
  Source:                 an7606data[12]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.306ns (45.122%)  route 0.373ns (54.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  an7606data[12] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[12]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  an7606data_IBUF[12]_inst/O
                         net (fo=3, routed)           0.373     0.679    datapath/currRegisterCh1/D[12]
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[12]/C

Slack:                    inf
  Source:                 an7606data[8]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.279ns (38.470%)  route 0.446ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  an7606data[8] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[8]
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  an7606data_IBUF[8]_inst/O
                         net (fo=3, routed)           0.446     0.725    datapath/currRegisterCh1/D[8]
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[8]/C

Slack:                    inf
  Source:                 an7606data[9]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.276ns (37.998%)  route 0.450ns (62.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  an7606data[9] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  an7606data_IBUF[9]_inst/O
                         net (fo=3, routed)           0.450     0.726    datapath/currRegisterCh1/D[9]
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.059    datapath/currRegisterCh1/clk
    SLICE_X42Y43         FDRE                                         r  datapath/currRegisterCh1/q_reg[9]/C

Slack:                    inf
  Source:                 an7606data[5]
                            (input port)
  Destination:            datapath/currRegisterCh1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.296ns (38.253%)  route 0.477ns (61.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  an7606data[5] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[5]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  an7606data_IBUF[5]_inst/O
                         net (fo=3, routed)           0.477     0.773    datapath/currRegisterCh1/D[5]
    SLICE_X42Y42         FDRE                                         r  datapath/currRegisterCh1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     2.058    datapath/currRegisterCh1/clk
    SLICE_X42Y42         FDRE                                         r  datapath/currRegisterCh1/q_reg[5]/C

Slack:                    inf
  Source:                 an7606data[4]
                            (input port)
  Destination:            datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.292ns (36.298%)  route 0.513ns (63.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  an7606data[4] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  an7606data_IBUF[4]_inst/O
                         net (fo=3, routed)           0.513     0.805    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.065    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 an7606data[5]
                            (input port)
  Destination:            datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.296ns (36.542%)  route 0.513ns (63.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  an7606data[5] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[5]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  an7606data_IBUF[5]_inst/O
                         net (fo=3, routed)           0.513     0.809    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.065    datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.601ns (22.263%)  route 5.590ns (77.737%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.724     7.190    datapath/vgaToHdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.543     1.543    datapath/vgaToHdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 1.601ns (22.700%)  route 5.451ns (77.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.586     7.052    datapath/vgaToHdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.543     1.543    datapath/vgaToHdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.601ns (23.120%)  route 5.323ns (76.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.457     6.924    datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X37Y24         FDCE                                         f  datapath/vgaToHdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.558     1.558    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X37Y24         FDCE                                         r  datapath/vgaToHdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 1.601ns (23.187%)  route 5.303ns (76.813%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.437     6.904    datapath/vgaToHdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.545     1.545    datapath/vgaToHdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.601ns (23.200%)  route 5.299ns (76.800%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.433     6.900    datapath/vgaToHdmi/inst/encr/AR[0]
    SLICE_X38Y22         FDCE                                         f  datapath/vgaToHdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.561     1.561    datapath/vgaToHdmi/inst/encr/pix_clk
    SLICE_X38Y22         FDCE                                         r  datapath/vgaToHdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.755ns  (logic 1.601ns (23.696%)  route 5.155ns (76.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.289     6.755    datapath/vgaToHdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.545     1.545    datapath/vgaToHdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.679ns  (logic 1.601ns (23.966%)  route 5.079ns (76.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.213     6.679    datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X43Y20         FDCE                                         f  datapath/vgaToHdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.565     1.565    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X43Y20         FDCE                                         r  datapath/vgaToHdmi/inst/encg/dout_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.679ns  (logic 1.601ns (23.966%)  route 5.079ns (76.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.213     6.679    datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X43Y20         FDCE                                         f  datapath/vgaToHdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.565     1.565    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X43Y20         FDCE                                         r  datapath/vgaToHdmi/inst/encg/dout_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.679ns  (logic 1.601ns (23.966%)  route 5.079ns (76.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.213     6.679    datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X43Y20         FDCE                                         f  datapath/vgaToHdmi/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.565     1.565    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X43Y20         FDCE                                         r  datapath/vgaToHdmi/inst/encg/dout_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.634ns  (logic 1.601ns (24.130%)  route 5.033ns (75.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           2.866     4.343    datapath/vgaToHdmi/inst/encr/lopt
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.168     6.634    datapath/vgaToHdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.487     1.487    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         1.546     1.546    datapath/vgaToHdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  datapath/vgaToHdmi/inst/serial_g/oserdes_s/CLKDIV





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.045ns (5.627%)  route 0.755ns (94.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.340     0.800    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X38Y14         FDCE                                         f  datapath/vgaToHdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.854     0.854    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X38Y14         FDCE                                         r  datapath/vgaToHdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.045ns (5.278%)  route 0.808ns (94.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.393     0.853    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X41Y14         FDCE                                         f  datapath/vgaToHdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856     0.856    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X41Y14         FDCE                                         r  datapath/vgaToHdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.045ns (4.929%)  route 0.868ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.453     0.913    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X40Y15         FDCE                                         f  datapath/vgaToHdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.855     0.855    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X40Y15         FDCE                                         r  datapath/vgaToHdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.045ns (4.929%)  route 0.868ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.453     0.913    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X40Y15         FDCE                                         f  datapath/vgaToHdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.855     0.855    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X40Y15         FDCE                                         r  datapath/vgaToHdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.045ns (4.622%)  route 0.929ns (95.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.974    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X41Y17         FDCE                                         f  datapath/vgaToHdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.853     0.853    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X41Y17         FDCE                                         r  datapath/vgaToHdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.045ns (4.622%)  route 0.929ns (95.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.974    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X41Y17         FDCE                                         f  datapath/vgaToHdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.853     0.853    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X41Y17         FDCE                                         r  datapath/vgaToHdmi/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.602%)  route 0.933ns (95.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.518     0.978    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X40Y17         FDCE                                         f  datapath/vgaToHdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.853     0.853    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X40Y17         FDCE                                         r  datapath/vgaToHdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.602%)  route 0.933ns (95.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.518     0.978    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X40Y17         FDCE                                         f  datapath/vgaToHdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.853     0.853    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X40Y17         FDCE                                         r  datapath/vgaToHdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.045ns (4.314%)  route 0.998ns (95.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.583     1.043    datapath/vgaToHdmi/inst/encb/AR[0]
    SLICE_X41Y16         FDCE                                         f  datapath/vgaToHdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.854     0.854    datapath/vgaToHdmi/inst/encb/pix_clk
    SLICE_X41Y16         FDCE                                         r  datapath/vgaToHdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 datapath/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.045ns (4.260%)  route 1.011ns (95.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.415     0.415    datapath/vgaToHdmi/inst/encr/pix_clk_locked
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.460 f  datapath/vgaToHdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.597     1.056    datapath/vgaToHdmi/inst/encg/AR[0]
    SLICE_X40Y18         FDCE                                         f  datapath/vgaToHdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.812     0.812    datapath/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/vc/inst/clkout1_buf/O
                         net (fo=224, routed)         0.852     0.852    datapath/vgaToHdmi/inst/encg/pix_clk
    SLICE_X40Y18         FDCE                                         r  datapath/vgaToHdmi/inst/encg/cnt_reg[1]/C





