
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 372.391 ; gain = 162.496
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (46#1) [c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:02:06 . Memory (MB): peak = 689.902 ; gain = 480.008
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:07 . Memory (MB): peak = 689.902 ; gain = 480.008
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 800.809 ; gain = 0.008
Finished Constraint Validation : Time (s): cpu = 00:02:14 ; elapsed = 00:02:32 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:14 ; elapsed = 00:02:32 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:33 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:38 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:51 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:14 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:15 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:15 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:03:16 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:03:16 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:16 . Memory (MB): peak = 800.809 ; gain = 590.914
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:16 . Memory (MB): peak = 800.809 ; gain = 590.914

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |CFGLUT5  |    93|
|3     |LUT1     |    53|
|4     |LUT2     |    47|
|5     |LUT3     |    79|
|6     |LUT4     |   149|
|7     |LUT5     |   146|
|8     |LUT6     |   525|
|9     |MUXF7    |    69|
|10    |MUXF8    |     7|
|11    |RAMB36E1 |    31|
|12    |SRL16E   |   283|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2080|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:16 . Memory (MB): peak = 800.809 ; gain = 590.914
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 800.809 ; gain = 521.961
