# MIPS Processor designed in VHDL

**v0 Goal**: Implement basic blocks (RAM, ALU, registers, control logic)
**v1 Goal**: Basic pipelined processor to implement MIPS instruction set
**v2 Goal**: Cache
**v3 Goal**: Cache Hierarchy, Branch Prediction
**v4 Goal**: Virtual Memory

v0.1

