<stg><name>accumulate_Block__pr</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:0  %agg_result_rowptr_ad = getelementptr [5 x i32]* %agg_result_rowptr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
newFuncRoot:1  store i32 0, i32* %agg_result_rowptr_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %newFuncRoot ], [ %i_3, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_3 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.exitStub, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %csr1_rowptr_addr = getelementptr [5 x i32]* %csr1_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="csr1_rowptr_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:2  %start_idx_1 = load i32* %csr1_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp_s = zext i3 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %csr1_rowptr_addr_1 = getelementptr [5 x i32]* %csr1_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="csr1_rowptr_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
:5  %end_idx_1 = load i32* %csr1_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr2_rowptr_addr = getelementptr [5 x i32]* %csr2_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="csr2_rowptr_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:7  %start_idx_2 = load i32* %csr2_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %csr2_rowptr_addr_1 = getelementptr [5 x i32]* %csr2_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="csr2_rowptr_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
:9  %end_idx_2 = load i32* %csr2_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %agg_result_rowptr_ad_7 = getelementptr [5 x i32]* %agg_result_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="3">
<![CDATA[
:11  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_7, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:2  %start_idx_1 = load i32* %csr1_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
:5  %end_idx_1 = load i32* %csr1_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:7  %start_idx_2 = load i32* %csr2_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
:9  %end_idx_2 = load i32* %csr2_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="3">
<![CDATA[
:11  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_7, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %indvars_iv = phi i32 [ %indvars_iv_next, %8 ], [ %agg_result_rowptr_lo, %7 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j6 = phi i32 [ %j_2, %8 ], [ %start_idx_1, %7 ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %k1 = phi i32 [ %k_2, %8 ], [ %start_idx_2, %7 ]

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_8 = icmp slt i32 %j6, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_9 = icmp slt i32 %k1, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_1 = and i1 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_1, label %9, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = sext i32 %j6 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %csr1_colind_addr = getelementptr [20 x i32]* %csr1_colind, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="csr1_colind_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:2  %csr1_colind_load = load i32* %csr1_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_3 = sext i32 %k1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %csr2_colind_addr = getelementptr [20 x i3]* %csr2_colind, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="csr2_colind_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5">
<![CDATA[
:5  %csr2_colind_load = load i3* %csr2_colind_addr, align 1

]]></Node>
<StgValue><ssdm name="csr2_colind_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = icmp sgt i32 %j6, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %smax1 = select i1 %tmp_5, i32 %j6, i32 %end_idx_1

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6 = sub i32 %indvars_iv, %j6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %z_idx = add i32 %tmp_6, %smax1

]]></Node>
<StgValue><ssdm name="z_idx"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:2  %csr1_colind_load = load i32* %csr1_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5">
<![CDATA[
:5  %csr2_colind_load = load i3* %csr2_colind_addr, align 1

]]></Node>
<StgValue><ssdm name="csr2_colind_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:6  %extLd7 = zext i3 %csr2_colind_load to i32

]]></Node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = icmp eq i32 %csr1_colind_load, %extLd7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_4, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = icmp slt i32 %csr1_colind_load, %extLd7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_12 = sext i32 %indvars_iv to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_11, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %csr2_data_V_addr_1 = getelementptr [20 x i32]* %csr2_data_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
:1  %csr2_data_V_load = load i32* %csr2_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_colind_ad_21 = getelementptr [20 x i32]* %agg_result_colind, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_21"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %extLd7, i32* %agg_result_colind_ad_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %csr1_data_V_addr_1 = getelementptr [20 x i32]* %csr1_data_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
:1  %csr1_data_V_load = load i32* %csr1_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %csr1_data_V_addr = getelementptr [20 x i32]* %csr1_data_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %p_Val2_s = load i32* %csr1_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %csr2_data_V_addr = getelementptr [20 x i32]* %csr2_data_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %p_Val2_1 = load i32* %csr2_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
:1  %csr2_data_V_load = load i32* %csr2_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad_23 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_23"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %csr2_data_V_load, i32* %agg_result_data_V_ad_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %k_4 = add nsw i32 %k1, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
:1  %csr1_data_V_load = load i32* %csr1_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad_22 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_22"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %csr1_data_V_load, i32* %agg_result_data_V_ad_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_colind_ad_20 = getelementptr [20 x i32]* %agg_result_colind, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_20"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %csr1_colind_load, i32* %agg_result_colind_ad_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %j_5 = add nsw i32 %j6, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %tmp_7 = sext i32 %indvars_iv to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %p_Val2_s = load i32* %csr1_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %p_Val2_1 = load i32* %csr2_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %tmp_10 = add i32 %p_Val2_1, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %agg_result_data_V_ad = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  store i32 %tmp_10, i32* %agg_result_data_V_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %agg_result_colind_ad = getelementptr [20 x i32]* %agg_result_colind, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  store i32 %csr1_colind_load, i32* %agg_result_colind_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %j_4 = add nsw i32 %j6, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %k_1 = add nsw i32 %k1, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %indvars_iv_next = add i32 %indvars_iv, 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %j_2 = phi i32 [ %j_4, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ %j_5, %10 ], [ %j6, %12 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %k_2 = phi i32 [ %k_1, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ %k1, %10 ], [ %k_4, %12 ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %z_idx_3 = phi i32 [ %indvars_iv, %5 ], [ %z_idx_2, %13 ]

]]></Node>
<StgValue><ssdm name="z_idx_3"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j_3 = phi i32 [ %j6, %5 ], [ %j_6, %13 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_13 = icmp slt i32 %j_3, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_13, label %13, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sext i32 %j_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %csr1_data_V_addr_2 = getelementptr [20 x i32]* %csr1_data_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:3  %csr1_data_V_load_1 = load i32* %csr1_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr1_colind_addr_1 = getelementptr [20 x i32]* %csr1_colind, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="csr1_colind_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:7  %csr1_colind_load_1 = load i32* %csr1_colind_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %j_6 = add nsw i32 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = icmp sgt i32 %k1, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %smax = select i1 %tmp_16, i32 %k1, i32 %end_idx_2

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_17 = sub i32 %smax, %k1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %z_idx_5 = add i32 %z_idx, %tmp_17

]]></Node>
<StgValue><ssdm name="z_idx_5"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_14 = sext i32 %z_idx_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:3  %csr1_data_V_load_1 = load i32* %csr1_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_24 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_24"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %csr1_data_V_load_1, i32* %agg_result_data_V_ad_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:7  %csr1_colind_load_1 = load i32* %csr1_colind_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %agg_result_colind_ad_22 = getelementptr [20 x i32]* %agg_result_colind, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_22"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:9  store i32 %csr1_colind_load_1, i32* %agg_result_colind_ad_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %z_idx_2 = add nsw i32 %z_idx_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %z_idx_4 = phi i32 [ %z_idx, %3 ], [ %z_idx_6, %14 ]

]]></Node>
<StgValue><ssdm name="z_idx_4"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_3 = phi i32 [ %k1, %3 ], [ %k_5, %14 ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_18 = icmp slt i32 %k_3, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_18, label %14, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_20 = sext i32 %k_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %csr2_data_V_addr_2 = getelementptr [20 x i32]* %csr2_data_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
:3  %csr2_data_V_load_1 = load i32* %csr2_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load_1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr2_colind_addr_1 = getelementptr [20 x i3]* %csr2_colind, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="csr2_colind_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="5">
<![CDATA[
:7  %csr2_colind_load_1 = load i3* %csr2_colind_addr_1, align 1

]]></Node>
<StgValue><ssdm name="csr2_colind_load_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %k_5 = add nsw i32 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %agg_result_rowptr_ad_6 = getelementptr [5 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_6"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store i32 %z_idx_5, i32* %agg_result_rowptr_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_19 = sext i32 %z_idx_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
:3  %csr2_data_V_load_1 = load i32* %csr2_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load_1"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_25 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_25"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %csr2_data_V_load_1, i32* %agg_result_data_V_ad_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="5">
<![CDATA[
:7  %csr2_colind_load_1 = load i3* %csr2_colind_addr_1, align 1

]]></Node>
<StgValue><ssdm name="csr2_colind_load_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
:8  %extLd = zext i3 %csr2_colind_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %agg_result_colind_ad_23 = getelementptr [20 x i32]* %agg_result_colind, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_23"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %extLd, i32* %agg_result_colind_ad_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %z_idx_6 = add nsw i32 %z_idx_4, 1

]]></Node>
<StgValue><ssdm name="z_idx_6"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="174" name="agg_result_rowptr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_rowptr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="csr1_rowptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_rowptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="csr2_rowptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_rowptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="csr1_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="csr2_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="agg_result_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="agg_result_colind" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_colind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="csr1_colind" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_colind"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="csr2_colind" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_colind"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="183" from="agg_result_rowptr" to="agg_result_rowptr_ad" fromId="174" toId="12">
</dataflow>
<dataflow id="185" from="StgValue_184" to="agg_result_rowptr_ad" fromId="184" toId="12">
</dataflow>
<dataflow id="186" from="StgValue_184" to="agg_result_rowptr_ad" fromId="184" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_187" to="StgValue_13" fromId="187" toId="13">
</dataflow>
<dataflow id="189" from="agg_result_rowptr_ad" to="StgValue_13" fromId="12" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_190" to="i" fromId="190" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="193" from="i_3" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_138" to="i" fromId="138" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="195" from="i" to="exitcond" fromId="15" toId="16">
</dataflow>
<dataflow id="197" from="StgValue_196" to="exitcond" fromId="196" toId="16">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="198" toId="17">
</dataflow>
<dataflow id="201" from="StgValue_200" to="empty" fromId="200" toId="17">
</dataflow>
<dataflow id="202" from="StgValue_200" to="empty" fromId="200" toId="17">
</dataflow>
<dataflow id="203" from="StgValue_200" to="empty" fromId="200" toId="17">
</dataflow>
<dataflow id="204" from="i" to="i_3" fromId="15" toId="18">
</dataflow>
<dataflow id="206" from="StgValue_205" to="i_3" fromId="205" toId="18">
</dataflow>
<dataflow id="207" from="exitcond" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="208" from="i" to="tmp" fromId="15" toId="20">
</dataflow>
<dataflow id="209" from="csr1_rowptr" to="csr1_rowptr_addr" fromId="175" toId="21">
</dataflow>
<dataflow id="210" from="StgValue_184" to="csr1_rowptr_addr" fromId="184" toId="21">
</dataflow>
<dataflow id="211" from="tmp" to="csr1_rowptr_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="212" from="csr1_rowptr_addr" to="start_idx_1" fromId="21" toId="22">
</dataflow>
<dataflow id="213" from="i_3" to="tmp_s" fromId="18" toId="23">
</dataflow>
<dataflow id="214" from="csr1_rowptr" to="csr1_rowptr_addr_1" fromId="175" toId="24">
</dataflow>
<dataflow id="215" from="StgValue_184" to="csr1_rowptr_addr_1" fromId="184" toId="24">
</dataflow>
<dataflow id="216" from="tmp_s" to="csr1_rowptr_addr_1" fromId="23" toId="24">
</dataflow>
<dataflow id="217" from="csr1_rowptr_addr_1" to="end_idx_1" fromId="24" toId="25">
</dataflow>
<dataflow id="218" from="csr2_rowptr" to="csr2_rowptr_addr" fromId="176" toId="26">
</dataflow>
<dataflow id="219" from="StgValue_184" to="csr2_rowptr_addr" fromId="184" toId="26">
</dataflow>
<dataflow id="220" from="tmp" to="csr2_rowptr_addr" fromId="20" toId="26">
</dataflow>
<dataflow id="221" from="csr2_rowptr_addr" to="start_idx_2" fromId="26" toId="27">
</dataflow>
<dataflow id="222" from="csr2_rowptr" to="csr2_rowptr_addr_1" fromId="176" toId="28">
</dataflow>
<dataflow id="223" from="StgValue_184" to="csr2_rowptr_addr_1" fromId="184" toId="28">
</dataflow>
<dataflow id="224" from="tmp_s" to="csr2_rowptr_addr_1" fromId="23" toId="28">
</dataflow>
<dataflow id="225" from="csr2_rowptr_addr_1" to="end_idx_2" fromId="28" toId="29">
</dataflow>
<dataflow id="226" from="agg_result_rowptr" to="agg_result_rowptr_ad_7" fromId="174" toId="30">
</dataflow>
<dataflow id="227" from="StgValue_184" to="agg_result_rowptr_ad_7" fromId="184" toId="30">
</dataflow>
<dataflow id="228" from="tmp" to="agg_result_rowptr_ad_7" fromId="20" toId="30">
</dataflow>
<dataflow id="229" from="agg_result_rowptr_ad_7" to="agg_result_rowptr_lo" fromId="30" toId="31">
</dataflow>
<dataflow id="230" from="csr1_rowptr_addr" to="start_idx_1" fromId="21" toId="33">
</dataflow>
<dataflow id="231" from="csr1_rowptr_addr_1" to="end_idx_1" fromId="24" toId="34">
</dataflow>
<dataflow id="232" from="csr2_rowptr_addr" to="start_idx_2" fromId="26" toId="35">
</dataflow>
<dataflow id="233" from="csr2_rowptr_addr_1" to="end_idx_2" fromId="28" toId="36">
</dataflow>
<dataflow id="234" from="agg_result_rowptr_ad_7" to="agg_result_rowptr_lo" fromId="30" toId="37">
</dataflow>
<dataflow id="235" from="indvars_iv_next" to="indvars_iv" fromId="98" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_101" to="indvars_iv" fromId="101" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="237" from="agg_result_rowptr_lo" to="indvars_iv" fromId="37" toId="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_38" to="indvars_iv" fromId="38" toId="39">
</dataflow>
<dataflow id="239" from="j_2" to="j6" fromId="99" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_101" to="j6" fromId="101" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="241" from="start_idx_1" to="j6" fromId="33" toId="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_38" to="j6" fromId="38" toId="40">
</dataflow>
<dataflow id="243" from="k_2" to="k1" fromId="100" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="StgValue_101" to="k1" fromId="101" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="245" from="start_idx_2" to="k1" fromId="35" toId="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="StgValue_38" to="k1" fromId="38" toId="41">
</dataflow>
<dataflow id="247" from="j6" to="tmp_8" fromId="40" toId="42">
</dataflow>
<dataflow id="248" from="end_idx_1" to="tmp_8" fromId="34" toId="42">
</dataflow>
<dataflow id="249" from="k1" to="tmp_9" fromId="41" toId="43">
</dataflow>
<dataflow id="250" from="end_idx_2" to="tmp_9" fromId="36" toId="43">
</dataflow>
<dataflow id="251" from="tmp_8" to="tmp_1" fromId="42" toId="44">
</dataflow>
<dataflow id="252" from="tmp_9" to="tmp_1" fromId="43" toId="44">
</dataflow>
<dataflow id="253" from="tmp_1" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="254" from="j6" to="tmp_2" fromId="40" toId="46">
</dataflow>
<dataflow id="255" from="csr1_colind" to="csr1_colind_addr" fromId="181" toId="47">
</dataflow>
<dataflow id="256" from="StgValue_184" to="csr1_colind_addr" fromId="184" toId="47">
</dataflow>
<dataflow id="257" from="tmp_2" to="csr1_colind_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="258" from="csr1_colind_addr" to="csr1_colind_load" fromId="47" toId="48">
</dataflow>
<dataflow id="259" from="k1" to="tmp_3" fromId="41" toId="49">
</dataflow>
<dataflow id="260" from="csr2_colind" to="csr2_colind_addr" fromId="182" toId="50">
</dataflow>
<dataflow id="261" from="StgValue_184" to="csr2_colind_addr" fromId="184" toId="50">
</dataflow>
<dataflow id="262" from="tmp_3" to="csr2_colind_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="263" from="csr2_colind_addr" to="csr2_colind_load" fromId="50" toId="51">
</dataflow>
<dataflow id="264" from="j6" to="tmp_5" fromId="40" toId="52">
</dataflow>
<dataflow id="265" from="end_idx_1" to="tmp_5" fromId="34" toId="52">
</dataflow>
<dataflow id="266" from="tmp_5" to="smax1" fromId="52" toId="53">
</dataflow>
<dataflow id="267" from="j6" to="smax1" fromId="40" toId="53">
</dataflow>
<dataflow id="268" from="end_idx_1" to="smax1" fromId="34" toId="53">
</dataflow>
<dataflow id="269" from="indvars_iv" to="tmp_6" fromId="39" toId="54">
</dataflow>
<dataflow id="270" from="j6" to="tmp_6" fromId="40" toId="54">
</dataflow>
<dataflow id="271" from="tmp_6" to="z_idx" fromId="54" toId="55">
</dataflow>
<dataflow id="272" from="smax1" to="z_idx" fromId="53" toId="55">
</dataflow>
<dataflow id="273" from="csr1_colind_addr" to="csr1_colind_load" fromId="47" toId="57">
</dataflow>
<dataflow id="274" from="csr2_colind_addr" to="csr2_colind_load" fromId="50" toId="58">
</dataflow>
<dataflow id="275" from="csr2_colind_load" to="extLd7" fromId="58" toId="59">
</dataflow>
<dataflow id="276" from="csr1_colind_load" to="tmp_4" fromId="57" toId="60">
</dataflow>
<dataflow id="277" from="extLd7" to="tmp_4" fromId="59" toId="60">
</dataflow>
<dataflow id="278" from="tmp_4" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="279" from="csr1_colind_load" to="tmp_11" fromId="57" toId="62">
</dataflow>
<dataflow id="280" from="extLd7" to="tmp_11" fromId="59" toId="62">
</dataflow>
<dataflow id="281" from="indvars_iv" to="tmp_12" fromId="39" toId="63">
</dataflow>
<dataflow id="282" from="tmp_11" to="StgValue_64" fromId="62" toId="64">
</dataflow>
<dataflow id="283" from="csr2_data_V" to="csr2_data_V_addr_1" fromId="178" toId="65">
</dataflow>
<dataflow id="284" from="StgValue_184" to="csr2_data_V_addr_1" fromId="184" toId="65">
</dataflow>
<dataflow id="285" from="tmp_3" to="csr2_data_V_addr_1" fromId="49" toId="65">
</dataflow>
<dataflow id="286" from="csr2_data_V_addr_1" to="csr2_data_V_load" fromId="65" toId="66">
</dataflow>
<dataflow id="287" from="agg_result_colind" to="agg_result_colind_ad_21" fromId="180" toId="67">
</dataflow>
<dataflow id="288" from="StgValue_184" to="agg_result_colind_ad_21" fromId="184" toId="67">
</dataflow>
<dataflow id="289" from="tmp_12" to="agg_result_colind_ad_21" fromId="63" toId="67">
</dataflow>
<dataflow id="290" from="extLd7" to="StgValue_68" fromId="59" toId="68">
</dataflow>
<dataflow id="291" from="agg_result_colind_ad_21" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="292" from="csr1_data_V" to="csr1_data_V_addr_1" fromId="177" toId="69">
</dataflow>
<dataflow id="293" from="StgValue_184" to="csr1_data_V_addr_1" fromId="184" toId="69">
</dataflow>
<dataflow id="294" from="tmp_2" to="csr1_data_V_addr_1" fromId="46" toId="69">
</dataflow>
<dataflow id="295" from="csr1_data_V_addr_1" to="csr1_data_V_load" fromId="69" toId="70">
</dataflow>
<dataflow id="296" from="csr1_data_V" to="csr1_data_V_addr" fromId="177" toId="71">
</dataflow>
<dataflow id="297" from="StgValue_184" to="csr1_data_V_addr" fromId="184" toId="71">
</dataflow>
<dataflow id="298" from="tmp_2" to="csr1_data_V_addr" fromId="46" toId="71">
</dataflow>
<dataflow id="299" from="csr1_data_V_addr" to="p_Val2_s" fromId="71" toId="72">
</dataflow>
<dataflow id="300" from="csr2_data_V" to="csr2_data_V_addr" fromId="178" toId="73">
</dataflow>
<dataflow id="301" from="StgValue_184" to="csr2_data_V_addr" fromId="184" toId="73">
</dataflow>
<dataflow id="302" from="tmp_3" to="csr2_data_V_addr" fromId="49" toId="73">
</dataflow>
<dataflow id="303" from="csr2_data_V_addr" to="p_Val2_1" fromId="73" toId="74">
</dataflow>
<dataflow id="304" from="csr2_data_V_addr_1" to="csr2_data_V_load" fromId="65" toId="75">
</dataflow>
<dataflow id="305" from="agg_result_data_V" to="agg_result_data_V_ad_23" fromId="179" toId="76">
</dataflow>
<dataflow id="306" from="StgValue_184" to="agg_result_data_V_ad_23" fromId="184" toId="76">
</dataflow>
<dataflow id="307" from="tmp_12" to="agg_result_data_V_ad_23" fromId="63" toId="76">
</dataflow>
<dataflow id="308" from="csr2_data_V_load" to="StgValue_77" fromId="75" toId="77">
</dataflow>
<dataflow id="309" from="agg_result_data_V_ad_23" to="StgValue_77" fromId="76" toId="77">
</dataflow>
<dataflow id="310" from="k1" to="k_4" fromId="41" toId="78">
</dataflow>
<dataflow id="312" from="StgValue_311" to="k_4" fromId="311" toId="78">
</dataflow>
<dataflow id="313" from="csr1_data_V_addr_1" to="csr1_data_V_load" fromId="69" toId="80">
</dataflow>
<dataflow id="314" from="agg_result_data_V" to="agg_result_data_V_ad_22" fromId="179" toId="81">
</dataflow>
<dataflow id="315" from="StgValue_184" to="agg_result_data_V_ad_22" fromId="184" toId="81">
</dataflow>
<dataflow id="316" from="tmp_12" to="agg_result_data_V_ad_22" fromId="63" toId="81">
</dataflow>
<dataflow id="317" from="csr1_data_V_load" to="StgValue_82" fromId="80" toId="82">
</dataflow>
<dataflow id="318" from="agg_result_data_V_ad_22" to="StgValue_82" fromId="81" toId="82">
</dataflow>
<dataflow id="319" from="agg_result_colind" to="agg_result_colind_ad_20" fromId="180" toId="83">
</dataflow>
<dataflow id="320" from="StgValue_184" to="agg_result_colind_ad_20" fromId="184" toId="83">
</dataflow>
<dataflow id="321" from="tmp_12" to="agg_result_colind_ad_20" fromId="63" toId="83">
</dataflow>
<dataflow id="322" from="csr1_colind_load" to="StgValue_84" fromId="57" toId="84">
</dataflow>
<dataflow id="323" from="agg_result_colind_ad_20" to="StgValue_84" fromId="83" toId="84">
</dataflow>
<dataflow id="324" from="j6" to="j_5" fromId="40" toId="85">
</dataflow>
<dataflow id="325" from="StgValue_311" to="j_5" fromId="311" toId="85">
</dataflow>
<dataflow id="326" from="indvars_iv" to="tmp_7" fromId="39" toId="87">
</dataflow>
<dataflow id="327" from="csr1_data_V_addr" to="p_Val2_s" fromId="71" toId="88">
</dataflow>
<dataflow id="328" from="csr2_data_V_addr" to="p_Val2_1" fromId="73" toId="89">
</dataflow>
<dataflow id="329" from="p_Val2_1" to="tmp_10" fromId="89" toId="90">
</dataflow>
<dataflow id="330" from="p_Val2_s" to="tmp_10" fromId="88" toId="90">
</dataflow>
<dataflow id="331" from="agg_result_data_V" to="agg_result_data_V_ad" fromId="179" toId="91">
</dataflow>
<dataflow id="332" from="StgValue_184" to="agg_result_data_V_ad" fromId="184" toId="91">
</dataflow>
<dataflow id="333" from="tmp_7" to="agg_result_data_V_ad" fromId="87" toId="91">
</dataflow>
<dataflow id="334" from="tmp_10" to="StgValue_92" fromId="90" toId="92">
</dataflow>
<dataflow id="335" from="agg_result_data_V_ad" to="StgValue_92" fromId="91" toId="92">
</dataflow>
<dataflow id="336" from="agg_result_colind" to="agg_result_colind_ad" fromId="180" toId="93">
</dataflow>
<dataflow id="337" from="StgValue_184" to="agg_result_colind_ad" fromId="184" toId="93">
</dataflow>
<dataflow id="338" from="tmp_7" to="agg_result_colind_ad" fromId="87" toId="93">
</dataflow>
<dataflow id="339" from="csr1_colind_load" to="StgValue_94" fromId="57" toId="94">
</dataflow>
<dataflow id="340" from="agg_result_colind_ad" to="StgValue_94" fromId="93" toId="94">
</dataflow>
<dataflow id="341" from="j6" to="j_4" fromId="40" toId="95">
</dataflow>
<dataflow id="342" from="StgValue_311" to="j_4" fromId="311" toId="95">
</dataflow>
<dataflow id="343" from="k1" to="k_1" fromId="41" toId="96">
</dataflow>
<dataflow id="344" from="StgValue_311" to="k_1" fromId="311" toId="96">
</dataflow>
<dataflow id="345" from="indvars_iv" to="indvars_iv_next" fromId="39" toId="98">
</dataflow>
<dataflow id="346" from="StgValue_311" to="indvars_iv_next" fromId="311" toId="98">
</dataflow>
<dataflow id="347" from="j_4" to="j_2" fromId="95" toId="99">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="StgValue_97" to="j_2" fromId="97" toId="99">
</dataflow>
<dataflow id="349" from="j_5" to="j_2" fromId="85" toId="99">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="350" from="StgValue_86" to="j_2" fromId="86" toId="99">
</dataflow>
<dataflow id="351" from="j6" to="j_2" fromId="40" toId="99">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="StgValue_79" to="j_2" fromId="79" toId="99">
</dataflow>
<dataflow id="353" from="k_1" to="k_2" fromId="96" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="354" from="StgValue_97" to="k_2" fromId="97" toId="100">
</dataflow>
<dataflow id="355" from="k1" to="k_2" fromId="41" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="356" from="StgValue_86" to="k_2" fromId="86" toId="100">
</dataflow>
<dataflow id="357" from="k_4" to="k_2" fromId="78" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="358" from="StgValue_79" to="k_2" fromId="79" toId="100">
</dataflow>
<dataflow id="359" from="indvars_iv" to="z_idx_3" fromId="39" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="360" from="StgValue_56" to="z_idx_3" fromId="56" toId="102">
</dataflow>
<dataflow id="361" from="z_idx_2" to="z_idx_3" fromId="124" toId="102">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="362" from="StgValue_125" to="z_idx_3" fromId="125" toId="102">
<BackEdge/>
</dataflow>
<dataflow id="363" from="j6" to="j_3" fromId="40" toId="103">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="364" from="StgValue_56" to="j_3" fromId="56" toId="103">
</dataflow>
<dataflow id="365" from="j_6" to="j_3" fromId="111" toId="103">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="366" from="StgValue_125" to="j_3" fromId="125" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="367" from="j_3" to="tmp_13" fromId="103" toId="104">
</dataflow>
<dataflow id="368" from="end_idx_1" to="tmp_13" fromId="34" toId="104">
</dataflow>
<dataflow id="369" from="tmp_13" to="StgValue_105" fromId="104" toId="105">
</dataflow>
<dataflow id="370" from="j_3" to="tmp_15" fromId="103" toId="106">
</dataflow>
<dataflow id="371" from="csr1_data_V" to="csr1_data_V_addr_2" fromId="177" toId="107">
</dataflow>
<dataflow id="372" from="StgValue_184" to="csr1_data_V_addr_2" fromId="184" toId="107">
</dataflow>
<dataflow id="373" from="tmp_15" to="csr1_data_V_addr_2" fromId="106" toId="107">
</dataflow>
<dataflow id="374" from="csr1_data_V_addr_2" to="csr1_data_V_load_1" fromId="107" toId="108">
</dataflow>
<dataflow id="375" from="csr1_colind" to="csr1_colind_addr_1" fromId="181" toId="109">
</dataflow>
<dataflow id="376" from="StgValue_184" to="csr1_colind_addr_1" fromId="184" toId="109">
</dataflow>
<dataflow id="377" from="tmp_15" to="csr1_colind_addr_1" fromId="106" toId="109">
</dataflow>
<dataflow id="378" from="csr1_colind_addr_1" to="csr1_colind_load_1" fromId="109" toId="110">
</dataflow>
<dataflow id="379" from="j_3" to="j_6" fromId="103" toId="111">
</dataflow>
<dataflow id="380" from="StgValue_311" to="j_6" fromId="311" toId="111">
</dataflow>
<dataflow id="381" from="k1" to="tmp_16" fromId="41" toId="112">
</dataflow>
<dataflow id="382" from="end_idx_2" to="tmp_16" fromId="36" toId="112">
</dataflow>
<dataflow id="383" from="tmp_16" to="smax" fromId="112" toId="113">
</dataflow>
<dataflow id="384" from="k1" to="smax" fromId="41" toId="113">
</dataflow>
<dataflow id="385" from="end_idx_2" to="smax" fromId="36" toId="113">
</dataflow>
<dataflow id="386" from="smax" to="tmp_17" fromId="113" toId="114">
</dataflow>
<dataflow id="387" from="k1" to="tmp_17" fromId="41" toId="114">
</dataflow>
<dataflow id="388" from="z_idx" to="z_idx_5" fromId="55" toId="115">
</dataflow>
<dataflow id="389" from="tmp_17" to="z_idx_5" fromId="114" toId="115">
</dataflow>
<dataflow id="390" from="z_idx_3" to="tmp_14" fromId="102" toId="117">
</dataflow>
<dataflow id="391" from="csr1_data_V_addr_2" to="csr1_data_V_load_1" fromId="107" toId="118">
</dataflow>
<dataflow id="392" from="agg_result_data_V" to="agg_result_data_V_ad_24" fromId="179" toId="119">
</dataflow>
<dataflow id="393" from="StgValue_184" to="agg_result_data_V_ad_24" fromId="184" toId="119">
</dataflow>
<dataflow id="394" from="tmp_14" to="agg_result_data_V_ad_24" fromId="117" toId="119">
</dataflow>
<dataflow id="395" from="csr1_data_V_load_1" to="StgValue_120" fromId="118" toId="120">
</dataflow>
<dataflow id="396" from="agg_result_data_V_ad_24" to="StgValue_120" fromId="119" toId="120">
</dataflow>
<dataflow id="397" from="csr1_colind_addr_1" to="csr1_colind_load_1" fromId="109" toId="121">
</dataflow>
<dataflow id="398" from="agg_result_colind" to="agg_result_colind_ad_22" fromId="180" toId="122">
</dataflow>
<dataflow id="399" from="StgValue_184" to="agg_result_colind_ad_22" fromId="184" toId="122">
</dataflow>
<dataflow id="400" from="tmp_14" to="agg_result_colind_ad_22" fromId="117" toId="122">
</dataflow>
<dataflow id="401" from="csr1_colind_load_1" to="StgValue_123" fromId="121" toId="123">
</dataflow>
<dataflow id="402" from="agg_result_colind_ad_22" to="StgValue_123" fromId="122" toId="123">
</dataflow>
<dataflow id="403" from="z_idx_3" to="z_idx_2" fromId="102" toId="124">
</dataflow>
<dataflow id="404" from="StgValue_311" to="z_idx_2" fromId="311" toId="124">
</dataflow>
<dataflow id="405" from="z_idx" to="z_idx_4" fromId="55" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="406" from="StgValue_116" to="z_idx_4" fromId="116" toId="126">
</dataflow>
<dataflow id="407" from="z_idx_6" to="z_idx_4" fromId="147" toId="126">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="StgValue_148" to="z_idx_4" fromId="148" toId="126">
<BackEdge/>
</dataflow>
<dataflow id="409" from="k1" to="k_3" fromId="41" toId="127">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="StgValue_116" to="k_3" fromId="116" toId="127">
</dataflow>
<dataflow id="411" from="k_5" to="k_3" fromId="135" toId="127">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="412" from="StgValue_148" to="k_3" fromId="148" toId="127">
<BackEdge/>
</dataflow>
<dataflow id="413" from="k_3" to="tmp_18" fromId="127" toId="128">
</dataflow>
<dataflow id="414" from="end_idx_2" to="tmp_18" fromId="36" toId="128">
</dataflow>
<dataflow id="415" from="tmp_18" to="StgValue_129" fromId="128" toId="129">
</dataflow>
<dataflow id="416" from="k_3" to="tmp_20" fromId="127" toId="130">
</dataflow>
<dataflow id="417" from="csr2_data_V" to="csr2_data_V_addr_2" fromId="178" toId="131">
</dataflow>
<dataflow id="418" from="StgValue_184" to="csr2_data_V_addr_2" fromId="184" toId="131">
</dataflow>
<dataflow id="419" from="tmp_20" to="csr2_data_V_addr_2" fromId="130" toId="131">
</dataflow>
<dataflow id="420" from="csr2_data_V_addr_2" to="csr2_data_V_load_1" fromId="131" toId="132">
</dataflow>
<dataflow id="421" from="csr2_colind" to="csr2_colind_addr_1" fromId="182" toId="133">
</dataflow>
<dataflow id="422" from="StgValue_184" to="csr2_colind_addr_1" fromId="184" toId="133">
</dataflow>
<dataflow id="423" from="tmp_20" to="csr2_colind_addr_1" fromId="130" toId="133">
</dataflow>
<dataflow id="424" from="csr2_colind_addr_1" to="csr2_colind_load_1" fromId="133" toId="134">
</dataflow>
<dataflow id="425" from="k_3" to="k_5" fromId="127" toId="135">
</dataflow>
<dataflow id="426" from="StgValue_311" to="k_5" fromId="311" toId="135">
</dataflow>
<dataflow id="427" from="agg_result_rowptr" to="agg_result_rowptr_ad_6" fromId="174" toId="136">
</dataflow>
<dataflow id="428" from="StgValue_184" to="agg_result_rowptr_ad_6" fromId="184" toId="136">
</dataflow>
<dataflow id="429" from="tmp_s" to="agg_result_rowptr_ad_6" fromId="23" toId="136">
</dataflow>
<dataflow id="430" from="z_idx_5" to="StgValue_137" fromId="115" toId="137">
</dataflow>
<dataflow id="431" from="agg_result_rowptr_ad_6" to="StgValue_137" fromId="136" toId="137">
</dataflow>
<dataflow id="432" from="z_idx_4" to="tmp_19" fromId="126" toId="139">
</dataflow>
<dataflow id="433" from="csr2_data_V_addr_2" to="csr2_data_V_load_1" fromId="131" toId="140">
</dataflow>
<dataflow id="434" from="agg_result_data_V" to="agg_result_data_V_ad_25" fromId="179" toId="141">
</dataflow>
<dataflow id="435" from="StgValue_184" to="agg_result_data_V_ad_25" fromId="184" toId="141">
</dataflow>
<dataflow id="436" from="tmp_19" to="agg_result_data_V_ad_25" fromId="139" toId="141">
</dataflow>
<dataflow id="437" from="csr2_data_V_load_1" to="StgValue_142" fromId="140" toId="142">
</dataflow>
<dataflow id="438" from="agg_result_data_V_ad_25" to="StgValue_142" fromId="141" toId="142">
</dataflow>
<dataflow id="439" from="csr2_colind_addr_1" to="csr2_colind_load_1" fromId="133" toId="143">
</dataflow>
<dataflow id="440" from="csr2_colind_load_1" to="extLd" fromId="143" toId="144">
</dataflow>
<dataflow id="441" from="agg_result_colind" to="agg_result_colind_ad_23" fromId="180" toId="145">
</dataflow>
<dataflow id="442" from="StgValue_184" to="agg_result_colind_ad_23" fromId="184" toId="145">
</dataflow>
<dataflow id="443" from="tmp_19" to="agg_result_colind_ad_23" fromId="139" toId="145">
</dataflow>
<dataflow id="444" from="extLd" to="StgValue_146" fromId="144" toId="146">
</dataflow>
<dataflow id="445" from="agg_result_colind_ad_23" to="StgValue_146" fromId="145" toId="146">
</dataflow>
<dataflow id="446" from="z_idx_4" to="z_idx_6" fromId="126" toId="147">
</dataflow>
<dataflow id="447" from="StgValue_311" to="z_idx_6" fromId="311" toId="147">
</dataflow>
<dataflow id="448" from="exitcond" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="449" from="tmp_1" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="450" from="tmp_4" to="StgValue_5" fromId="60" toId="5">
</dataflow>
<dataflow id="451" from="tmp_11" to="StgValue_5" fromId="62" toId="5">
</dataflow>
<dataflow id="452" from="tmp_4" to="StgValue_6" fromId="60" toId="6">
</dataflow>
<dataflow id="453" from="tmp_11" to="StgValue_6" fromId="62" toId="6">
</dataflow>
<dataflow id="454" from="tmp_13" to="StgValue_8" fromId="104" toId="8">
</dataflow>
<dataflow id="455" from="tmp_18" to="StgValue_10" fromId="128" toId="10">
</dataflow>
</dataflows>


</stg>
