[2021-09-09 10:03:11,437]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 10:03:11,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:19,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; ".

Peak memory: 16867328 bytes

[2021-09-09 10:03:19,954]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:20,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36093952 bytes

[2021-09-09 10:03:20,262]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 10:03:20,262]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:20,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2123
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2123
score:100
	Report mapping result:
		klut_size()     :2459
		klut.num_gates():2154
		max delay       :10
		max area        :2123
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2138
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 25055232 bytes

[2021-09-09 10:03:20,883]mapper_test.py:220:[INFO]: area: 2154 level: 10
[2021-09-09 12:03:01,501]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 12:03:01,501]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:03:09,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; ".

Peak memory: 16994304 bytes

[2021-09-09 12:03:09,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:03:09,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36593664 bytes

[2021-09-09 12:03:09,707]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 12:03:09,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:03:15,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2123
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2342
score:100
	Report mapping result:
		klut_size()     :2459
		klut.num_gates():2154
		max delay       :10
		max area        :2123
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2138
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64385024 bytes

[2021-09-09 12:03:15,273]mapper_test.py:220:[INFO]: area: 2154 level: 10
[2021-09-09 13:33:03,159]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 13:33:03,159]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:10,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; ".

Peak memory: 17027072 bytes

[2021-09-09 13:33:10,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:10,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36200448 bytes

[2021-09-09 13:33:10,970]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 13:33:10,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:16,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2815
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2494
score:100
	Report mapping result:
		klut_size()     :2830
		klut.num_gates():2525
		max delay       :10
		max area        :2494
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :2488
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64622592 bytes

[2021-09-09 13:33:16,122]mapper_test.py:220:[INFO]: area: 2525 level: 10
[2021-09-09 15:07:56,708]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 15:07:56,708]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:56,709]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:56,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36339712 bytes

[2021-09-09 15:07:57,002]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 15:07:57,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:02,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2395
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64376832 bytes

[2021-09-09 15:08:02,758]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-09 15:37:00,862]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 15:37:00,862]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:00,862]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:01,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36425728 bytes

[2021-09-09 15:37:01,154]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 15:37:01,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:06,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2395
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64430080 bytes

[2021-09-09 15:37:06,909]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-09 16:15:04,601]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 16:15:04,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:04,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:04,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36282368 bytes

[2021-09-09 16:15:04,886]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 16:15:04,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:10,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2245
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2346
score:100
	Report mapping result:
		klut_size()     :2581
		klut.num_gates():2276
		max delay       :10
		max area        :2245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :142
		LUT fanins:3	 numbers :1075
		LUT fanins:4	 numbers :1059
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64466944 bytes

[2021-09-09 16:15:10,630]mapper_test.py:220:[INFO]: area: 2276 level: 10
[2021-09-09 16:49:48,214]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 16:49:48,214]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:48,214]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:48,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36638720 bytes

[2021-09-09 16:49:48,494]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 16:49:48,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:54,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2245
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2346
score:100
	Report mapping result:
		klut_size()     :2581
		klut.num_gates():2276
		max delay       :10
		max area        :2245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :142
		LUT fanins:3	 numbers :1075
		LUT fanins:4	 numbers :1059
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64417792 bytes

[2021-09-09 16:49:54,201]mapper_test.py:220:[INFO]: area: 2276 level: 10
[2021-09-09 17:26:09,099]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-09 17:26:09,099]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:09,100]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:09,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36708352 bytes

[2021-09-09 17:26:09,384]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-09 17:26:09,385]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:15,053]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2395
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64606208 bytes

[2021-09-09 17:26:15,054]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-13 23:31:01,317]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-13 23:31:01,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:01,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:01,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36020224 bytes

[2021-09-13 23:31:01,622]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-13 23:31:01,622]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:06,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2440
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 53096448 bytes

[2021-09-13 23:31:06,768]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-13 23:42:31,747]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-13 23:42:31,747]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:31,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:32,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.01 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.12 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36057088 bytes

[2021-09-13 23:42:32,068]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-13 23:42:32,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:32,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 24354816 bytes

[2021-09-13 23:42:32,658]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-14 09:00:51,783]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-14 09:00:51,784]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:51,784]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:52,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35794944 bytes

[2021-09-14 09:00:52,095]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-14 09:00:52,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:57,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2395
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 64385024 bytes

[2021-09-14 09:00:57,073]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-14 09:21:30,485]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-14 09:21:30,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:30,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:30,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35758080 bytes

[2021-09-14 09:21:30,748]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-14 09:21:30,748]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:31,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 25014272 bytes

[2021-09-14 09:21:31,329]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-15 15:34:12,871]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-15 15:34:12,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:12,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:13,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35876864 bytes

[2021-09-15 15:34:13,116]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-15 15:34:13,117]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:17,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2388
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 56299520 bytes

[2021-09-15 15:34:17,109]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-15 15:54:51,308]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-15 15:54:51,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:51,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:51,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35864576 bytes

[2021-09-15 15:54:51,542]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-15 15:54:51,542]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:52,034]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 12644352 bytes

[2021-09-15 15:54:52,035]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-18 14:04:42,524]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-18 14:04:42,524]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:42,524]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:42,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35643392 bytes

[2021-09-18 14:04:42,770]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-18 14:04:42,770]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:46,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2399
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 55746560 bytes

[2021-09-18 14:04:46,832]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-18 16:29:16,979]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-18 16:29:16,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:16,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:17,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36093952 bytes

[2021-09-18 16:29:17,226]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-18 16:29:17,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:21,245]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 45420544 bytes

[2021-09-18 16:29:21,245]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-22 08:59:22,910]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-22 08:59:22,910]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:22,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:23,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35778560 bytes

[2021-09-22 08:59:23,154]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-22 08:59:23,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:25,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :11
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 30699520 bytes

[2021-09-22 08:59:25,359]mapper_test.py:220:[INFO]: area: 2300 level: 11
[2021-09-22 11:27:56,962]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-22 11:27:56,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:56,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:57,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35942400 bytes

[2021-09-22 11:27:57,254]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-22 11:27:57,255]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:01,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 31395840 bytes

[2021-09-22 11:28:01,147]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-23 16:47:00,584]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-23 16:47:00,584]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:00,584]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:00,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35811328 bytes

[2021-09-23 16:47:00,822]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-23 16:47:00,822]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:05,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 30142464 bytes

[2021-09-23 16:47:05,046]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-23 17:09:59,763]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-23 17:09:59,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:59,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:59,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35917824 bytes

[2021-09-23 17:10:00,002]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-23 17:10:00,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:03,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 31195136 bytes

[2021-09-23 17:10:03,981]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-23 18:11:34,956]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-23 18:11:34,956]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:34,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:35,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35954688 bytes

[2021-09-23 18:11:35,250]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-23 18:11:35,250]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:39,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 30298112 bytes

[2021-09-23 18:11:39,463]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-27 16:38:43,114]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-27 16:38:43,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:43,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:43,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35815424 bytes

[2021-09-27 16:38:43,356]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-27 16:38:43,357]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:47,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 30019584 bytes

[2021-09-27 16:38:47,472]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-27 17:45:27,021]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-27 17:45:27,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:27,022]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:27,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35901440 bytes

[2021-09-27 17:45:27,293]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-27 17:45:27,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:31,398]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
balancing!
	current map manager:
		current min nodes:4688
		current min depth:24
rewriting!
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 29937664 bytes

[2021-09-27 17:45:31,399]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-28 02:11:40,723]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-28 02:11:40,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:40,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:40,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36012032 bytes

[2021-09-28 02:11:40,958]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-28 02:11:40,958]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:45,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 30273536 bytes

[2021-09-28 02:11:45,037]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-28 16:51:05,075]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-28 16:51:05,075]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:05,075]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:05,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35991552 bytes

[2021-09-28 16:51:05,362]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-28 16:51:05,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:09,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 31178752 bytes

[2021-09-28 16:51:09,251]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-09-28 17:30:07,754]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-09-28 17:30:07,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:07,755]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:07,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35958784 bytes

[2021-09-28 17:30:07,990]mapper_test.py:156:[INFO]: area: 2013 level: 10
[2021-09-28 17:30:07,990]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:11,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 56442880 bytes

[2021-09-28 17:30:11,861]mapper_test.py:220:[INFO]: area: 2300 level: 10
[2021-10-09 10:42:46,182]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-09 10:42:46,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:46,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:46,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35909632 bytes

[2021-10-09 10:42:46,421]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-09 10:42:46,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:47,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 15679488 bytes

[2021-10-09 10:42:47,912]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-09 11:25:18,865]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-09 11:25:18,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:18,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:19,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.11 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35962880 bytes

[2021-10-09 11:25:19,169]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-09 11:25:19,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:20,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2396
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 20373504 bytes

[2021-10-09 11:25:20,651]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-09 16:33:21,976]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-09 16:33:21,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:21,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:22,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35827712 bytes

[2021-10-09 16:33:22,221]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-09 16:33:22,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:23,972]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 18575360 bytes

[2021-10-09 16:33:23,972]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-09 16:50:25,419]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-09 16:50:25,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:25,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:25,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35721216 bytes

[2021-10-09 16:50:25,713]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-09 16:50:25,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:27,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 18567168 bytes

[2021-10-09 16:50:27,400]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-12 11:01:28,198]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-12 11:01:28,199]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:28,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:28,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35676160 bytes

[2021-10-12 11:01:28,447]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-12 11:01:28,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:32,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 24973312 bytes

[2021-10-12 11:01:32,624]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-12 11:19:35,097]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-12 11:19:35,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:35,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:35,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35885056 bytes

[2021-10-12 11:19:35,346]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-12 11:19:35,346]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:36,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 15376384 bytes

[2021-10-12 11:19:36,917]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-12 13:36:56,527]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-12 13:36:56,527]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:56,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:56,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35725312 bytes

[2021-10-12 13:36:56,773]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-12 13:36:56,773]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:00,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 25030656 bytes

[2021-10-12 13:37:00,965]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-12 15:07:35,824]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-12 15:07:35,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:35,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:36,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36167680 bytes

[2021-10-12 15:07:36,074]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-12 15:07:36,074]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:40,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 24555520 bytes

[2021-10-12 15:07:40,202]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-12 18:52:33,488]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-12 18:52:33,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:33,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:33,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35913728 bytes

[2021-10-12 18:52:33,741]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-12 18:52:33,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:38,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19709952 bytes

[2021-10-12 18:52:38,004]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-18 11:46:05,345]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-18 11:46:05,346]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:05,346]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:05,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35577856 bytes

[2021-10-18 11:46:05,601]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-18 11:46:05,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:09,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19578880 bytes

[2021-10-18 11:46:09,831]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-18 12:04:23,402]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-18 12:04:23,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:23,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:23,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35794944 bytes

[2021-10-18 12:04:23,660]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-18 12:04:23,660]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:24,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-18 12:04:24,039]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-19 14:12:19,783]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-19 14:12:19,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:20,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36118528 bytes

[2021-10-19 14:12:20,032]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-19 14:12:20,032]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:20,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-19 14:12:20,341]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-22 13:34:39,559]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-22 13:34:39,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:39,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:39,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35786752 bytes

[2021-10-22 13:34:39,807]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-22 13:34:39,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:41,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 14028800 bytes

[2021-10-22 13:34:41,040]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-22 13:55:32,291]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-22 13:55:32,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:32,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:32,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.01 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35786752 bytes

[2021-10-22 13:55:32,544]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-22 13:55:32,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:33,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 14032896 bytes

[2021-10-22 13:55:33,763]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-22 14:02:40,802]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-22 14:02:40,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:40,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:41,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35930112 bytes

[2021-10-22 14:02:41,055]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-22 14:02:41,055]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:41,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-22 14:02:41,415]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-22 14:06:01,625]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-22 14:06:01,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:01,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:01,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36134912 bytes

[2021-10-22 14:06:01,915]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-22 14:06:01,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:02,290]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-10-22 14:06:02,290]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-23 13:35:32,076]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-23 13:35:32,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:32,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:32,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.11 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35942400 bytes

[2021-10-23 13:35:32,383]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-23 13:35:32,384]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:36,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2410
score:100
	Report mapping result:
		klut_size()     :2744
		klut.num_gates():2439
		max delay       :12
		max area        :2410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :412
		LUT fanins:3	 numbers :537
		LUT fanins:4	 numbers :1490
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19636224 bytes

[2021-10-23 13:35:36,377]mapper_test.py:224:[INFO]: area: 2439 level: 12
[2021-10-24 17:47:12,186]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-24 17:47:12,186]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:12,186]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:12,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35885056 bytes

[2021-10-24 17:47:12,487]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-24 17:47:12,487]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:16,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2410
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19546112 bytes

[2021-10-24 17:47:16,646]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-24 18:07:37,537]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-24 18:07:37,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:37,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:37,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35901440 bytes

[2021-10-24 18:07:37,788]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-24 18:07:37,788]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:41,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
	current map manager:
		current min nodes:4688
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2269
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2400
score:100
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19660800 bytes

[2021-10-24 18:07:41,940]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-26 10:25:54,652]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-26 10:25:54,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:54,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:54,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35799040 bytes

[2021-10-26 10:25:54,905]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-26 10:25:54,905]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:55,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	current map manager:
		current min nodes:4688
		current min depth:27
	Report mapping result:
		klut_size()     :2607
		klut.num_gates():2302
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :625
		LUT fanins:4	 numbers :1667
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-10-26 10:25:55,374]mapper_test.py:224:[INFO]: area: 2302 level: 10
[2021-10-26 11:05:31,678]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-26 11:05:31,678]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:31,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:31,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35835904 bytes

[2021-10-26 11:05:31,931]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-26 11:05:31,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:36,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2607
		klut.num_gates():2302
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :625
		LUT fanins:4	 numbers :1667
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19456000 bytes

[2021-10-26 11:05:36,353]mapper_test.py:224:[INFO]: area: 2302 level: 10
[2021-10-26 11:26:11,344]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-26 11:26:11,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:11,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:11,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35807232 bytes

[2021-10-26 11:26:11,592]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-26 11:26:11,592]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:15,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2922
		klut.num_gates():2617
		max delay       :12
		max area        :2410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1686
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19410944 bytes

[2021-10-26 11:26:15,721]mapper_test.py:224:[INFO]: area: 2617 level: 12
[2021-10-26 12:24:17,249]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-26 12:24:17,249]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:17,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:17,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.11 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36085760 bytes

[2021-10-26 12:24:17,551]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-26 12:24:17,551]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:21,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 19427328 bytes

[2021-10-26 12:24:21,704]mapper_test.py:224:[INFO]: area: 2300 level: 10
[2021-10-26 14:13:22,750]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-26 14:13:22,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:22,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35741696 bytes

[2021-10-26 14:13:22,999]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-26 14:13:22,999]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:23,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2607
		klut.num_gates():2302
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :625
		LUT fanins:4	 numbers :1667
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 10813440 bytes

[2021-10-26 14:13:23,335]mapper_test.py:224:[INFO]: area: 2302 level: 10
[2021-10-29 16:10:27,878]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-10-29 16:10:27,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:28,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35946496 bytes

[2021-10-29 16:10:28,126]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-10-29 16:10:28,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:28,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :3201
		klut.num_gates():2896
		max delay       :11
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :610
		LUT fanins:4	 numbers :2271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
Peak memory: 10842112 bytes

[2021-10-29 16:10:28,472]mapper_test.py:224:[INFO]: area: 2896 level: 11
[2021-11-03 09:52:21,157]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-03 09:52:21,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:21,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:21,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36007936 bytes

[2021-11-03 09:52:21,411]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-03 09:52:21,412]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:22,073]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :3201
		klut.num_gates():2896
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :610
		LUT fanins:4	 numbers :2271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig_output.v
	Peak memory: 12455936 bytes

[2021-11-03 09:52:22,073]mapper_test.py:226:[INFO]: area: 2896 level: 10
[2021-11-03 10:04:32,038]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-03 10:04:32,038]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:32,038]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:32,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35901440 bytes

[2021-11-03 10:04:32,287]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-03 10:04:32,287]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:33,043]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :3604
		klut.num_gates():3299
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :371
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig_output.v
	Peak memory: 12783616 bytes

[2021-11-03 10:04:33,044]mapper_test.py:226:[INFO]: area: 3299 level: 10
[2021-11-03 13:44:32,008]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-03 13:44:32,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:32,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:32,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36179968 bytes

[2021-11-03 13:44:32,264]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-03 13:44:32,264]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:33,018]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :3604
		klut.num_gates():3299
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :371
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig_output.v
	Peak memory: 12787712 bytes

[2021-11-03 13:44:33,019]mapper_test.py:226:[INFO]: area: 3299 level: 10
[2021-11-03 13:50:47,081]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-03 13:50:47,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:47,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:47,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35872768 bytes

[2021-11-03 13:50:47,331]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-03 13:50:47,331]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:48,081]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :3604
		klut.num_gates():3299
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :371
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig_output.v
	Peak memory: 12636160 bytes

[2021-11-03 13:50:48,082]mapper_test.py:226:[INFO]: area: 3299 level: 10
[2021-11-04 15:57:44,482]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-04 15:57:44,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:44,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:44,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35860480 bytes

[2021-11-04 15:57:44,740]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-04 15:57:44,740]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:45,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2688
		klut.num_gates():2383
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :313
		LUT fanins:4	 numbers :2058
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig_output.v
	Peak memory: 12509184 bytes

[2021-11-04 15:57:45,510]mapper_test.py:226:[INFO]: area: 2383 level: 10
[2021-11-16 12:28:33,288]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-16 12:28:33,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:33,289]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:33,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35676160 bytes

[2021-11-16 12:28:33,539]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-16 12:28:33,539]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:33,938]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.115498 secs
	Report mapping result:
		klut_size()     :2688
		klut.num_gates():2383
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :313
		LUT fanins:4	 numbers :2058
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 10866688 bytes

[2021-11-16 12:28:33,938]mapper_test.py:228:[INFO]: area: 2383 level: 10
[2021-11-16 14:17:31,096]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-16 14:17:31,096]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:31,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:31,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35852288 bytes

[2021-11-16 14:17:31,384]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-16 14:17:31,384]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:31,777]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.114097 secs
	Report mapping result:
		klut_size()     :2688
		klut.num_gates():2383
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :313
		LUT fanins:4	 numbers :2058
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 10895360 bytes

[2021-11-16 14:17:31,778]mapper_test.py:228:[INFO]: area: 2383 level: 10
[2021-11-16 14:23:52,123]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-16 14:23:52,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:52,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:52,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36028416 bytes

[2021-11-16 14:23:52,387]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-16 14:23:52,387]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:52,789]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.116664 secs
	Report mapping result:
		klut_size()     :2688
		klut.num_gates():2383
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :313
		LUT fanins:4	 numbers :2058
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 10960896 bytes

[2021-11-16 14:23:52,790]mapper_test.py:228:[INFO]: area: 2383 level: 10
[2021-11-17 16:36:30,212]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-17 16:36:30,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:30,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:30,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35856384 bytes

[2021-11-17 16:36:30,462]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-17 16:36:30,463]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:30,855]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.114183 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 11157504 bytes

[2021-11-17 16:36:30,856]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-18 10:19:07,115]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-18 10:19:07,115]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:07,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:07,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35926016 bytes

[2021-11-18 10:19:07,368]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-18 10:19:07,368]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:07,836]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.187919 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2300
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 12812288 bytes

[2021-11-18 10:19:07,836]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-23 16:11:57,720]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-23 16:11:57,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:57,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:57,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36212736 bytes

[2021-11-23 16:11:57,976]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-23 16:11:57,976]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:58,452]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.191787 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2300
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 12623872 bytes

[2021-11-23 16:11:58,452]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-23 16:42:56,351]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-23 16:42:56,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:56,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:56,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35913728 bytes

[2021-11-23 16:42:56,612]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-23 16:42:56,612]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:57,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.192621 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2300
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 12599296 bytes

[2021-11-23 16:42:57,147]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 11:39:09,275]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 11:39:09,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:09,276]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:09,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.03 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.01 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.01 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.13 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36040704 bytes

[2021-11-24 11:39:09,600]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 11:39:09,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:09,925]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.004249 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 10813440 bytes

[2021-11-24 11:39:09,926]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 12:02:23,319]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 12:02:23,319]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:23,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:23,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 36098048 bytes

[2021-11-24 12:02:23,568]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 12:02:23,568]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:23,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.00425 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 10694656 bytes

[2021-11-24 12:02:23,909]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 12:06:09,561]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 12:06:09,561]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:09,561]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:09,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35700736 bytes

[2021-11-24 12:06:09,812]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 12:06:09,812]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:10,200]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.114564 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 11087872 bytes

[2021-11-24 12:06:10,200]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 12:11:45,634]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 12:11:45,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:45,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:45,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35713024 bytes

[2021-11-24 12:11:45,886]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 12:11:45,886]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:46,192]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
[i] total time =  0.04 secs
Mapping time: 0.04020 secs
	Report mapping result:
		klut_size()     :2169
		klut.num_gates():1864
		max delay       :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :541
		LUT fanins:4	 numbers :993
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 20852736 bytes

[2021-11-24 12:11:46,193]mapper_test.py:228:[INFO]: area: 1864 level: 16
[2021-11-24 12:58:08,472]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 12:58:08,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:08,473]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:08,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35917824 bytes

[2021-11-24 12:58:08,721]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 12:58:08,721]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:09,113]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.114444 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 11182080 bytes

[2021-11-24 12:58:09,113]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 13:12:33,654]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 13:12:33,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:33,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:33,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35794944 bytes

[2021-11-24 13:12:33,955]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 13:12:33,955]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:38,297]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.115145 secs
Mapping time: 0.146084 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 19292160 bytes

[2021-11-24 13:12:38,297]mapper_test.py:228:[INFO]: area: 2300 level: 10
[2021-11-24 13:35:25,844]mapper_test.py:79:[INFO]: run case "des_area_comb"
[2021-11-24 13:35:25,844]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:25,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:26,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    4384.  Ch =     0.  Total mem =    0.65 MB. Peak cut mem =    0.17 MB.
P:  Del =   10.00.  Ar =    2243.0.  Edge =     7635.  Cut =    39915.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2085.0.  Edge =     7292.  Cut =    39023.  T =     0.02 sec
P:  Del =   10.00.  Ar =    2058.0.  Edge =     6996.  Cut =    39325.  T =     0.02 sec
E:  Del =   10.00.  Ar =    2037.0.  Edge =     6961.  Cut =    39325.  T =     0.00 sec
F:  Del =   10.00.  Ar =    2023.0.  Edge =     6928.  Cut =    19911.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2021.0.  Edge =     6924.  Cut =    19911.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    19198.  T =     0.00 sec
A:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.01 sec
E:  Del =   10.00.  Ar =    2013.0.  Edge =     6867.  Cut =    18831.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %
Peak memory: 35868672 bytes

[2021-11-24 13:35:26,140]mapper_test.py:160:[INFO]: area: 2013 level: 10
[2021-11-24 13:35:26,140]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:30,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
Mapping time: 0.004191 secs
Mapping time: 0.004988 secs
	Report mapping result:
		klut_size()     :2605
		klut.num_gates():2300
		max delay       :10
		max area        :2269
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :150
		LUT fanins:3	 numbers :1099
		LUT fanins:4	 numbers :1051
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v
	Peak memory: 19365888 bytes

[2021-11-24 13:35:30,232]mapper_test.py:228:[INFO]: area: 2300 level: 10
