================================================================================ 
Commit: f4c9bb3249963d0600a53a311658e4765f797d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 15:09:27 2023 +0530 
-------------------------------------------------------------------------------- 
Added files ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/BaseTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/TraceHubHookLib/PeiTraceHubHookLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba4c6b890e14fc7390da37535732f32fae580fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_03

Hsd-es-id: N/A
Original commit date: Wed Dec 21 20:52:24 2022 -0800
Original commit hash: 15069e0982cabd477ef2ce80c151afd5631bc11c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fef7a74f6458221a2af54cb6b9747fac00787688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.6

(cherry picked from commit 5cf6e7a55b3c12f256c73ffaa6695d0c6f195490)

Wed Dec 21 11:50:39 2022 -0800
Original commit date: Wed Dec 21 11:50:39 2022 -0800
Original commit hash: 70c279c749aa26b8669ac7f694f9adf9fa4b9ccb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78433f480dda2f39a0d6928b9037feada830ac89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Down-bin LP5 from 6400g4 to 5600g4

[Feature Description]
LP5 freq. limit to 5600 to override the existing SAGV table.
User can restore existing SAGV table by increasing LP5 Freq. Limit to
desired max(freq).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016388553
Original commit date: Wed Dec 21 11:47:49 2022 -0800
Change-Id: I598829d6f3a1bb91e89ed65b042a59b0dd07b3db
Original commit hash: 255aa8a97f83dcc918dc896b95d7f1209f5e0143

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 7da59009c31f35a1cdcdfc50d83b61d879026092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.5

(cherry picked from commit 1925108a15e5da8db35c6dc0115d65a9837ada3b)

Wed Dec 21 11:44:28 2022 -0800
Original commit date: Wed Dec 21 11:44:28 2022 -0800
Original commit hash: cda0066feb2c4a115a0b41ed746f49a5aa6b4826

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f42aa8ef5fabc77f1ef7cef82bbaf1021d5a079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update MRC Input Structures For Policy
Check

[Feature Description]
(1) MRC must meet the input structure natural alignment requirements
enforced by the External Policy Check build.
(2) Change MEMORY_CONFIGURATION_REVISION macro to use a literal value
instead of included MRC_EXT_INPUTS_REVISION macro to avoid
limitation in the External Policy Check build.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016387518
Original commit date: Wed Dec 21 11:40:51 2022 -0800
Change-Id: If262a9e566f461d3a9c2c91aa397bf1d6cdfb52b
Original commit hash: 28a9dc4e7041a61e73ff01d0e489ea867e3c31a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 7ed611f557a86bcdd3dcae8851b125b1ad920bcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.4

(cherry picked from commit dd1c3a04a9cb7c1f4844fbe12f048662bdbc74a3)

Wed Dec 21 11:15:49 2022 -0800
Original commit date: Wed Dec 21 11:15:49 2022 -0800
Original commit hash: 2d906f829ba095e88bebdce650d41949766a6747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 597757f1d7b7a3b46cfd31fc1b49c73958a5a0fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:49:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Down-bin DDR5 from 5600g4 to 4800g4

[Feature Description]
(1) MRC must limit the the max DDR5 data rate on MTL-P to 4800 MT/s

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016374582
Original commit date: Fri Dec 16 01:22:26 2022 -0800
Change-Id: I4607ba4304cfcf486241325bb7d82fb59f1e26b1
Original commit hash: 80b4549685b9a591fa9d844b80d82f1eeba3fb2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 44967af05da3f202ea2a1da3445c1742ade2c5bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.3

(cherry picked from commit 3df0ac485e3d324bbbf11be964d270e3a12296a9)

Tue Dec 20 17:05:17 2022 -0800
Original commit date: Tue Dec 20 17:05:17 2022 -0800
Original commit hash: 0bb88f6b8089b7d534957fb72c83326905037ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb64db79e591edca013134fa18a424930bca0721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set Safe Memory Frequency Limit to 4800 on B0

Revert B0 safe frequency change from commit:
f7d9d42c2f3e200b0dc263b660f2117ecf99cca9

B0 LP5{WP0, WP1, WP2, WP3} = {3200-G4, 3200-G4, 4267-G4, 4267-G4}
and FreqMax from hot-fix:
[MTL-M MTL-P | LP5] Request to update SAGV WP and Mc Safe Mode settings
for B0 BIOS

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016271320
Original commit date: Fri Dec 9 01:28:13 2022 -0800
Change-Id: I75814d3a83ef27b0b93990b572ffd38ce6302e9e
Original commit hash: 16119228028036a1404737706d7c6b0f7f4a8a2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ab8ae6d6e9cc0b7fe81e0b5a5da6010fff8ef46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.2

(cherry picked from commit 7b2ad660b885131f39c7383b4dd5f42d13222daa)

Fri Dec 16 00:06:12 2022 -0800
Original commit date: Fri Dec 16 00:06:12 2022 -0800
Original commit hash: 9bf30d52d535f476a6d0e9da2f21d2a471e6d6bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c8e78905c9fdf6e7e7c79cc49389127104ebc8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Limit DDR5 max frequency for MTL-A0 parts

[Feature Description]
If SOC-M north is MTL-Ax and CAPID0_A_0_0_0_PCI.Spare_0 is set to 1 then
limit frequency to 4800-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016295589
Original commit date: Fri Dec 9 02:08:19 2022 -0800
Change-Id: I4607ba4304cfcf486241325bb7d82fb59f1e26b1
Original commit hash: 6daef7b246579399575d6107deee26afb61baa98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 194e15eb229811bace3a0201ca315f6df0272ddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.1

(cherry picked from commit 5ad24949178e78e1efa382d4d4535f30aa821b5d)

Thu Dec 15 23:57:18 2022 -0800
Original commit date: Thu Dec 15 23:57:18 2022 -0800
Original commit hash: 201dd9be5747d04a6c1b6c9086b15ce60829d69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 929a00afca9a92f3a8372585cf85dd05cba040b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Remove LP5 2Rx8 frequency limit of 5600g4 to match
other ranks & widths

[Feature Description]
(1) Remove LP5 2Rx8 frequency limit of 5600-G4
(2) LP5 (2Rx8) {3200-G4, 4267-G4, 5600-G4, 4267-G2}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016283555
Original commit date: Wed Dec 7 23:43:01 2022 -0800
Change-Id: Ib436bed3ae92b9af143c6582198304d002f252a3
Original commit hash: 167ba7bfaf2a3fc2d6bcc25fed514280e7d4f275

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8e39f08573e488c9d66cf97f8368a6f0fb9850e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.2.0

(cherry picked from commit 83e1144900b72f7eab52a64e694e943feb63fe71)

Tue Nov 22 20:50:24 2022 -0800
Original commit date: Tue Nov 22 20:50:24 2022 -0800
Original commit hash: 38549fd9e78f309615e48ef0da17426d813e4cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beb4176585298a9c6e51211c4dc49824f1728453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.19

Original commit date: Tue Nov 22 19:59:14 2022 -0800
Change-Id: I59171a4e1fbef0df133887e67aadd9f8a04c3f7c
Original commit hash: 9f6ca3d535878babc728186094a2ced5c8f710a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df24e18f6935e8e8d3391f168a0e7efc20486479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Qclk DCC Offset Enabling

[Feature Description]
Enable QCLK DCC training to be enabled by default

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 22016183433
Original commit date: Wed Nov 16 16:38:34 2022 -0800
Change-Id: I22065376f645a44432b8787cd263e33b41cbc3ef
Original commit hash: 86766cbd5e4b3de17eea6848313fe36d0f245d94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5459cafde8b9be469bb3055633999863f4a53326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.18

(cherry picked from commit 7e885de56e016fe4efaa3bafddb549d91bc43034)

Tue Nov 22 19:48:13 2022 -0800
Original commit date: Tue Nov 22 19:48:13 2022 -0800
Original commit hash: 6b0a996de890822e9adcefe5fc4fabe7c8883069

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 206470e5027ede3299ba509336213f29915c8d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Add option in BIOS to Enable/Disable
Memory OppSR

[Feature Description]
(1) BIOS must provide a setup menu option to Enable/Disable
Opportunistic Self Refresh
(2) Opportunistic Self Refresh must be disabled by default
(3) When the BIOS setup menu Opportunistic Self Refresh is option is
disabled, BIOS must set POWER_CTL.SAPM_IMC_C2_POLICY = 0
(4) When the BIOS setup menu Opportunistic Self Refresh is option is
enabled, BIOS must set POWER_CTL.SAPM_IMC_C2_POLICY = 1
(5) POWER_CTL.SAPM_IMC_C2_POLICY must be configured after
MEM_CONFIG_DONE is set and before BIOS_RESET_CPL is set.

Additional Changes:
- Removed MRC register writes to MC PM_OPP_SREF_ENABLE.Opp_SREF_Enable.
The state of this CR is controlled by PUNIT during normal operation.
- Removed unused MEMORY_CONFIGURATION SocStepping field.
- Changed runtime MRC input struct size and offset checks to compile
time asserts.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015434513
Original commit date: Sat Nov 12 10:03:37 2022 -0800
Change-Id: I00cedf1200a77c936d3662ae7cb32b17820c94f0
Original commit hash: bf5514cdbe254805732af6ebc2fc887acdb0bbfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cfe4117ec64954a9a6d32166fe110df78d68f80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:48:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c0e0e7d4636b8f3eb6db7a46cf681ef1bafcfb17)

Wed Nov 23 03:00:07 2022 +0000
Original commit date: Wed Nov 23 03:00:07 2022 +0000
Original commit hash: 64b00902f33089bb2f59b231997be0666199a253

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d672178c51f0718aee1ade151449803d318a7f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.1.16

(cherry picked from commit ac90fd8238d288d2d59b8247745c0a8cc78e7d07)

Tue Nov 22 18:44:24 2022 -0800
Original commit date: Tue Nov 22 18:44:24 2022 -0800
Original commit hash: deafd4e7de786f6e14f1ee151691d9c18aa82e19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6afcc49c699d40c4ffdcee3758eb15d56858ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC readouts are not 50% for some lanes
and wck

[Feature Description]
Additional DCC Comp cycles are needed at the end of Dcc Final to get
correct 50%

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016206039
Original commit date: Thu Nov 17 15:58:11 2022 -0800
Change-Id: Ia8a4dca97a09b3663e0e96fb5e3e3f0fd9f502ea
Original commit hash: ca9845995a47f05857339541909b6219eaea0bb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: ff6b81251f7b7af56cc18ad6c40bce9c7b7faa7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 73861862a8b104771d032099bcbe16a59861dcbf)

Wed Nov 23 02:27:14 2022 +0000
Original commit date: Wed Nov 23 02:27:14 2022 +0000
Original commit hash: f823cb005b2b859e173608818930f2551582d3d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b54b39b364129295dfe05fd5de97a5c7dfb4f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CMD 1D Vref Training Failure in G2

[Feature Description]
MTL P B0 and MTL S need to enable CMDV by default for G2 as the
related PHY issue have been resolved.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018024710
Original commit date: Mon Nov 21 14:10:14 2022 -0700
Change-Id: Ibb8ca29fffed73fa60f4a1d38d421a065be2904c
Original commit hash: 1b1d065ae313fa106c33131c366b013674e3a051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: b7a3a945c76d2b91a5d299097d54a5c7835eba36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6f4bd0959a1864f4020e7b72c6d08c8fdad11ca6)

Wed Nov 23 02:03:38 2022 +0000
Original commit date: Wed Nov 23 02:03:38 2022 +0000
Original commit hash: ba1a8a0478b23ef64ac839f11be856b6ff18c33b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5919e1e1091c7ab6000375ead4efab5ef4f4d19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RcvEnable RxDqs duty cycle is too low

[Feature Description]
(1) MRC must use a Read Leveling Training step size of 2 PI ticks for
all configurations.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016211169
Original commit date: Tue Nov 22 15:21:09 2022 -0800
Change-Id: Ide9407014d7db62e9c9b908ffa4a455bc92c9152
Original commit hash: 506e50f73b03b9747b811969a927e8256ca9188c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 3d9312d9e93e860242354de13e96fbf531b70551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit feb7498704a8724b5eb754c0e4616ea842e32867)

Wed Nov 23 01:28:55 2022 +0000
Original commit date: Wed Nov 23 01:28:55 2022 +0000
Original commit hash: 5a043f10c3319824b92aa38b432797f0a3253462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f96124d985c02d1b76b35dc00036fd48d949357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:47:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update SAGV Table to per-Config Frequencies: to
remove LP5 2667

[Feature Description]
Changed the minimum SAGV data rate for LP5 1Rx16 and 2Rx16 configs from
2667 to 3200.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016211712
Original commit date: Tue Nov 22 15:45:56 2022 -0800
Change-Id: I77d70055a9eb3fd5dcc7b4a24399be1990dae707
Original commit hash: 5103f4e85fa48a1b012f16e79c467a52c6f93975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 98b2b394eab16a34c4b9aa09ed5f044edb85113b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8b0db98f7f8ce08e3b24f37d332773c95952a861)

Wed Nov 23 00:42:48 2022 +0000
Original commit date: Wed Nov 23 00:42:48 2022 +0000
Original commit hash: a059d71b5425e5738e54507cced7a9d8bf89ec28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47c23b815e28829fea6a07e2ee2d36bb90b5f4ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Buffer Init

[Feature Description]
1. Read SPD byte 242 to detect CKD Device
2. Add MrcDdr5CkdConfig to Call Table to
Program CKD Control Word
3. Program PHY registers if CKD is supported
4. Skip functional DCC training on xxCLK when CKD is present
5. Enable xxCLK Comp DCC at the end of MRC
6. Create GetSet Enum for Control Word Field
7. Create GetSet function to support CKD Buffer Read/Write
8. Create MrcFlushCkdBuffer function to program CKD Buffer to
DIMM Control Word

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14015413340
Original commit date: Tue Sep 20 09:15:49 2022 +0800
Change-Id: I981af94eef4e5c558667f8a4e56858efbd494c7e
Original commit hash: 82e06bffc86e404c050987c5c3ed55e86eab0076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCkdOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCkdOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Ckd.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 72ed60cbb6eada14d150f6647774cb507422def9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e1ae530c13c27596f532e4f8b2c85e1d4796c55e)

Wed Nov 23 00:18:14 2022 +0000
Original commit date: Wed Nov 23 00:18:14 2022 +0000
Original commit hash: d6e00b3e5e86f45a2a47cb65a96da672c8b68664

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b9cdfed01fb8184e7b703bf678a86e8204d4f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Tx/Rx Rank-to-rank training steps cause margin
fallout and instability in some configs

[Feature Description]
Disable TXRK2RK and RXRK2RK training for DDR5 by default

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 22016206045
Original commit date: Tue Nov 22 09:48:23 2022 -0800
Change-Id: Iea3b1d506de6d1d3157663b80ecf8750a8e7624c
Original commit hash: f37981ef2c7a0e3df42f1461e11c02f555a8f92f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 69095687ce250f03dc14208079590f60a9cfef83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9f0294a8bd82ebdb5ee62b79440f105789423491)

Tue Nov 22 23:00:34 2022 +0000
Original commit date: Tue Nov 22 23:00:34 2022 +0000
Original commit hash: 0d0e4d590e585301973b05442aa99b140a168367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d16eb9db0acc86bb8ce35246fdcfe661af99d5b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 2133 CMDV needs to not do a freq switch

[Issue Description]
LP5 2133 should not impliment frequency switching since its already
at the low frequency

[Resolution]
Add a check around the Frequency swtich in CmdV centering to only
issue a frequency switch if we are already not at the low frequnecy

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018024576
Original commit date: Tue Nov 22 07:53:36 2022 -0800
Change-Id: I15a30fbf791208b2f6b79c3579629ffdc5359130
Original commit hash: f5e6dbec3a7259947465ee248589f2859dee8daf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ec94241b07ebe76a625593fd2f344b03997a6910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 621dfc1208fefc94519112787a6749536229d769)

Tue Nov 22 22:44:13 2022 +0000
Original commit date: Tue Nov 22 22:44:13 2022 +0000
Original commit hash: 5dea504f5484e50125734a9bde877177871931a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0053708f6325293bc47892865cdb48cc4cc8b17d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] LP5 Ca Parity Test should not be testing
odd parity

[Issue Description]
LP5 Ca Parity test is using both even and odd parity, but orignal
design of Ca Parity for LP5 only supports even parity

[Resolution]
Only use odd parity for DDR5, and LP5 should only use even parity

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016209422
Original commit date: Tue Nov 22 07:43:44 2022 -0800
Change-Id: Ib721cc65236c6233531634157b2eade8ca8dc73c
Original commit hash: ac1beb1b009e51b58fe97e043a4ba87b7a78a010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6c587f1039a677eaf9571bf6172743616753c676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f4b42d88b21e0be7d185def887e150e4cd91ae3f)

Tue Nov 22 17:44:20 2022 +0000
Original commit date: Tue Nov 22 17:44:20 2022 +0000
Original commit hash: ad0fa5532fb73d12a260e481297190fc528f1046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6311ef6fa864ebd6e4a2139e6d2fd05a1b4f5711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] MRC needs to add ip version for MTL-S B0 Check

[Feature Description]
MRC Phy and MC ip check needs to account for MTL-S B0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22015964271
Original commit date: Thu Oct 27 08:03:45 2022 -0700
Change-Id: I6dcc8910356637c6a34d3bba7f889f82f159847e
Original commit hash: 9664ba7fb0c1c3cc30c730799bdf70c7754e9e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c

================================================================================ 
Commit: bafa9e7d69725d896b325d38828d27f9713fea88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c578affc24a89f38539b297130df3af934a58d38)

Tue Nov 22 15:17:08 2022 +0000
Original commit date: Tue Nov 22 15:17:08 2022 +0000
Original commit hash: ef66f5a22c60008f2c54345d24b607dfb3ab8411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f04f35ef22ec3b1df9baef4bd0c2bf634c21dd30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Implement MC population access checker

[Feature Description]
If a memory controller is not present/populated, then the registers
on that MC should not be accessed.
Implement a local stub checker to ensure non populated controllers
are not accessed.
Create spd configurations for MC1 only to have more test coverage
Fix local stub UT to support MC1 only config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016128267
Original commit date: Wed Nov 2 12:31:57 2022 -0700
Change-Id: I3e35a2fbe9e6fee9904d7e610061979930812241
Original commit hash: a69ebf3411cf833e9efccb6c17aed7b6485ad6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a6a4b4aaf6f40b6a1178113868dba505fd3ad030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e210872dba0eeab2f28fbeeb6b8fd2723b14b2b9)

Tue Nov 22 13:58:50 2022 +0000
Original commit date: Tue Nov 22 13:58:50 2022 +0000
Original commit hash: 4ee20bb41c93b315fc1b9e2c9be78c17cd0773fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22c86a2f7ca2fada5640b69613b0c32e9d2515d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove warning checks for RefPi
Calibration

[Feature Description]
Currently there is no solid recommended range for delta of difference
between piclk and refpi. Remove the warning checks until we get a
confirmed range.
RefPi4Xover is 5 bits width field, cast RefPiData->RefPi4Xover to
UINT16
Change XoverRefPiDelta to INT since both RefPi is faster than Pi or
Pi is faster than RefPi are acceptable.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15012141710
Original commit date: Fri Oct 14 15:56:17 2022 +0800
Change-Id: I311b483f7040f94adb265787d0242032960f111a
Original commit hash: 4781ea9d48880d76506eb36adf69340fa8a833ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 38a8dcbd3250de413de925ffbd760ed19b8ba9f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4e57ca660527eeed9daeaa48b1e2d4950fd1fe8d)

Tue Nov 22 07:42:04 2022 +0000
Original commit date: Tue Nov 22 07:42:04 2022 +0000
Original commit hash: 32963502b19a46fdf0d2c3e2057f8278a3f70988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0a8ca5b6b1a685cf1a56811c3a3ee068919bc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Expose Vdd2Mv by BIOS knob

[Feature Description]
Add a BIOS knob to expose Vdd2Mv.

At very high-freq OC, Vdd2Mv need be close to VDD2 voltage.
Otherwise, RxVref margin is small as its right edge is near
the highest voltage.

Package/Module: MRC

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15012366829
Original commit date: Tue Nov 22 12:03:42 2022 +0800
Change-Id: I871d1be85d4a6e9f30fee9f2d79db637b4502ae4
Original commit hash: 5dfd3c551d71ba63d8574396226e12e4000c8380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2a74d899c3fb59873fc02044090295c9d9d9d7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c92ac1cee8ed9c93b16bb0b8ba66e27b01e7411d)

Tue Nov 22 01:14:22 2022 +0000
Original commit date: Tue Nov 22 01:14:22 2022 +0000
Original commit hash: 370ac3b26b6e5d30a719ec974b9fe1c42afc8690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f8798b1db7596335b4cec5443b8b7edd294d38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SenseAmp training overwriting PHY init
values - ODTSingleSegEn

[Issue Description]
Sense Amp Offset Training teardown routine overwrites the PHY Init value
of ODTSingleSegEn.

[Resolution]
Removed GetSet write to GsmIocDataODTSingleSegEn which overwrites the
restored PHY Init value.

Additional Changes:
Enabled GsmIocForceOdtOn (OdtForceQDrvEn) during Sense Amp Offset
training based on design recommendation and pre-silicon testing.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016202616
Original commit date: Sat Nov 19 21:30:56 2022 -0800
Change-Id: If4d8f17742d6873efbf5c180a6d5dd838424a0c9
Original commit hash: dd3f0fe676a2c1636a4056cbd27961c9caf75f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: da0d557f775656dd22169c5f9dcae53c86d6efa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 73fc1a983da4417f1ec12307a23580ff91c4c763)

Tue Nov 22 00:48:57 2022 +0000
Original commit date: Tue Nov 22 00:48:57 2022 +0000
Original commit hash: 40ce782438ecd0ea3043b68a8f77dab119939673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17407705c9da2dc1c1f85cb699e6ca875562887a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:46:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Global driver missing proper
controller exist check

[Issue Description]
MC register (GsmMccSchedGlbDrvGraceCnt) is trying to be accesed from an
unpoluated MC, however unpopulated MCs are power gated and should not
be accessed

[Resolution]
Add a check to see if MC exists before writing to register

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016207576
Original commit date: Mon Nov 21 14:55:25 2022 -0800
Change-Id: I61f840cd07f10ce932f10143c4f5f8ca1489534b
Original commit hash: c31983c0613b604e781aa6ec9eb5a8bb21978145

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: d1514f36263fdb74c3dc7acc202e310a7fa469a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c8d15389ffb11e6c6b083fb8e87d4c3f1517ff5b)

Mon Nov 21 19:51:55 2022 +0000
Original commit date: Mon Nov 21 19:51:55 2022 +0000
Original commit hash: d97f006aaad44c252b4cda71d6bd1f20b3613bfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3e4ff09cba43db69a6bab599f40af3d5dba1386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MBSS Phase 3

[Feature Description]
MBSS Phase 3 implementation

1. Refactor MrcInput to consume a pointer to MRC_EXT_INPUTS_TYPE so that
the Input data is not duplicated on the stack in the BIOS environment.
2. Refactor MemoryConfig.h to consume the MrcExtInputs.h (where MRC owns
the struct definition of Memory Configuration) and remove the duplicate
definitions between MEMORY_CONFIGURATION and MRC_EXT_INPUTS_TYPE.
3. Move MrcInputBlock to PeiMemPolicyLib, have BIOS and MiniBios code
path for policy initialization get aligned (InitExternalInputsDefault).

Additional Changes:
- Remove SaMemCfgAddress and SaMemCfgSize in MrcInput.
- Add SaMemCfgCrc in MrcInput to save MEMORY_CONFIGURAITON CRC at the
beginning of MRC.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15011898849
Original commit date: Wed Aug 17 18:09:34 2022 +0800
Change-Id: I3d339dc05ba8e997b6c594eb1e6966ceaac71405
Original commit hash: 036bd23d57b8584a7512f6b0ef10fef85062d3a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: e110d29bf7f16dc7e1f81a4fa8af7b83e51606ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d4b7577a02cf79b1a8a3f7782946ebcb623f86c2)

Mon Nov 21 19:00:20 2022 +0000
Original commit date: Mon Nov 21 19:00:20 2022 +0000
Original commit hash: 33fe183cf7ea0448294e7b42f199aafc02e24dba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3e9fe7f0f9ae1055bb237eff94f133171a6b060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Change Refresh Panic based on A0 and
LP5 Density

[Feature Description]
The PanicWm knob needs to be tuned separately for MTL-M/P A0 or when
LP5 has a density greater than 16GB versus every other config. It should
be seven in the former and eight in the later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016083358
Original commit date: Wed Oct 26 15:13:10 2022 -0700
Change-Id: Ic14a4f4277c2801fb0cfb96199624d74f27bb816
Original commit hash: 3cc997e7449e588ac5fd1869fc12e0872a3a0d5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h

================================================================================ 
Commit: 36f7c6a88d99e6dd1a347c3d65c2971faad1b3a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:44 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.7.1.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Nov 18 18:10:24 2022 -0800
Original commit hash: a24101a8ce48172fa55dad934aa753c0e083ea78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 730a8c09b8ac6718417f2b9745166dd27b6a4b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:42 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.7.0.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Nov 18 18:07:01 2022 -0800
Original commit hash: 6c7354ef73d227a310ef97db7ed530994f6de9f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f97b07cae9c43518cf16b1c429ff1248857d297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.14

(cherry picked from commit 0b908fe4c56a55d6d6afa37463fa139e66801106)

Fri Nov 18 18:03:23 2022 -0800
Original commit date: Fri Nov 18 18:03:23 2022 -0800
Original commit hash: d9b4d7fbf9f1d5ce7893554daf59bcc90fa5278d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dabe15bcb186db41069820ade5f32faa7ba58eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set Safe Memory Frequency Limit to 4800 on B0

[Feature Description]
(1) MRC must set the safe memory frequency limit to 4800 on B0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016201109
Original commit date: Fri Nov 18 17:30:11 2022 -0800
Change-Id: I31620b4f28bca9d16f5e78966fc49cd28abd438d
Original commit hash: 0fb4e80d90bf40d62c5f372e31353c2337430c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 63cae10044f3b6a3ffaac62c3b37ee87b6b5700b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.13

(cherry picked from commit 9b36c777316209d2f41dab9c91360d6b4e2b0c28)

Fri Nov 18 17:52:17 2022 -0800
Original commit date: Fri Nov 18 17:52:17 2022 -0800
Original commit hash: d751fe2497afd96d3d53c6386157d770b9192a85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a49cedc078222c80b0747f74f173d27982f0e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CS per pin normalization should be
done before voltage margining.

[Issue Description]
CS per pin normalization should be done before voltage margining.
Not restoring timing could impact voltage margining.

[Resolution]
CS per pin normalization has been movedbefore voltage margining.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016029326
Original commit date: Tue Nov 1 13:11:58 2022 -0500
Change-Id: I1644cbb72a555e413753d31223efccd696171883
Original commit hash: f42921a492c677455e196ce95b5e29bc2a226d00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 07732ffdf656d5e452d68acc9275774b20d778f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.12

(cherry picked from commit 3f40ec9f344115d8302fc3b47a8c43390e924b61)

Fri Nov 18 17:48:32 2022 -0800
Original commit date: Fri Nov 18 17:48:32 2022 -0800
Original commit hash: deee219ce4fcb31acbfa59e8d722a96de5c8f9b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf70b1ab0f3a29ab77364ae855a4518e30110da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Clk and Cmd Channels are missing in Training Dump after ECT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Issue Description]
Odd channels are missing for CmdGrpPi in DDR5 and LP5;
and ClkGrpPi for LP5

[Root Cause]
MC Odd Channel skipping logic was improperly added to DDRIO CR's

[Resolution]
Remove IS_MC_SUB_CH check from GroupScopePerCccNoRank
and GroupScopePerDdrioCmdGroup categories.

[Impacted Platform]
All

Hsd-es-id: 14018012392
Original commit date: Thu Nov 17 23:14:36 2022 -0800
Change-Id: Ic2d3cbeb4e5f42716ed423d6d25a428686336518
Original commit hash: e9721236d66054af7f8a483605e352e8be24ad95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0b35cbf4dec1933a399a0783c683b7f79cf8a451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.11

(cherry picked from commit 33b7627803b63803bc90cd4b0f7db53d51ec6b0f)

Fri Nov 18 17:45:54 2022 -0800
Original commit date: Fri Nov 18 17:45:54 2022 -0800
Original commit hash: 089baff06a006aa4c8c375c4d8c04f556deb72af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 475a3027864327c6cd0d5aad18f7b83a39dfeb90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DDR5 PDA with scrambling causing
txcmdtype_fifo to grab wrong cmdtype info

[Feature Description]
Implement a IOTRAIN Reset after training. This Iotrain reset is needed
before exit Normal mode.

Package/Module:ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016193956
Original commit date: Fri Nov 18 14:13:45 2022 -0800
Change-Id: Ia708d8730cf79bc19bf665c9120e15d994c19afb
Original commit hash: cc52caeac6806c0378c07ee437f56442661f660a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 497e2fc9b8171c901fcde7a6c62ffef487a990f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.25.10

(cherry picked from commit 3d8a0ea671d7981f9052f692610a83dea1d57f5c)

Fri Nov 18 17:43:47 2022 -0800
Original commit date: Fri Nov 18 17:43:47 2022 -0800
Original commit hash: e5b60ae19905ec314fbb441b648ebfc3815cab3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a3b581f61ef4e96ff67237a128ddf76de28e886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update SAGV Table to per-Config Frequencies:
LP5 6400, DDR5 5600

[Feature Description]
Configured the following per memory technology and config SAGV workpoint
data rates:
Technology (Config) {WP0, WP1, WP2, WP3, No SAGV}:
MTL-M
LP5 {2667-G4, 4267-G4, 6000g4, 6400-G4, 6400-G4}

MTL-P
LP5 (2Rx8) {3200-G4, 4267-G4, 5600-G4, 4267-G2, 5600-G4}
LP5 {2667-G4, 6000-G4, 6400-G4, 4267-G2, 6400-G4}
DDR5 {3200-G4, 4800-G4, 5600-G4, 4400-G2, 5600-G4}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016200710
Original commit date: Fri Nov 18 15:11:31 2022 -0800
Change-Id: I004ab5bb4439e272655d05a9da150cd380cfc60a
Original commit hash: c301d4f97c66337a45f653151c992e7268e39ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b878ffce8bd4a18caeed80a2d8fd31e695297311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0065355ab8f395a15ea370d1955eca093a7a849e)

Sat Nov 19 01:21:32 2022 +0000
Original commit date: Sat Nov 19 01:21:32 2022 +0000
Original commit hash: e3808284f85c165e9870659657a893d6134e9ca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12a50b66939642cb5345b20e98aef65cfc3721a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] CmdV centering failing on certain 2 rank x8
DDR5 stations

[Feature Description]
MRC should issue a JEDEC reset after each valid rank is trained for
CmdV centering.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018022946
Original commit date: Fri Nov 18 16:48:31 2022 -0700
Change-Id: Ic9bf926dd2d2ba47326086379eef2c49b9d5916a
Original commit hash: 9ef586a5cbc3ee46e9badb3c8ff27c6d6a3e12c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0134be5cf9c763739dda190597a85bf844989d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9cccf101356b0cfae43bea72be97af9a6a1c278d)

Sat Nov 19 00:47:23 2022 +0000
Original commit date: Sat Nov 19 00:47:23 2022 +0000
Original commit hash: b3be595eb093106ddcb29ea92064c05d962f0e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01ed120dd20d357d4bf658b7c04f30141f8073ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:45:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Limit LPDDR5 max frequency for MTL-A0 parts

[Feature Description]
If SOC-M north is MTL-Ax and CAPID0_A_0_0_0_PCI.Spare_0 is set to 1 then
limit frequency to 5600-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016106559
Original commit date: Thu Nov 3 01:06:41 2022 -0700
Change-Id: I824d7220b52c19582b25b0707fd8c949bde7e6f7
Original commit hash: da1e672dcd794771d1c8fb7a86f1cf304a1cfd02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 81ffb35cac8fa5ad452e9adec36427e15204f1be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit edb2136b8ed0aeca57627297f59fdfd19a10073c)

Sat Nov 19 00:26:26 2022 +0000
Original commit date: Sat Nov 19 00:26:26 2022 +0000
Original commit hash: fe007b88f33cfeab33eb1f4010acc1e1890a8322

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02e052178cc56c8d4ec871726deaec6ebf63ed4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SenseAmp training overwriting PHY init
values

[Feature Description]
(1) MRC must calculate the default DDR5 RX VREF using the default
impedance (ODT) lookup tables during PHY Init.
(2) MRC must calculate the default DDR5 RX VREF using the last impedance
(ODT) value programmed to the DRAM mode register (MR).
(3) MRC must restore the register field PHY Init values in the following
registers before exiting Sense Amp Offset Training:
- DATAxCHx_CR_DDRCRDATACONTROL0.DisableOdtStatic
(do not restore on DDR5)
- DATAxCHx_CR_DDRCRDATACONTROL2.DisableDqsOdtStatic
- DATAxCHx_CR_DDRCRDATACONTROL5.ODTSingleSegEn

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016030768
Original commit date: Sun Nov 13 05:38:51 2022 -0800
Change-Id: I09287749b40fce9ed8871e51fcd1d306658b8147
Original commit hash: 5a52ffa70599584255481247dce5b6f62241dca9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 755de61b008ef96360e13ddc4c6d4aac1aafb52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6be343655d3df75af3457a5ba599614b3af00a4b)

Fri Nov 18 18:26:57 2022 +0000
Original commit date: Fri Nov 18 18:26:57 2022 +0000
Original commit hash: 21afd5b34f811ac98bf3a50bf4f623fb66aadd8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6357211b7181c5bedaf5a181e8ae6d6233854f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:47 2023 +0530 
-------------------------------------------------------------------------------- 
Enable Per-Bit RxVref Training

[Feature Description]
Enable per-bit RxVref Training

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015872267
Original commit date: Wed Nov 9 08:08:21 2022 -0700
Change-Id: I877402ec89fef913a722244c4de04d344262c978
Original commit hash: 4869accc7e459567f5af047070539c9459d3161c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3de82815a690b12e2f76d29b03e99541d49b532d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3a20d03a0f90372ccd27b68fdfb8e5b7c8b5a0f4)

Fri Nov 18 17:29:23 2022 +0000
Original commit date: Fri Nov 18 17:29:23 2022 +0000
Original commit hash: 0f5434cfa90cfb3e56aa44c56e408f80a71fd08d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8200d9ddebbcd5f559fdd65ced5c9773df97d8aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] LP5 Read Dqs limits should be
calculated per rank

[Issue Description]
MrcCalcMaxRxMargin() expects a RankMask as an input not a 0-based
value. When passing in a 0-based input the limit check for Rank1 is
not properly calculated. This can lead to Read Centering failures

[Resolution]
Pass in a rank mask into MrcCalcMaxRxMargin() when determing RdDqs
limits

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016192256
Original commit date: Thu Nov 17 12:11:55 2022 -0800
Change-Id: I7dfbbf2c22dbccfda15672048349add7077e7013
Original commit hash: 34108e883c453a01bb227196609d4b78776d6d02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ef1e9405c75220e4e1f4eea3da20f2679fa836b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 283c38afbb217dfded505469d93e427b35661898)

Fri Nov 18 00:41:37 2022 +0000
Original commit date: Fri Nov 18 00:41:37 2022 +0000
Original commit hash: 9780288cff3193d846315b0ff3cbc7fa7f32cb97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd5508c66d65f8700f0d9866d6b59f4b6afbe148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Enable Advanced RDQS Training Mode for Rd Preamble

[Feature Description]
Since our read preamble has 4 high points instead of 2. This meant that
when we tried to backtrace to the first 0 after finding a high point,
we were not guranteed to find a static low. Enabling advanced RDQS
training mode will guarantee us this low for LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P

Hsd-es-id: 22016172046
Original commit date: Tue Nov 15 11:52:49 2022 -0800
Change-Id: I6586536ed77eb8a9101a755eed5c2c5bfc7b4195
Original commit hash: b7ef252b3b8ba1a9e6242e0852a237649199a45e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e880238bb2bd0603c28bafdade28f073aa19dfb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ab263bddf2603635716ca41207220c78a1e8311a)

Thu Nov 17 22:16:18 2022 +0000
Original commit date: Thu Nov 17 22:16:18 2022 +0000
Original commit hash: aa6583f16b4648f87e788b44680d68db6fa2b21d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 343457ca3aeb9e0ad0c8957f2ddf0f8f6c98330e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] BGF Pointer seperation needs to be
written in Mc Init for SafeMode

[Feature Description]
The application of the MC2PHY_BGF_CTRL.PtrSep_ospid and
MC2PHY_BGF_CTRL.PtrSep_ispid safe mode values must occur before the
first call to MrcRoundTripMatch in McInit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016186364
Original commit date: Thu Nov 17 09:29:34 2022 -0800
Change-Id: I5853e110e3011c768c7183431c47e1280905047f
Original commit hash: 63a9f9e4eb3c611285725969a65e3b443480cd49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: d070bee623cbe43816244f79a53316607001523c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f153fccb581422ee4c0d93a6936f38b40b2d557)

Thu Nov 17 21:32:51 2022 +0000
Original commit date: Thu Nov 17 21:32:51 2022 +0000
Original commit hash: 2e13b62c67846bec0aab18cf708c8beb01dac771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 761e7eb0d5642baea42e912eb079a4306ff89393 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RstNumPre calculation needs to be
updated to support 4UI preamble

[Feature Description]
RstNumPre equation needs to be updated to correctly support locking
to 4UI in unmatched rx calibration

RstNumPre = Min((RdToggleLow + RdToggleT +2+(IsGear4 ?2 :0))>>Gear4, 7)
Remove CTE override value

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016134193
Original commit date: Fri Nov 4 09:39:18 2022 -0700
Change-Id: I6c8ea7ff9dd937debeaa2321e004eb6e3ba00be9
Original commit hash: 0633301118f571df53ed3037dbf0a49171a9b696

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2e11bb023dbbfa99e69144aab68c6ea532b0ed63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 175f25a274bbc0a180774c0a2d6bdcb66d272fd0)

Thu Nov 17 20:25:17 2022 +0000
Original commit date: Thu Nov 17 20:25:17 2022 +0000
Original commit hash: 1b040895b8d05ed86cc061a91f020d1d29c43630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2efceecdf08e59ce6b3449de68d12c7567c94ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:44:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Convert all MC registers that are part
of MrcProbelessConfig to GetSet

[Issue Description] or [Feature Description]
All register accesses within MrcProbelessConfig
(MrcProbelessConfig()) should be done using GetSet. Find the
registers that are being directly written to within
MrcProbelessConfig and convert them to GetSet. Appropriately
name each MC register field being converted to GetSet. Be aware
if a MC register is Per MC or Per MC/CH, and call the
appropriate GetSet function. Rework MrcProbelessConfig so
that there are no GetSets that use multicast parameters
(MAX_CONTROLLER, MAX_CHANNEL). Instead of using Multicast
parameters, place the Get Sets within appropriate scoped
for() statements. This will help improve runtime and clean
up code.

[Resolution]
Replaced all MRC Writes and Reads in MrcProbelessConfig
with GetSet calls.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22015845996
Original commit date: Thu Nov 17 10:58:14 2022 -0800
Change-Id: I772b6006a93bc3f70e59bd921663254a372b1657
Original commit hash: 8e1156e9f0c0a3af5cb01225799ebb85082bc015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 78f2efc1a9719534763bbea15c33eea989659974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 4wCK toggle preamble needs to enable EnDqsNRcven

[Feature Description]
When running 4WCK toggle preamble, EnDqsNRcven needs to be set to 1
otherwise we read .5 QCLK to early.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 13010295579
Original commit date: Mon Nov 14 09:16:09 2022 -0800
Change-Id: Icb477cf0ead7f7f211d0a1ac6c15871a4aa1344e
Original commit hash: 069689ce585665d01c1eeab6cfb8bbd709f91af1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: af4596331073c2f302f08f259611ae3b8ed77bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:42 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.25.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Nov 16 14:53:50 2022 -0800
Change-Id: Id884ded5fdc6340324e04332eb8241b0c0905edb
Original commit hash: 5c1c29d95e493bcb0ac58b58ca98f746364dcabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 765b31eede4633fe57f5b8fe223eafc73a69ea23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_02

Hsd-es-id: N/A
Original commit date: Wed Dec 21 20:31:04 2022 -0800
Original commit hash: 06413efee5a7ca472d8ab6ad0fedc56bf52dbb82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 64b42e87af1c161cc41ce92456141b62cbfd0f7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:43:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][A0][IOE] IOE PXPF Link drops due to incorrect FIA_P

[Issue Description]
IOE PXPF Link drops due to incorrect FIA_P programming
using Release BIOS

[Resolution]
Initialize array

Package/Module: FiaSocLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14018254620
Original commit date: Wed Dec 21 13:45:51 2022 -0800
Change-Id: I6cfa620ce81b024f077ace71eefe62db03907469
Original commit hash: 29ac35153ec6db2fe8143415ab67ade244e93784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: 57f4a5ceafc2ad0daf95670a944112909577e84c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_01

Hsd-es-id: N/A
Original commit date: Wed Dec 21 09:38:59 2022 -0800
Original commit hash: 66d3c941411134edbb28d8661bfa1479d1801843

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 675a4b5b61943a8c3a5b40a4bdafade0fb0b0727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:41 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH PM] Setup.hfr defaults do not match silicon reference code defaults

[Feature Description]
Change the Policy Defaults to match the Setup

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
Mtl

Hsd-es-id: 16019237263
Original commit date: Tue Dec 20 18:13:56 2022 +0530
Change-Id: Id5db60944a915deb39f3eb3b1036323252ba78bf
Original commit hash: 04d3c7b969097b3c3f251fae753e24148e452169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ae2a2c192bb2a48aa68721cfeb0995a0a3d735c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:38 2023 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Adding board suppport for MTL-P T4 RVP Rev1 change

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15012533155
Original commit date: Wed Dec 21 20:00:55 2022 +0530
Change-Id: Ifbdd3e979c05ff4f2d331557d3f2ba79af2e9b35
Original commit hash: c4e975ce959615f7f840918bad4d307ce8300e0b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 339f14d63c65da4a41d5067ebcf8d611e66046d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Dec 21 20:57:48 2022 -0800
Original commit date: Wed Dec 21 20:57:48 2022 -0800
Original commit hash: cb147ef5ad5bcd4fdb80b90d41e6542db2ff9fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: af49e101d3ca7e16177546373c408febeb8daad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:41:08 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Adding PchInfo Support"

This reverts commit 3d68fc86b699662d5604c85d2b73d3f1dd2adcfe.

Wed Dec 21 17:38:40 2022 +0530
Original commit date: Wed Dec 21 17:38:40 2022 +0530
Original commit hash: a67b207c60935494b3c4e2bdec8c2527e94a1ba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: a8a4440f4f27f1564220c54533f3b45a39e4a16e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:40:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS ASSERTs if GPIO Pad is not owned by HOST."

This reverts commit 1d8782b6ab82b94e7c38df5e812884f42a8383e5.

Wed Dec 21 17:38:20 2022 +0530
Original commit date: Wed Dec 21 17:38:20 2022 +0530
Original commit hash: 4e7ce419beb8dc847a078daf24a480faa7e9af8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 8bc9295df36f89815d6231a588e84202a81b08ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:39:15 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS ASSERTs if GPIO Pad is not owned by HOST.

[Issue Description]
BIOS ASSERTs if GPIO Pad is not owned by HOST.
If not HOST owned it should return EFI_ACCESS_DENIED and
continue execution. It should print GPP#X is not owned
by HOST.

[Resolution]
If Pad is no HOST owned it returns EFI_ACCESS_DENIED and
prints message GPP#X is not owned by HOST.
Changes:
1. Updated function headers with new status value.
2. Corrected identation issues in current header.

Package/Module: ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
ALL

Hsd-es-id: 15012525947
Original commit date: Wed Dec 21 13:43:40 2022 +0530
Change-Id: Ia7acbc76185fb29dab7a44ac4ec84ab1b5afd20b
Original commit hash: 1d8782b6ab82b94e7c38df5e812884f42a8383e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: ffca0dd399d0101ac1d5379782ee49c372ad0076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:38:19 2023 +0530 
-------------------------------------------------------------------------------- 
Adding PchInfo Support

[Feature Description]
Adding device IDs

Package/Module:ClientOneSiliconPkg/Fru

[Impacted Platform]
P

Hsd-es-id: 16019063452
Original commit date: Wed Dec 21 11:37:08 2022 +0530
Change-Id: I6c795cdca1225b3d53da81550608de8738c06095
Original commit hash: 3d68fc86b699662d5604c85d2b73d3f1dd2adcfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: 15d0b84865374f5e99e1753bc70809bab565123f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:37:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2523_00

Hsd-es-id: N/A
Original commit date: Wed Dec 21 06:14:32 2022 +0000
Original commit hash: 4fc9769f43af9dd48f43ab827f742ff459dcaeb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef9b169e71bb5fbabf4a8c30af59870f014f539d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:36:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Increase FSP size for MTLS GCC build

[Issue Description]
MTLS FSPM is running out of space in MTLS GCC API external build

[Resolution]
Add 4K for FSP GCC release build and 8K for debug build

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012529191
Original commit date: Wed Dec 21 11:57:38 2022 +0800
Change-Id: Ie0c16527f4c1bc3bf9c924328df1936d60bc78db
Original commit hash: 169181f15565a20a968c9b718da818529aeb3ff7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: b0a9a4a75ea1b8c9d64a9f6f5f65170872b8ead2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:36:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2522_02

Hsd-es-id: N/A
Original commit date: Tue Dec 20 22:03:16 2022 -0800
Original commit hash: 1fe4b28f5592fa72b395cbce281ef737f75bc0f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5fa4000c6e8a1d3fe7a48229b9ac07277663bb55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:35:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2522_01

Hsd-es-id: N/A
Original commit date: Tue Dec 20 21:38:02 2022 -0800
Original commit hash: 03acc296955f68d981d853fc78fbbe0d88be5004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f783e911948a1e3ce3e9405e62b98d2c0c5e7e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:35:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][A0][IOE] Wrong FIA_P programming causes PXPF Link drop

[Issue Description]
Wrong FIA_P programming causes PXPF Link drop

[Resolution]
Update PXPF port number

Package/Module: FiaSocLib

[Impacted Platform]
S

Hsd-es-id: 15012471607
Original commit date: Thu Dec 15 11:35:19 2022 -0800
Change-Id: I48eca83ef286a7a96e609aad39ec0acdb4bcd684
Original commit hash: c747ad1d878cf23db26958ba44b38babe77735ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: 08055fd6da2e721d0561cfa4297a5439ef41f2f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:34:51 2023 +0530 
-------------------------------------------------------------------------------- 
SOC-S ModPhy Power Gating

[Feature Description]
Update PID for SoC-s MpdPhy Power Gating

Package/Module: HsioSocLib

[Impacted Platform]
S

Hsd-es-id: 22012132192
Original commit date: Mon Dec 12 15:28:30 2022 -0800
Change-Id: I2687859237007dfd6a8682f2f9ccc230b682393a
Original commit hash: 020cf3d11fb424a34ea8007282da655fd439f418

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c

================================================================================ 
Commit: 820d23773dff5252342dfb64ac859476c23349f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:34:17 2023 +0530 
-------------------------------------------------------------------------------- 
LNL TBT PCIe: FPB register update.

[Feature Description]
Updating the iTBT PCIE RP Config Space register
newly updated address in H and ASL files.

Package/Module: TCSS

[Impacted Platform]
All.

Hsd-es-id: 22016242136
Original commit date: Wed Dec 14 00:13:35 2022 +0530
Change-Id: I39d92872551527cece469e874650d67413643b36
Original commit hash: 1fc7a7270ecfdbd0a68f80344bf0b6e816f66140

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 2a73e4e8b19e127b9d9ae583966083480474ed61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:33:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] PCH BIOS Trace in PEI phase are missing

[Issue Description]
PCH BIOS Trace in PEI phase are missing

[Resolution]
1. Configure PCH TraceHub FW base in SEC to allow PCH BIOS trace as
early as possible
2. Set BIOS trace default to SOC TraceHub as policy default
3. For MTLS BIOS trace sends to PCH TraceHub by default.
4. Add FwBase as input when first build TraceHubData HOB
5. Move AET and BIOS trace options out of PDC override

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012465178
Original commit date: Mon Dec 12 13:55:43 2022 +0800
Change-Id: Ifd914d59fe3e9699c836ba34de6f503c2900856f
Original commit hash: 4f1867405a6e0392e8ee4ebf9e39bf3e54f8e541

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubInitLib.h
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/BaseTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/BaseTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeCoreTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/DxeSmmTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/PeiTraceHubHookLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/TraceHubHookLib/PeiTraceHubHookLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: db51155c132539982694687d9d2ce98b02f12b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:33:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2522_00

Hsd-es-id: N/A
Original commit date: Tue Dec 20 15:19:29 2022 -0800
Original commit hash: cbcdd1ebbc0441e7866463ab23ac14f7135fcd4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ee943e7684c5ea5c78ababe0088827d8f6a31e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:32:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]GPIOs not set up correctly for SODIMM 1DPC

[Feature Description]
fixing GPIOs for MTL S SODIMM 1DPC RVP board

Package/Module:
Board pkg

[Impacted Platform]
S

Hsd-es-id: 14018226341
Original commit date: Tue Dec 13 16:21:41 2022 -0800
Change-Id: I7f1ae8f481afbea7802130d1953ef701a1ca5dbe
Original commit hash: 7a359a4e9d2be5dfd7968ea316938fa5f9b0829b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 8f7c35e6954e5bffe20305a2d3bf30bcf00dfe16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:32:01 2023 +0530 
-------------------------------------------------------------------------------- 
Add new fabid2 support for PPV DDR5 SBS RVP board

[Feature Description]
Add new fabid to PPV Skuid

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018455018
Original commit date: Thu Dec 15 13:33:04 2022 -0800
Change-Id: Ie95ab1604444942821b5d525cd608eaf545b7de8
Original commit hash: 76242fc90d7f0d24d4894965d482a1c0554e964c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 0c290c6c3d37ca28af3ae76085f8ec662741b26b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] S0ix SLP-S0 residency is hitting Zero Percentage

[Issue Description]
1. S0ix SLP-S0 residency is hitting zero percentage in MTL-P
2. Debug boot is very slow in MTL-S

[Resolution]
1. Setting Legacy UART option as default in Kernel Debug Serial Port
for MTL-P/MTL-S
2. Disable debug logs over Lpss Uart only for MTL-S.

Package/Module:
MeteorLakeBoardPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P, MTL-S

Hsd-es-id: 16019217941
Original commit date: Tue Dec 20 18:25:20 2022 +0530
Change-Id: Ie13d16bc3add0e51e43323268ead89503bb5ab1c
Original commit hash: 584ff4b2a3ac6ecae9ad6b52c45daa33c31374d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: 247b52a786a8fd2429f93b0e9fc93ff23a4c8591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:29 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] Rename GpioNativePads.h and GpioV2NativePads.h

[Feature Description]
Rename:

1. GpioV2NativePads.h -> GpioV2Signals.h

2. GpioNativePads.h -> GpioV2Functionalities.h

Change EOL symbols from LF to CRLF in GpioV2LnlSocMPadData.c

Package/Module: ClientOneSiliconPkg/GpioV2

[Impacted Platform]
MTL, LNL, OEM.

Hsd-es-id: 18025654800
Original commit date: Wed Dec 7 21:04:30 2022 +0100
Change-Id: I43ae0ca602cbb04465ac73b4df7cfd7cf8f8c45d
Original commit hash: 7c63d12926acad59795ae9059a9e5e98c550c669

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSNativeSignals.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Functionalities.h
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Signals.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 6026c9e9382aeff36546cf43aeabe623474d3fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:31:05 2023 +0530 
-------------------------------------------------------------------------------- 
Dynamic Link Throttling programming update.

[Feature Description]
In accordance with BWG, TNPT should not be programmed on
MTL-S PCH.
This is accompanying change of:
Ia979b97bec67702bcce5b3c00c2de5d08b2378c3
and adds a way to change this across projects.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 13010466081
Original commit date: Tue Dec 6 16:13:36 2022 +0100
Change-Id: I4ff6752ff59c11a7db7312bbaaa0206558f5366b
Original commit hash: 0bdfa25fbe6f1154413fc33ea3203f477aba4963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 2af95cad6913e3afec03d4b54bf98ee6e384093f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:30:50 2023 +0530 
-------------------------------------------------------------------------------- 
Setup defaults not matching with silicon default

[Issue Description]
Setup.hfr defaults do not match silicon reference code defaults

[Resolution]
Added defaults values to silicon codes
VMDports are exceptional case, values are loaded dynamically

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018437698
Original commit date: Mon Dec 12 14:54:39 2022 +0530
Change-Id: I5836570f0fd4314531f651b52d4213199982f5ce
Original commit hash: 1ce8ca3cbb631d1a51d8facee0dcc319ab7a88d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 207d38da379dfc1cfc8ec6e1cdcf386b10f60094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:30:07 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed MeExtmeasurement not retrieve complete ERLogs in ME Disabled Mode

[Issue Description]
MeExtmeasurement not retrieved complete ERLogs in ME Disabled Mode

[Resolution]
Fixed MeExtmeasurement to retrieve complete ERLogs in ME Disabled Mode

Package/Module: MeExtMeasurement

[Impacted Platform]
MTL

Hsd-es-id: 16019228758
Original commit date: Tue Dec 20 10:16:15 2022 +0530
Change-Id: I723c76e9937ca970088c58f4c587daffc6c838e8
Original commit hash: 6a1479b19709ab0acd2caa377d88dabc6b4b5c7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h

================================================================================ 
Commit: fd24feb8d1b40addae1650388a8650cbf3376ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:50 2023 +0530 
-------------------------------------------------------------------------------- 
FRU implementation for new program.

[Feature Description]
BIOS implementation of CPU FRU for new program

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012476634
Original commit date: Tue Dec 20 14:07:05 2022 +0530
Change-Id: I67f36dc1e46e4d149b3dc4e8482f5a09faaf5219
Original commit hash: ba3fc52007e9300e3df55bdfa1c8160512ab50ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: efe5ed27e86de1b69e796288be67955f9cefdb9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update Description for UfsEnable and UfsInlineEncryption UPDs

[Issue Description]
FSP code implementation of UfsEnable and UfsInlineEncryption
are arrays as per maximum capability of SOC, but help text
is not clearly explaining about controller enablement.

[Resolution]
Update UPD help text for UfsEnable and UfsInlineEncryption
for clear understanding

Package/Module:
FspPkg/Upd

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16019074231
Original commit date: Wed Dec 14 02:44:52 2022 +0530
Change-Id: I5d56e005c02aa86522df47dda8ced1b11886ba47
Original commit hash: a0c4a1877f7e552d2be1eaae756de748ce40c9fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 84288bcececd408db1b2a2f47c6d5384c24a19d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:29:20 2023 +0530 
-------------------------------------------------------------------------------- 
DMI3 power gating is not happening
blocking SoC/PCH S0ix.

[Issue Description]
Incorrect programming caused DMI power gating to not happen.

[Resolution]
During debug, it was determined, that DmiPowerReduction policy
does not get initialized correcty, with respect to required
project configuration.
This change corrects policy initialization.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18026066715
Original commit date: Mon Dec 19 11:05:32 2022 +0100
Change-Id: I48f5bf4f6910176cf7dde2674ea4ca1f3cdaf9a5
Original commit hash: 4c0b766b2e7ee8bfdfda50ac8231b860cb76ea85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: e816dad09154d3f3734610534f0637ae30957da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:28:36 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to update Device ID for newly added DG2 Mobile WS

[Feature Description]
Updated Device ID for newly added DG2 Mobile WS

Package/Module:
DashG

[Impacted Platform]
MTL

Hsd-es-id: 16019041759
Original commit date: Fri Dec 16 15:55:19 2022 +0530
Change-Id: Ibb9e08f991e7c4a415161ecb7ada553cf24a4ce1
Original commit hash: 6766b2249e0ee8dc1cc8237b122fadc7a17ddf04

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegion.h
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: a1106657e74ba7978b361a3b3e000fb0c0257421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:28:12 2023 +0530 
-------------------------------------------------------------------------------- 
Configure TC/VC mapping for MTL-S

[Issue Description]
There is no TC/VC programming performed for UP-DMI.

[Resolution]
Added flow that is programming common TC/VC settings between DP and UP
DMI.

Package/Module: ClientOneSiliconPkg/Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 15012415432
Original commit date: Mon Dec 12 16:08:19 2022 +0100
Change-Id: I6301b4c1a440450d54658a65718124a3e0f3b0c0
Original commit hash: 0af3eb23d0e42155fc86dab6a736507d8a2d3172

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 067949af832eab71e360c1d41226daa59457e457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:27:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update CPPM_CG_POL*A registers to use ASLT instead of PLT

[Feature Description]
BIOS should set static register CPPM_CG_POL*A register as per
recommendations defined in PMC programming Guide
Clear bit 29 during writes to CPPM_CG_POL*A registers

Package/Module:
ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-P/M MTP-S

Hsd-es-id: 16018784885
Original commit date: Wed Dec 14 04:42:44 2022 +0530
Change-Id: Icb68d3cad89f6fae90e8f8177a65e689f75a74d1
Original commit hash: 64e272692a9d50a25afb3050e32a536ed2e7b316

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 9092c442b874fc0561884434b7fd37c01afabc4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:27:21 2023 +0530 
-------------------------------------------------------------------------------- 
Clear PAM_W CP and WAC in IOC registers

[Feature Description]
HOSTIA_POSTBOOT_SAI cleared from PAM_W CP&WAC

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 15012403206
Original commit date: Tue Nov 29 11:42:02 2022 +0530
Change-Id: I4dea00bd13a9a32e3b3430a3196f88000336b4bf
Original commit hash: e63d7416e966b41fda466fbcb5db230ae87ecde8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/PeiHostBridgeIpStatusLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/IocMchBarSai.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: a8cf4be32a9136893746ca338b9282cd938b0202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:26:55 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS Change for NVME recovery code adaptation

[Feature Description]
BIOS Change for remove Platform code and code adaptation

Package/Module: MeteorLakeBoardPkg/NvmeRecovery
MeteorLakeBoardPkg/BoardInitLib
MeteorLakePlatSamplePkg/DxePlatformBootManagerLib
MeteorLakePlatSamplePkg/PeiPolicyUpdateLib
MeteorLakePlatSamplePkg/PlatformInitAdvanced
MeteorLakeBoardPkg//BoardVpdPcdsInit
Features/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 15012393091
Original commit date: Wed Nov 30 22:30:29 2022 +0800
Change-Id: Iaae2189cfad89b2563b3088ede67cc04c8bc027a
Original commit hash: 8edd82379bb3a1a62bcc24278e7a17d2c5078727

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PostMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PreMemory.fdf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeFwUpdateLib/PlatformMeFwUpdateLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/Nvme14.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.h
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.inf
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.c
MeteorLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2913f60a3c1204b07591dfc1d7d7936575393037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:26:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2521_00

Hsd-es-id: N/A
Original commit date: Mon Dec 19 20:31:12 2022 -0800
Original commit hash: 9eb228b7ed6d9c1f0d283ae1f4ea334bc2f3a8d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 25c9df53147f46329aa1c593cedaa4cba9549716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:25:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] NVMe detect fail observed in boot manager menu after S4/S5 cycle

[Issue Description]
VMD dummy device ACPI OFF method was getting triggered without VMD OFF
method getting triggered in S4 entry which is toggling PERST and PWREN
GPIOs of that RootPort. These GPIO pins are shared pins between
VMD endpoint device and VMD dummy device.

[Resolution]
Corrected the bit logic to skip the VMD dummy function ACPI OFF flow
to avoid the unnecessary toggling of PWREN and PERST GPIO pins of the
VMD Endpoint device during S4 entry.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-P, MTL-M

Hsd-es-id: 22016330891
Original commit date: Thu Dec 15 20:23:41 2022 -0800
Change-Id: Ic37249b6419f95e486e0585c58300d2a85026320
Original commit hash: e1d588bb04d0b18380cb9755c199e175886a5c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl

================================================================================ 
Commit: b4c58301702cc17f09bc9a36b45c4605d2be2df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:25:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.7

(cherry picked from commit 6e7329c9534aa9fb1cd2eb1adefea0e35f433c6b)

Mon Dec 19 14:56:42 2022 -0800
Original commit date: Mon Dec 19 14:56:42 2022 -0800
Original commit hash: c4a6b4f9881d378afa9c2c0b08e4d3bca9b28bbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9588fc21a9b54304fbfcf88595c0d29cf01df2f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:24:47 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Display register programming to always program
the 32 bit wide channel count for DDR5, 16 bit wide for LPDDR5

[Issue Description]
The number of populated channels is being incorrectly reported
for Display Register programming

[Resolution]
The number of populated channels is calculated in two locations
each serving a different purpose. The one being reported for
Display programming was not the correct one to be used for
DDR5 as it was using the value that would be use for SMBIOS
tables.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018210162
Original commit date: Fri Dec 16 10:02:21 2022 -0800
Change-Id: I63c41f737f62803502e7719f9c035b164dbb7cee
Original commit hash: 873ce432b89fb2806959911f2c4698106e744d30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9d549d26bb5ea9c6cd7f7ea4493ab1cec343774d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:23:12 2023 +0530 
-------------------------------------------------------------------------------- 
Graphics PEIM Init With FSP Multiphase Init flow

[Feature Description]
Graphics PEIM Init With FSP Multiphase Init flow

Package/Module: FSP

[Impacted Platform]
ALL

Hsd-es-id: 16019205935
Original commit date: Sun Dec 18 21:43:00 2022 +0530
Change-Id: I0702d7173692cd603592cabbb002a1cc2066fef9
Original commit hash: eef2a6b31b996eb198318b3dad7b005343895610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h

================================================================================ 
Commit: 6fcb7c385c9c0c14e995a7afa26f49efe10c3ff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:23:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enlarge TempRam and PeiStack size

[Issue Description]
BIOS reset is failing with GCC IFWI.
Create HOB fails due to memory shortage.

[Resolution]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018654854
Original commit date: Mon Oct 31 19:46:43 2022 +0800
Change-Id: Ia0b6d7471873c2abe44fc170ac2a752f8fef97a6
Original commit hash: 5619a3fafb5f54ecd066431089b13cab8b2bf13f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71368afbb1ef43d84ec2c41d27fe3669451810f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:22:12 2023 +0530 
-------------------------------------------------------------------------------- 
set FSP's SMBIOS Type 17 strings

[Feature Description]
create policy to set value to Serial Number

Package/Module:SMBIOS

[Impacted Platform]
MTL,LNL

Hsd-es-id: 16019066830
Original commit date: Mon Nov 28 18:04:14 2022 +0530
Change-Id: I5c86c04d93baae32cb272634e6a7b518cfa6948e
Original commit hash: d42ed01bd9d581643f719d7e00df61ec0fc43a68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 5e3a464178db90cf2c89e9fb3ef198b63a824420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:21:19 2023 +0530 
-------------------------------------------------------------------------------- 
Add Is Pad Owned by BIOS check for GPIOV2 services.

[Feature Description]
Add Is Pad Owned by BIOS check for GPIOV2 services.
To make sure BIOS doesn't override pad configured by other
entities.

Package/Module: ClientOneSiliconPkg/IpBlock/GpioV2

[Impacted Platform]
ALL

Hsd-es-id: 16019138081
Original commit date: Wed Dec 14 09:32:52 2022 +0530
Change-Id: Id38373b7dd36ddf8d24adabca943e5de987e7908
Original commit hash: 267fa5cffa43e17dab2e2ee9eb56186a34bf099f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 69db53b9412436799692c67aa57f075c910cbbed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:21:00 2023 +0530 
-------------------------------------------------------------------------------- 
Match MTL-P GC for MIPI and reduce patchtable

[Issue Description]
[MTL][A2][IPU]The Sasetup option of MIPI
camera which mismacth the golden config,
and xmlcli can't update default option value.

[Resolution]
1. SaSetup match the MTL-P golden config
2. Remove MTL-P patch table
3. Reduce duplicate MTL-M patch between Sasetup
4. Modify controllogic and camera disable with S/M
5. Fix the input clock value was incorrect

Package/Module:
MeteorLakeBoardPkg\Include
MeteorLakePlatSamplePkg\Setup

[Impacted Platform]
MTL-S/M/P

Hsd-es-id: 15012505661
Original commit date: Mon Dec 19 14:06:47 2022 +0800
Change-Id: If0bd3e503cd70329534165fb6ba6a3d329aa7603
Original commit hash: 7eff01d1b8a13d227e8e30031f0267b3eb65a56c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f91d110445aa3f02e8e7756ae4f9d84bc1da4f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:20:52 2023 +0530 
-------------------------------------------------------------------------------- 
[Unit Test]TCSS Capsule FMP code clean

[Feature Description]
Code clean for Support unit test in TCSS FMP capsule

Package/Module: TcssCapsuleFeaturePkg

[Impacted Platform]
MTL,LNL

Hsd-es-id: 15012454080
Original commit date: Mon Dec 19 13:39:43 2022 +0800
Change-Id: Iae9f36a61e2db191e69bf8e64fad633b4015fc80
Original commit hash: 1ce52df8ab7c9e5a85ca9f873dafb2c4e7b58363

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerCommon.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec

================================================================================ 
Commit: 744cb7189fc7bcd1b68cfc81b257c9310b25d210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:45 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2517_00

Hsd-es-id: N/A
Original commit date: Sun Dec 18 20:31:31 2022 -0800
Original commit hash: 9bba99dfb0f88cad8b212c69fef28cad06bedc01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b5c699f98ed8f7c53cdad757f4e500f53a256a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:31 2023 +0530 
-------------------------------------------------------------------------------- 
Enable PcdDeprecatedCryptoRemove in BIOS

[Feature Description]
Enable PcdDeprecatedCryptoRemove to allow reallocation
when detects unsupported algorithm in PCR banks.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL S

Hsd-es-id: 15011969102
Original commit date: Thu Oct 6 23:28:10 2022 +0800
Change-Id: I408c7495a5b457eef29469ac349faafe9728a609
Original commit hash: 311b96e71f02e585fd6c622534618c9e7ee7c21c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f73f17b05d47b5c672f1f25f670dc27399e2cd62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:19:19 2023 +0530 
-------------------------------------------------------------------------------- 
Fix the Resiliency BIOS would do the backup in each reset/boot

[Issue Description]
- When boot state is presented means it is not first boot.
- In PlatformDxeBootStateHookLib miss to invert the logic, this cause
every boot/reset would consider as first boot and do force backup
operation.

[Resolution]
- Invert the result get from IsBootStatePresent ()

Package/Module: MeteorLakeBoardPkg/CapsuleUpdate

[Impacted Platform]
ALL

Hsd-es-id: 16019187209
Original commit date: Fri Dec 16 17:13:02 2022 +0800
Change-Id: I0f92326f718af8067723a47138677266ec3f1b48
Original commit hash: 51074e19f6fef9cddde95d13b84f5538878f502a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBootStateHookLib.h
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformDxeBootStateHookLib/PlatformDxeBootStateHookLib.c

================================================================================ 
Commit: 924199c6b2b7c0083458538005aa624ff1c9da24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:18:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2516_01

Hsd-es-id: N/A
Original commit date: Sat Dec 17 20:30:52 2022 -0800
Original commit hash: 08e41e91f02a621bee975420a2c56786c8cf7aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f66059bce2951beeb076552c158990389447a30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:17:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2516_00

Hsd-es-id: N/A
Original commit date: Sat Dec 17 04:31:05 2022 +0000
Original commit hash: 9c9ceea9f747451ec961eb3de4544234ea818f0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f64d0337d01d017d272034fcb7c1f886e2ee35a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:16:47 2023 +0530 
-------------------------------------------------------------------------------- 
TCSS BIOS Policy settings doesn't align on LP5 T3 and DDR5 HSIO RVP

[Issue Description]
TCSS BIOS Policy settings doesn't align on DDR5 HSIO RVP with LP5 T3

[Resolution]
Add a config patch table to disable TCSS TBT Pcie ports and DMA regions

Package/Module:
MeteorLakeBoards

[Impacted Platform]
MTL-P

Hsd-es-id: 15012284341
Original commit date: Wed Nov 16 16:14:07 2022 -0800
Change-Id: I619762d549650b17d11478dc2f7fb5e88d2a7b9a
Original commit hash: c7707cbe69f9dcae9a714b71b64afadb1ffbe9a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4655838d0be2439cbd0d298ab4117f4f85b4ab86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:15:41 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Fri Dec 16 13:15:29 2022 +0530
Change-Id: I66609f5159a79fbd41d8824eac81599bd38a520c
Original commit hash: 2aeb01187225f36b2dcbc008cbaf6c00d35285be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 7b1ed97d1034de090fbfb048438f446ec1e853aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 14:15:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTP-S][A0][PO][LPSS] Com port observed yellow bang in Windows.

[Issue Description]
Lpss Uart is initialized in hidden/com mode incorrectly.

[Resolution]
Create IpBlock for LPSS UART.
Fix multiple initialization flow issues.
Allow to program Uart in Hidden/Com mode.

Package/Module:
LpssUart
MtlPch Fru
C1S

[Impacted Platform]
C1S/MTL

Hsd-es-id: 18025692507
Original commit date: Thu Nov 10 09:21:28 2022 +0100
Original commit hash: 82620afd31d35196ddd63703713423751c70396f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchLpssUartDxe.c
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchLpssUartLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoDeviceIds.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSerialIoUartSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchLpssUartSmm.c
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/LpssUart/Include/LpssUart.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/PeiLpssUartInitLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartCtrl.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartPriv.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Register/LpssUartRegs.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartPrivateLib/LpssUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartPrivateLib/LpssUartPrivateLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/ComponentName.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesSerialIoUart.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesLpssUart.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 717cd7e36dd0beb9cdf17bc9e22a4fdd92f3f850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:06:39 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall update MMIO Back to Back Write Restriction and Handling

[Feature Description]
BIOS shall update MMIO Back to Back Write Restriction and Handling
when use P2SB.

Make calls to P2SbProgramPostedWriteMask from FRU.
Move P2SbPostedWritesEndpoints tables to P2SB file.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025212856
Original commit date: Wed Dec 7 17:18:11 2022 +0100
Original commit hash: 7b96d318d1d45918d4da206ba1bde854fc841191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 882a53c1a5064c9a93eab5fd8059626fd78c8c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:06:07 2023 +0530 
-------------------------------------------------------------------------------- 
FSP-T PcdSerialIoI2c UPD settings is not reflected.

[Issue Description]
FSP-T PcdSerialIoI2c UPD settings is not reflected after
modifying in dsc file.

[Resolution]
FSP mode should use Upds.
Non FSP should use PCDs from Si Pkg.

Package/Module: FspWrapper

[Impacted Platform]
ALL

Hsd-es-id: 15012308594
Original commit date: Tue Dec 13 14:28:35 2022 +0530
Change-Id: Ic21add345c0747b3ef7d04d8844c25b9cd9f5bed
Original commit hash: da633ca6f25f585a02cd61b513077ae3fa89d539

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 7842d7f6106769ef06f6eaf6791d3496eeaa231d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:38 2023 +0530 
-------------------------------------------------------------------------------- 
Skip to do the ARBH SVN check when FDO get set

[Issue Description]
- When FDO get set then CSME HECI is not supported, it would failed to
get GetArbhSvnInfo () via HECI command.
- With this unsupported condition, capsule update would get aborted.

[Resolution]
- Add inner-function to examine if meet one of condition to skip ARBH
SVN check
(1) Execute within Simics environment
(2) BootGuard is not enabled
(3) Flash Descriptor Override(FDO) get set
- Execute the check function within VerifySvn (), if stands return
EFI_SUCCESS directly

Package/Module: CapsuleFeaturePkg/CbntSvnCheckLib

[Impacted Platform]
ALL.

Hsd-es-id: 16019047388
Original commit date: Wed Dec 14 00:15:49 2022 +0800
Change-Id: I8f4f383a73f4e5341a911f1d124acffdc12b9fbc
Original commit hash: 833a3cfed1bf36c32098f8301b0b3c51b057974f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: ed4ccf170558a59768b369375dc88960f458d4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:11 2023 +0530 
-------------------------------------------------------------------------------- 
Boot time regression of ~150ms observed between FSP v2404 and FSP v2431
during FspMultiPhaseSiInit

[Issue Description]
The time increases on Get Image FW version command in PEI phase
in FSP API binary.

[Resolution]
Core boot doesn't support FVI, so move the command to DXE phase
and update SMBIOS ME FVI table.

Package/Module:
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib

[Impacted Platform]
ALL

Hsd-es-id: 16019148143
Original commit date: Thu Dec 15 12:26:04 2022 +0800
Change-Id: Ic7b392eddbfe513b4cbde2ca148234b262f4eb31
Original commit hash: b017762f5e39bb1e818e957b961c834b1e9ee202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf

================================================================================ 
Commit: b5dd45ab656a1829410ba32c542c336e28a2b700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:05:03 2023 +0530 
-------------------------------------------------------------------------------- 
Reallocate the FlashMap on BKC/Resiliency BIOS

[Feature Description]
- To support the single binary feature, FlashMap had been reallocated.
- uCode slot size had been set to 0x37000, Microcode FV can reduce 2
blocks (128K)
- For Resiliency BIOS, only support MSVC build align the FSP MSVC
build flashmap
- Rename the flashmap file for S platform

Package/Module: BoardPkg/Include

[Impacted Platform]
ALL

Hsd-es-id: 15012482308
Original commit date: Mon Dec 12 14:41:13 2022 +0800
Change-Id: If2342aa5fca417a8d8672742627c0f6ed3b804e7
Original commit hash: 30474b448a633c60a7c92351eb02552f4e9df1b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 784c05a402db706558e5aa24888b69d1981fe021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:04:36 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVi] Setup.hfr defaults do not match silicon reference code defaults

[Feature Description]
Update Bluetooth Audio Offload UPD and policy default value to enable

Package/Module:
ClientOneSiliconPkg/IpBlock/Cnvi
FspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id: 15012495386
Original commit date: Wed Dec 14 15:35:15 2022 +0800
Change-Id: I113a14b8b3854d4ac773e602a1eca84be9751e2d
Original commit hash: e95a21ba1b07e0cf85e5bfbbcc5ad0ac824a17de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 527c679b25ae225745f2d517eac87f877a170291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:04:05 2023 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: Disable WDT to avoid reboot during platform erase.

[Issue Description]
SUT reboot during platform erase, result the erase failure

[Resolution]
When erase and verification spend long time,
Watch dog trigger the SUT reboot.
So disable watchdog before platform erase

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018987138
Original commit date: Fri Dec 9 13:41:57 2022 +0800
Change-Id: I4a38dd7d3f35f48e6d22a6fb7173ab4d8be7847b
Original commit hash: 0e431970c5d8105da4cfabcffaba3826052b540e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bf9ae2effa5d821d963a5c46fe45369adda74f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:51 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL BISO ID update for program branch"

This reverts commit 897e42cceba0ae69c99a0465626216365401420d.

Original commit date: Wed Dec 21 16:41:00 2022 +0530
Change-Id: I8270b51c19be6336788db9fbc1746c69be7cd2d3
Original commit hash: acf19d40ca18f1c30450cffa28a5a3871dafaf77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 993c7b0d389316ef5c28559fc5a7ce053c7be044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:45 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2514_80"

This reverts commit c90ec1d072a6d9dc0c42a7acc54b0d1477085c5c.

Wed Dec 21 16:40:51 2022 +0530
Original commit date: Wed Dec 21 16:40:51 2022 +0530
Original commit hash: 9ef7b74dd3c2a97c66eb1d21eb617f274548a746

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10c6624c2ddc3203284d997d6018a7f162fe3283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2514_80

Hsd-es-id: N/A
Original commit date: Thu Dec 15 23:35:55 2022 -0800
Original commit hash: c90ec1d072a6d9dc0c42a7acc54b0d1477085c5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5b1e460b4c7ca41377776be6cd5bf6f2e041451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:34 2023 +0530 
-------------------------------------------------------------------------------- 
MTL BISO ID update for program branch

[Feature Description]
MTL BISO ID update override for program branch

Package/Module:BIOSID

[Impacted Platform]
MTL

Hsd-es-id: N/A
Original commit date: Fri Dec 16 12:49:43 2022 +0530
Change-Id: I8217bfbb841ec38b5811e18775b5a81093b21799
Original commit hash: 897e42cceba0ae69c99a0465626216365401420d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8db3ca67d61b87d3471ac386975ddb5b3d7e07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_02

Hsd-es-id: N/A
Original commit date: Thu Dec 15 20:31:11 2022 -0800
Original commit hash: 907a95c992b37b7c272a80ed0af28021b547e732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a1ee5635308bb9c6d94361eda61b551c30f345ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:13 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_01

Hsd-es-id: N/A
Original commit date: Thu Dec 15 20:07:47 2022 -0800
Original commit hash: 88c5efea94d170b8496c8fa0783bdc19ce63d139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 22735f09f1563140724b312a286d39fad383a03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:03:04 2023 +0530 
-------------------------------------------------------------------------------- 
Enabling PCIe PowerGating and ClockGating for External MTL BIOS

[Issue Description]
External BIOS built does not enable PCIe
PowerGating and ClockGating.

[Resolution]
Enabled PCIe PowerGating and ClockGating in External BIOS by
updating LoadPcieRpConfigDefault

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012455971
Original commit date: Fri Dec 9 14:03:22 2022 +0530
Change-Id: Ia9e5b3f3ff0c6356bbacf0bcc7fb04247bb50830
Original commit hash: 373c834331d6b66305ddcb6d07f84e8d54b39998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a51b2d5706b573815e88ba4e45d9b09504f6e567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] PDRCRE/PDRCRM should not programmed for non-used clock in Ioe

[Issue Description]
PDRCRE/PDRCRM should no need to be programmed for
NotUsed (0xFF) or Unspecified (0x80) clock in IOE die.

[Resolution]
Skip non-assigned clocks

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012497372
Original commit date: Wed Dec 14 12:40:52 2022 -0800
Change-Id: Ic210b8d22032ffb82993bfac17bfb463580ca045
Original commit hash: d279f75271a60ffd2096ec327faada2df3776a3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c

================================================================================ 
Commit: cb388a729e28df0de9fc6c4d81f9cb577f6b9f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][SoC][IOEP]: PCIe Configuration Retry Status (CRS) settings
not matching BWG

[Issue Description]
txcrstoctl.crs_to_dis is not enabled for multi ports controller

[Resolution]
txcrstoctl.crs_to_dis programs based on ports instead of controller

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL MTL

Hsd-es-id: 14017804415
Original commit date: Wed Dec 14 12:27:58 2022 +0530
Change-Id: I5660b20559d98096f31e8e2a4475549070fac8c1
Original commit hash: 22acb2869256c4a4e638d2604fc7f92fa600bd6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: b6640b7b328bfb7ed067ac5ceac07542a2622c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.6

Wed Dec 14 01:22:06 2022 -0800
Original commit date: Wed Dec 14 01:22:06 2022 -0800
Original commit hash: c607d43de817cfa6be29de96630c8d13d7643786

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c15d88e6c7d52350f15e27d6ff302784304953c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:02:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] R2RDelayForRcvEn Needs to be 0 for all
MTL Configs

[Feature Description]
R2RDelayForRcvEn should be set to 0 for all MTL family and should not
be trained during R2R Training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016296406
Original commit date: Fri Dec 9 10:31:40 2022 -0800
Change-Id: I3436707c1cd9f608670ef7306bdec5275b60ff80
Original commit hash: ec1fd118662be8d737b4b986b5525a7248e5b40a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7308ce389229ff9122eb197421de9eec686a668d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.24.5

Wed Dec 14 01:13:29 2022 -0800
Original commit date: Wed Dec 14 01:13:29 2022 -0800
Original commit hash: a60aac9a526fa37b93da9990321b249329f14548

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f71955744376f3a994a918c427eae8305fb2e940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 Low Frequency RefPi and Cmd/Ctl values need
to be saved per sagv point

[Issue Description]
In order to support multiple SAGV points which may have different
gears and vccsa values, LP5 low frequency values for RefPi,Cmd/Ctl, and
Qclk Cal Offset need to be saved per sagv point. can.

[Resolution]
The data structures that hold the low frequency value for refpi and
cmd/ctl pi codes should be extended to support all sagv points. When LP5
ECT is determining whether it needs to train low frequency, the current
sagv point should be taken into account. If the current gv point for
low frequency cmd/ctl values are not already saved, then
run low frequency during ECT.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016249471
Original commit date: Wed Nov 30 19:49:37 2022 -0800
Change-Id: I414988161848878e1e0790695aa565c0896de7f8
Original commit hash: ccb486c933c62ca0b818ae6f224e491b55a27d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 09af2c8436c800db82ce49a2c0c8112e14d9f713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:40 2023 +0530 
-------------------------------------------------------------------------------- 
[LPE] Erase Actions are greyed out when Erase All is in Enabled state

[Issue Description]
Erase Actions are greyed out when Erase All is in Enabled state
and Erase Actions are in selected state when Erase All is disabled

[Resolution]
Automatically update "Erase All" when erase actions are
enabled/disabled.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
ALL

Hsd-es-id: 16019020955
Original commit date: Tue Dec 13 15:39:14 2022 +0800
Change-Id: I52a887f4f34b33395caf94b985a57dfada12c43a
Original commit hash: 58fb33eb6e340c42a92021d030958dbc316e76c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/PlatformOpalProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/PlatformOpalDxe/PlatformOpalDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 7d72f45de762224ae1ed19244cc9f1e7e6e679cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:33 2023 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiCpuInitLib: Improve the debug message of second microcode load

[Issue Description]
"Second patch load success" debug message displays even "LoadMicrocode"
is not called.

[Resolution]
Update the logic to show the debug message only when "LoadMicrocode" is
called and 2nd microcode load is successful at the same time.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 14018166786
Original commit date: Thu Dec 15 18:28:43 2022 +0800
Change-Id: I904ca29a6ccf99425ff7644e4c0a90e59b79d305
Original commit hash: a95828294d1dc2ee7ae7087c9f788a2223df1a1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: 6c1656c3b3473d5f04648951de85ef9cd9c9561b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:01:21 2023 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiCpuInitLib: Fix second microcode patch load fails in FSP API mode

[Issue Description]
Second microcode patch load fails in FSP API mode.

[Resolution]
In FSP API mode, UEFI will use "AllocateCopyPool" function to allocate
memory for microcode patch, but the size of microcode patch exceeds the
maximum size(64KB) that the "AllocateCopyPool" function can handle, so
memory allocation failed. New UEFI will use "AllocatePages" to allocate
memory instead of "AllocateCopyPool".

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 14018166786
Original commit date: Wed Dec 14 16:02:22 2022 +0800
Change-Id: I8fdbe60f755972fe37ebfd0a184da509db80848f
Original commit hash: 9f3ff8f2ba77e12a4e35aad9cfa55b4b96a67b9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: b8c887e1f8233738a652375848354fa8f226d558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 13:00:44 2023 +0530 
-------------------------------------------------------------------------------- 
Add Power Floor Control Options in BIOS for Survivability.

[Feature Description]
BIOS to provide two control knobs to enable/disable SOC power floor
management.
SoC Power Floor Management: This option disables SoC aggressive
throttling to manage SoC floor power (minimum power consumption)
Display Disconnect for Floor Power Management: This option is
applicable only if SoC Floor Power Management is enabled.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg,
MeteorLakeFspPkg, LunarLakePlatSamplePkg, LunarLakeFspPkg

[Impacted Platform]
MTL All SKUs, LNL-M

Hsd-es-id: 14017940426, 14018158815
Original commit date: Tue Dec 6 10:34:35 2022 -0800
Change-Id: Idd39668f2a07c4051dbb4e66b5cde12baff229c3
Original commit hash: a982f53046a960c4b33e51690f76f247034016b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 73fcb3bf195176d03425ff68176e8b106e8b923c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:59:32 2023 +0530 
-------------------------------------------------------------------------------- 
Cleanup of cov. errors in MTL PeiSaPolicyUpdatePreMem

[Feature Description]
This commit is to address cov. errors found in the current MTL
repository in the PeiSaPolicyUpdatePreMem source file

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S, M, P

Hsd-es-id: 16018012204
Original commit date: Wed Nov 30 09:49:07 2022 -0800
Change-Id: Ifbd3ec275fdeb83cc7614d8fa53757195526e6a0
Original commit hash: cf73bf6915f83e9567946d81fa8211c49cf68c1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 1b72cabdb665753dead30171a1bef97d92dfe143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:58:56 2023 +0530 
-------------------------------------------------------------------------------- 
Enabling new program builds from the code base

[Feature Description]
Enabling new program builds from the code base

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Wed Dec 14 20:43:04 2022 +0530
Change-Id: I6ddf6ede863f97f5ca43ceafc7c8c8909cc72689
Original commit hash: 10b71832c82fde3c76f893751822b4354327ff61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a8e8dd894d3f5903e53e086374a3f44bd0df3af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2514_00

Hsd-es-id: N/A
Original commit date: Thu Dec 15 08:43:07 2022 +0000
Original commit hash: daea570335d1e51f75ed58ac46109dcdee128b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7a8428c0bb511757d33d8add769286a22eeac10e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:19 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_02

Hsd-es-id: N/A
Original commit date: Wed Dec 14 23:55:58 2022 -0800
Original commit hash: 4b52d5164e197793003777973429dcbc1baf7b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aaa793165b0cb99a094b82f5f30d829df2bd98cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:57:01 2023 +0530 
-------------------------------------------------------------------------------- 
FspInfoHeader details not loading correctly with FSPScope Tool 2.7.5

[Issue Description] or [Feature Description]
HeaderRevision not updated as per FSP 2.4 specification.

[Resolution]
HeaderRevision value updated in component description file.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL ALL.

Hsd-es-id: 15012406987
Original commit date: Mon Dec 5 17:28:32 2022 +0530
Change-Id: Ie0287fa54e63a1fcc3298191b614e51d2f167438
Original commit hash: 3503269b7c5adc27d40ac5f946a00c8c83033fe9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.dec

================================================================================ 
Commit: 527ba6d84c21aefe37c6bd18c3e09ce7569fdc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:56:53 2023 +0530 
-------------------------------------------------------------------------------- 
Enable using VTd Abort DMA Mode

[Feature Description]
VTd Abort DMA Mode is used to block all DMA access.
Enable using VTd Abort DMA Mode by set
PcdVTdSupportAbortDmaMode to TRUE.

Package/Module: MeteorLakeBoardPkg/BoardPkgPcdInit

[Impacted Platform]
MTL

Hsd-es-id: 15012486237
Original commit date: Fri Dec 9 09:29:34 2022 +0800
Change-Id: I76643257d0933a83875ba9805dc8a822bfba38c7
Original commit hash: 06353a5563c3281711c6700b332cd07dbed7aa9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: bc8019257d7087009c23e74e09a35db5872ee698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:56:43 2023 +0530 
-------------------------------------------------------------------------------- 
Fix QualityCheck failure for EOL character

[Issue Description]
- QualityCheck failed due to EOL being set to LF.

[Resolution]
- Convert LF to CR/LF.

Package/Module: ClientOneSiliconPkg/Fru/PtlPcd

[Impacted Platform]
- ALL

Hsd-es-id: 14018219148
Original commit date: Wed Dec 14 16:50:41 2022 -0700
Change-Id: I72c4a2716e23055d39c9be2595a793597fdd7620
Original commit hash: 49e2438302739e7b164b1b48aa0a2c3952f3e732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b7db8cbb4f36aa074a02faf696eab283e1b574f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:55:53 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_01

Hsd-es-id: N/A
Original commit date: Wed Dec 14 20:30:55 2022 -0800
Original commit hash: 4efcd6129d667aed261b4845cf2e5458f13d9b50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: eb77b1db7d15f78803cca29902a4ab576bbd0002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:48:25 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall skip P2SB End Point mask programing

[Feature Description]
P2SB inherited the EPMASK/LOCK register changes from MTL-IOE.
EPMASK/LOCK register can only be accessed by SAI under G1SAIPOL*.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019063296
Original commit date: Tue Dec 6 17:06:25 2022 +0100
Original commit hash: 711b2795f84bec5eee9d610e6648d0f4f74deaef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/P2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: dfec76c37f39ad28de1d48f3a92426656e227375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:48:11 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2513_00

Hsd-es-id: N/A
Original commit date: Wed Dec 14 01:52:36 2022 -0800
Original commit hash: dff57bb752b67046fb922847b3f7279cbefd7466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 29b95a1ff66908132523f5ac9db0a115894e9ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_2512_02

Hsd-es-id: N/A
Original commit date: Tue Dec 13 23:19:55 2022 -0800
Original commit hash: 94663dbbb544aeac9f8e6d56d226a6e7cf104e54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e2ccfcb5ec140e769c2c29bda23286b8b870ebd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:45 2023 +0530 
-------------------------------------------------------------------------------- 
PXPA2 port greyed out in BIOS menu when enabled in x8x4x4 trifurcation

[Issue Description]
PXPA2 setup option are not available in x8x8x4 configuration

[Resolution]
Handled SOC ports trifurcation in IsPciePortShadowed ()

Package/Module: ClientOneSiliconPkg, MeteorlakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012386322
Original commit date: Fri Nov 25 14:42:24 2022 +0530
Change-Id: Ieab1478a090b4baf69ec52b0948c42b1a9ddba2e
Original commit hash: d1d27a4a9d41090cb7f363924abec25ff3adf9f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 7f68bcb24ff62ae5225bcd7731faa57d020c18e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2512_01

Hsd-es-id: N/A
Original commit date: Tue Dec 13 20:36:31 2022 -0800
Original commit hash: 1d7f647d8bd689977c21238c569f2ee5f2d60c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 021cf90101156cf9b7211f6d03ad8a41ffe49cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:27 2023 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete UPD PcieMultipleSegmentEnabled from partial headers

[Issue Description]
PcieMultipleSegmentEnabled UPD is no longer part of MTL FSP but it is
still part of MTL partial header list.

[Resolution]
Remove PcieMultipleSegmentEnabled UPD from MTL partial headers

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019056223
Original commit date: Mon Dec 5 15:58:06 2022 +0530
Change-Id: I69746c09a0a4ff00f2858022de6347aece5ab66f
Original commit hash: dba5d67aa98ab49885f8816658f77d60d82fffa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: cd832fc01a1c169200935626bc62d9288b524ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:47:07 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Tue Dec 13 15:21:07 2022 +0530
Change-Id: I60ef45454dc06ba68e63fbf0cea7054afabbfbd2
Original commit hash: 9718147f88fc2f629a6ed3e88959e999eebe4e83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h

================================================================================ 
Commit: a83b04c4594af459e6372cc0e3d670e61adde4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][Clean-Up] Remove MCF support

[Feature Description]
MCF is ZBB'd based on CCG roadmap, so code cleanup is required in bios

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P/M

Hsd-es-id: 15012420601
Original commit date: Thu Dec 8 16:39:01 2022 +0530
Change-Id: I5def5518e41b27d4a2f619403c24d1803d41186f
Original commit hash: f8ce8fa358439214e9042ba222d02198e2aff820

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Mcf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/McfDevice.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 08d4b36fc1a84fe656aa3113887881f4af9891bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Hang at 007F in OpenBoardPkg Bios

[Issue Description]
[MTL] Hang at 007F in OpenBoardPkg Bios

[Resolution]
In MTL OpenBoardPkg Smbuspei driver is not getting loaded. This causes
failure of other Pei drivers which have dependency on smbus2ppi.
This results in very early exit from PeiDispatcher and results
in the hang at 007F postcode. Adding SmbusPei.inf and
EarlyDevices.inf in OpenBoardPkg resolves the issue.

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018905489
Original commit date: Mon Nov 21 16:50:16 2022 +0530
Change-Id: Ic188265d2591214d4742f7e7205bc5a204955331
Original commit hash: d32d9a6edf702cac100e40800f8f3b71046d3dd1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkg.fdf

================================================================================ 
Commit: 45c26a97945a4fd69a194e9a07e39263029cd896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:26 2023 +0530 
-------------------------------------------------------------------------------- 
Modify PCH reserved resources

[Issue Description]
Temporary offset of memory block in PCH reserved resources which was
used for PCH devices initialization was not aligned to 2MB.
This lead to problems and missed programming of MBAR values in PCH IPs.
Another symptom was wrong programming of xDCI in PCH.

[Resolution]
Switched TraceHub MTB bar offset and Temp address for misc usage so both
are correctly aligned to their sizes

Package/Module:
ClientOneSiliconPkg/Pch/Fru/MtlPch

[Impacted Platform]
MTL

Hsd-es-id: 16019021499
Original commit date: Tue Dec 6 15:46:09 2022 +0100
Original commit hash: 43a8029823e38e1f0dca86b9af8e156164434ec7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h

================================================================================ 
Commit: 314d632a1e5085eb2b207d75e7c41589d074d06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
P2SB Sideband Target Port IDs update.

[Feature Description]
BIOS shall update P2SB Sideband Target Port IDs for all SOCs
integrated devices accessible via sideband.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18025782168
Original commit date: Wed Dec 7 14:25:10 2022 +0100
Original commit hash: a775da66c79a7772a381f0e277061dcc1814bb10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h

================================================================================ 
Commit: 0eacca62e4da20db8f4372b6984c4444c6bf6066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P BEP] BIOS Porting changes

[Feature Description]
Power On Changes

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16018743815
Original commit date: Tue Nov 22 12:51:29 2022 +0530
Change-Id: Ie4703590277fd2be9b0d593a56abfc5f4e6ced7f
Original commit hash: c2df8245843a2cee559daac4f7353bdb1901c3bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 59bf68feb3271fc1ca851ef166e675df39779aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:56 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Adding baseline code changes for a new program"

This reverts commit 96b9bd4aca1472e67338b157787039dbc5d7dced.

(cherry picked from commit b15c9b0110e69995e3287238006b47672e57c03b)

warning: inexact rename detection was skipped due to too many files.
warning: you may want to set your diff.renameLimit variable to at least 841 and retry the command.
Tue Dec 13 15:56:23 2022 +0530
Original commit date: Tue Dec 13 15:56:23 2022 +0530
Original commit hash: 00258f7ba6c78fa2f5da1a001bc846e05a3412f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Library/MtlCpuInfoLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: 3d90aa067196761d2b858744b49ce7ac85deb525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:52 2023 +0530 
-------------------------------------------------------------------------------- 
Adding baseline code changes for a new program

[Feature Description]
Added base packages needed to support the build activities of new
platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018861827
Original commit date: Tue Dec 13 15:21:07 2022 +0530
Change-Id: I60ef45454dc06ba68e63fbf0cea7054afabbfbd2
Original commit hash: d20467471fe4bbbd377642c644cf9ebef8042956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Library/MtlCpuInfoLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiBiosGuardInitFruLib/PeiBiosGuardInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Pei.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/MtlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Register/GpioV2ChipsetId.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: ea698e241cb55c214f44039e598e18713c7f15c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Rename 'PlatformDebugConsent' to 'PlatformDebugOption'

[Issue Description]
In MTL partial header list 'PlatformDebugConsent' is still present.
Because of that Partial header generation is failing.

[Resolution]
Renaming `PlatformDebugConsent` to`PlatformDebugOption` in MTL List

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012426553
Original commit date: Fri Dec 2 20:19:07 2022 +0530
Change-Id: Ibcb6dd94e578fb2ac34ebdc33075050e6c132285
Original commit hash: 6c56056e6d615139dd91488ef92a7f5c7981ecec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: c9eeff8bca4a247ac36f91605253ef7344b12de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Failure: Platform has unexpected Write/Read access to MSRs
Fixed Unexpected access Write/Read access to MSR when DGR is enabled

[Issue Description] Platform has unexpected write/Read
access to the MSRs with DGR enabled.

[Resolution] Required MSRs are removed from AllowedList of DGR

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16019091732
Original commit date: Tue Dec 13 10:11:44 2022 +0530
Change-Id: I8b9aead403fc0802d009b6f96264a4c2488707c2
Original commit hash: 4632a80fe93e9e4b911d864520e3c563cfec89be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: 2112092709ab7c3d43025b04f0805994486ea340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:45:45 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2512_01"

This reverts commit 859ed1cc6ea4f3bb6faa118d7948f967d1883ec2.

Original commit date: Fri Dec 16 11:14:04 2022 +0530
Change-Id: Ib9330524825238137a505fd8fd2d66bb329e616f
Original commit hash: 7e9eb905578b806dcc4650120ce2209b8b8e0631

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ebe0f51cc306af2c16e7f6fefc60b69954ec690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 12 12:38:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily_github Daily Updating Version/ID: MeteorLake_2512_01

Hsd-es-id: N/A
Original commit date: Tue Dec 13 03:01:36 2022 -0800
Original commit hash: 859ed1cc6ea4f3bb6faa118d7948f967d1883ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/HostBridge/IocMchBarSai.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
