module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2[id_1] = id_2;
  always @(posedge id_2 or posedge id_3) begin
    if (id_3) begin
      id_2 = id_1;
    end
  end
endmodule
