<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_r_c_c___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32l073xx.html">Stm32l073xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="struct_r_c_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l073xx_8h_source.html">stm32l073xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056687364a883b087fc5664830563cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a></td></tr>
<tr class="separator:a056687364a883b087fc5664830563cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0ff70edf1518ec0cf18b3868ae8419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">CRRCR</a></td></tr>
<tr class="separator:a7f0ff70edf1518ec0cf18b3868ae8419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c5ad92b90b5d78ebb04f072983c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a></td></tr>
<tr class="separator:a197c5ad92b90b5d78ebb04f072983c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a></td></tr>
<tr class="separator:af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a></td></tr>
<tr class="separator:a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b00c145cb4055a4f2a6d6a5c9d16032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">IOPRSTR</a></td></tr>
<tr class="separator:a7b00c145cb4055a4f2a6d6a5c9d16032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0067b334dc6480de6ebe57955248758f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a></td></tr>
<tr class="separator:a0067b334dc6480de6ebe57955248758f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="separator:ab2c5389c9ff4ac188cd498b8f7170968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da5d372374bc59e9b9af750b01d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a></td></tr>
<tr class="separator:a7da5d372374bc59e9b9af750b01d6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd28dc6ddec7885e7b0f2e2631388b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">IOPENR</a></td></tr>
<tr class="separator:affd28dc6ddec7885e7b0f2e2631388b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf2b32fb3d8dad6bee74bf4cbe25020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a></td></tr>
<tr class="separator:acdf2b32fb3d8dad6bee74bf4cbe25020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="separator:acc7bb47dddd2d94de124f74886d919be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88901e2eb35079b7b58a185e6bf554c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a></td></tr>
<tr class="separator:ac88901e2eb35079b7b58a185e6bf554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ffd74ece967afd9be85342469e65b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">IOPSMENR</a></td></tr>
<tr class="separator:a02ffd74ece967afd9be85342469e65b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33476477ea4cf2eb950970d6c82ded52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">AHBSMENR</a></td></tr>
<tr class="separator:a33476477ea4cf2eb950970d6c82ded52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4484a5d1f02025926b62dcc5e0311bb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">APB2SMENR</a></td></tr>
<tr class="separator:a4484a5d1f02025926b62dcc5e0311bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b231dcf4fb48b6e5637e26f36c15884"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6b231dcf4fb48b6e5637e26f36c15884">APB1SMENR</a></td></tr>
<tr class="separator:a6b231dcf4fb48b6e5637e26f36c15884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04dc454e176d50a3a5918b2095880924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">CCIPR</a></td></tr>
<tr class="separator:a04dc454e176d50a3a5918b2095880924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:a876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Reset and Clock Control. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="acdf2b32fb3d8dad6bee74bf4cbe25020" name="acdf2b32fb3d8dad6bee74bf4cbe25020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf2b32fb3d8dad6bee74bf4cbe25020">&#9670;&nbsp;</a></span>AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC AHB peripheral clock enable register, Address offset: 0x30 </p>

</div>
</div>
<a id="a0067b334dc6480de6ebe57955248758f" name="a0067b334dc6480de6ebe57955248758f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0067b334dc6480de6ebe57955248758f">&#9670;&nbsp;</a></span>AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC AHB peripheral reset register, Address offset: 0x20 </p>

</div>
</div>
<a id="a33476477ea4cf2eb950970d6c82ded52" name="a33476477ea4cf2eb950970d6c82ded52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33476477ea4cf2eb950970d6c82ded52">&#9670;&nbsp;</a></span>AHBSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBSMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 </p>

</div>
</div>
<a id="ac88901e2eb35079b7b58a185e6bf554c" name="ac88901e2eb35079b7b58a185e6bf554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88901e2eb35079b7b58a185e6bf554c">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB1 peripheral enable register, Address offset: 0x38 </p>

</div>
</div>
<a id="a7da5d372374bc59e9b9af750b01d6a78" name="a7da5d372374bc59e9b9af750b01d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da5d372374bc59e9b9af750b01d6a78">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB1 peripheral reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="a6b231dcf4fb48b6e5637e26f36c15884" name="a6b231dcf4fb48b6e5637e26f36c15884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b231dcf4fb48b6e5637e26f36c15884">&#9670;&nbsp;</a></span>APB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 </p>

</div>
</div>
<a id="acc7bb47dddd2d94de124f74886d919be" name="acc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7bb47dddd2d94de124f74886d919be">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB2 peripheral enable register, Address offset: 0x34 </p>

</div>
</div>
<a id="ab2c5389c9ff4ac188cd498b8f7170968" name="ab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c5389c9ff4ac188cd498b8f7170968">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB2 peripheral reset register, Address offset: 0x24 </p>

</div>
</div>
<a id="a4484a5d1f02025926b62dcc5e0311bb0" name="a4484a5d1f02025926b62dcc5e0311bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4484a5d1f02025926b62dcc5e0311bb0">&#9670;&nbsp;</a></span>APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 </p>

</div>
</div>
<a id="a04dc454e176d50a3a5918b2095880924" name="a04dc454e176d50a3a5918b2095880924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dc454e176d50a3a5918b2095880924">&#9670;&nbsp;</a></span>CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC clock configuration register, Address offset: 0x4C </p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="a543aa341a8ebd0ea0c03b89bf0beceff" name="a543aa341a8ebd0ea0c03b89bf0beceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543aa341a8ebd0ea0c03b89bf0beceff">&#9670;&nbsp;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock interrupt clear register, Address offset: 0x18 </p>

</div>
</div>
<a id="a197c5ad92b90b5d78ebb04f072983c14" name="a197c5ad92b90b5d78ebb04f072983c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197c5ad92b90b5d78ebb04f072983c14">&#9670;&nbsp;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock interrupt enable register, Address offset: 0x10 </p>

</div>
</div>
<a id="af7b2383b3d5fbc21e7356b6cbefc2c0f" name="af7b2383b3d5fbc21e7356b6cbefc2c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b2383b3d5fbc21e7356b6cbefc2c0f">&#9670;&nbsp;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock interrupt flag register, Address offset: 0x14 </p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a7f0ff70edf1518ec0cf18b3868ae8419" name="a7f0ff70edf1518ec0cf18b3868ae8419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ff70edf1518ec0cf18b3868ae8419">&#9670;&nbsp;</a></span>CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock recovery RC register, Address offset: 0x08 </p>

</div>
</div>
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dd0a8546697065f406b7543e27af2">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Control/status register, Address offset: 0x50 </p>

</div>
</div>
<a id="a056687364a883b087fc5664830563cad" name="a056687364a883b087fc5664830563cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056687364a883b087fc5664830563cad">&#9670;&nbsp;</a></span>ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Internal clock sources calibration register, Address offset: 0x04 </p>

</div>
</div>
<a id="affd28dc6ddec7885e7b0f2e2631388b1" name="affd28dc6ddec7885e7b0f2e2631388b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd28dc6ddec7885e7b0f2e2631388b1">&#9670;&nbsp;</a></span>IOPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC Clock IO port enable register, Address offset: 0x2C </p>

</div>
</div>
<a id="a7b00c145cb4055a4f2a6d6a5c9d16032" name="a7b00c145cb4055a4f2a6d6a5c9d16032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b00c145cb4055a4f2a6d6a5c9d16032">&#9670;&nbsp;</a></span>IOPRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOPRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC IO port reset register, Address offset: 0x1C </p>

</div>
</div>
<a id="a02ffd74ece967afd9be85342469e65b9" name="a02ffd74ece967afd9be85342469e65b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ffd74ece967afd9be85342469e65b9">&#9670;&nbsp;</a></span>IOPSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOPSMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RCC IO port clock enable in sleep mode register, Address offset: 0x3C </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
