{
  "module_name": "pwrseq.h",
  "hash_id": "dd834178e855145e38c4ac10a3770983f952a6e481656130fd38ec7219f38a11",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/pwrseq.h",
  "human_readable_source": " \n \n\n#ifndef __RTL8821AE_PWRSEQ_H__\n#define __RTL8821AE_PWRSEQ_H__\n\n#include \"../pwrseqcmd.h\"\n#include \"../btcoexist/halbt_precomp.h\"\n\n#define\tRTL8812_TRANS_CARDEMU_TO_ACT_STEPS\t15\n#define\tRTL8812_TRANS_ACT_TO_CARDEMU_STEPS\t15\n#define\tRTL8812_TRANS_CARDEMU_TO_SUS_STEPS\t15\n#define\tRTL8812_TRANS_SUS_TO_CARDEMU_STEPS\t15\n#define\tRTL8812_TRANS_CARDEMU_TO_PDN_STEPS\t25\n#define\tRTL8812_TRANS_PDN_TO_CARDEMU_STEPS\t15\n#define\tRTL8812_TRANS_ACT_TO_LPS_STEPS\t\t15\n#define\tRTL8812_TRANS_LPS_TO_ACT_STEPS\t\t15\n#define\tRTL8812_TRANS_END_STEPS\t\t\t1\n\n \n#define RTL8812_TRANS_CARDEMU_TO_ACT\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0 \\\n\t },\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \\\n\t }, \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},\n\n#define RTL8812_TRANS_ACT_TO_CARDEMU\t\t\t\t\t\t\t\t\t\t\t\t\t\\\n\t{0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \\\n\t  },\t\\\n\t{0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \\\n\t  },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t  },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t   },\t\t\t\\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x2A \\\n\t  },\t\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0 \\\n\t  },\n\n#define RTL8812_TRANS_CARDEMU_TO_SUS\t\t\t\t\t\\\n\t{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xc0}, \\\n\t{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xE0}, \\\n\t{0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07 \\\n\t },\t\\\n\t{0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\t\\\n\t{0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff \\\n\t },\t\\\n\t{0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\t\\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\t\\\n\t{0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7 \\\n\t },\t\\\n\t{0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, BIT0 \\\n\t },\t\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, BIT4 \\\n\t },\t\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3 \\\n\t },\n\n#define RTL8812_TRANS_SUS_TO_CARDEMU\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \\\n\t },   \\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, 0 \\\n\t },\t\\\n\t{0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0 \\\n\t },\t\\\n\t{0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, 0 \\\n\t },\t\\\n\t{0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\t\\\n\t{0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\n\n#define RTL8812_TRANS_CARDEMU_TO_CARDDIS\t\t\t\t\\\n\t{0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0 \\\n\t },\t\\\n\t{0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x05 \\\n\t },\t\\\n\t{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xcc}, \\\n\t{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xEC}, \\\n\t{0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07 \\\n\t },\t\\\n\t{0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\t\\\n\t{0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff \\\n\t },\t\\\n\t{0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\t\\\n\t{0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7 \\\n\t },\t\\\n\t{0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, BIT0 \\\n\t },\t\\\n\t{0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0 \\\n\t },\t\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, BIT4 \\\n\t },\t\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0 \\\n\t },\t\\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20 \\\n\t  },\t\\\n\t{0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t  },\t\\\n\t{0x0076, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3 \\\n\t  },\n\n#define RTL8812_TRANS_CARDDIS_TO_CARDEMU\t\t\t\t\\\n\t{0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\t\\\n\t{0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, 0 \\\n\t },\t\\\n\t{0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0 \\\n\t },\t\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, 0 \\\n\t },\t\\\n\t{0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\t\\\n\t{0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t }, \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \\\n\t  },\t\\\n\t{0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2 \\\n\t  },\t\\\n\t{0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\n\n#define RTL8812_TRANS_CARDEMU_TO_PDN\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7 \\\n\t },\n\n#define RTL8812_TRANS_PDN_TO_CARDEMU\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \\\n\t },\n\n#define RTL8812_TRANS_ACT_TO_LPS\t\t\\\n\t{0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF \\\n\t },\t\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x7F \\\n\t },\t\t\\\n\t{0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \\\n\t  },\t\\\n\t{0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \\\n\t  },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t   },\t\t\t\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03 \\\n\t },\t\t\t\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t },\t\t\\\n\t{0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \\\n\t },\n\n#define RTL8812_TRANS_LPS_TO_ACT\t\t\t\t\t\\\n\t{0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\t\\\n\t{0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\t\\\n\t{0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS \\\n\t  },\t\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0 \\\n\t  },\t\\\n\t{0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0 \\\n\t  },\t\t\t\\\n\t{0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \\\n\t  },\t\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t  },\t\t\t\t\t\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF \\\n\t  },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1|BIT0, BIT1|BIT0 \\\n\t  },\t\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t  },\n\n#define RTL8812_TRANS_END\t\t\t\t\t\\\n\t{0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, \\\n\t0, PWR_CMD_END, 0, 0},\n\nextern struct wlan_pwr_cfg  rtl8812_power_on_flow\n\t\t[RTL8812_TRANS_CARDEMU_TO_ACT_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_radio_off_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_card_disable_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_card_enable_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_suspend_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_resume_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_hwpdn_flow\n\t\t[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8812_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_enter_lps_flow\n\t\t[RTL8812_TRANS_ACT_TO_LPS_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg  rtl8812_leave_lps_flow\n\t\t[RTL8812_TRANS_LPS_TO_ACT_STEPS +\n\t\t RTL8812_TRANS_END_STEPS];\n\n \n#define\tRTL8821A_TRANS_CARDEMU_TO_ACT_STEPS\t25\n#define\tRTL8821A_TRANS_ACT_TO_CARDEMU_STEPS\t15\n#define\tRTL8821A_TRANS_CARDEMU_TO_SUS_STEPS\t15\n#define\tRTL8821A_TRANS_SUS_TO_CARDEMU_STEPS\t15\n#define RTL8821A_TRANS_CARDDIS_TO_CARDEMU_STEPS\t15\n#define\tRTL8821A_TRANS_CARDEMU_TO_PDN_STEPS\t15\n#define\tRTL8821A_TRANS_PDN_TO_CARDEMU_STEPS\t15\n#define\tRTL8821A_TRANS_ACT_TO_LPS_STEPS\t\t15\n#define\tRTL8821A_TRANS_LPS_TO_ACT_STEPS\t\t15\n#define\tRTL8821A_TRANS_END_STEPS\t\t1\n\n#define RTL8821A_TRANS_CARDEMU_TO_ACT\t\t\t\t\t\\\n\t{0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t  },   \\\n\t{0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0 \\\n\t  },\t\\\n\t{0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS \\\n\t },   \\\n\t{0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0 \\\n\t  },   \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4|BIT3|BIT2), 0 \\\n\t },\t\\\n\t{0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , BIT0 \\\n\t },\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1 \\\n\t },\t\\\n\t{0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , 0 \\\n\t },\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4|BIT3), 0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0 \\\n\t },\t\\\n\t{0x004F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\\\n\t{0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5|BIT4), (BIT5|BIT4) \\\n\t },\\\n\t{0x0025, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0 \\\n\t },\\\n\t{0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t },\\\n\t{0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t },\\\n\t{0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t },\\\n\t{0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t },\\\n\t{0x005A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t },\\\n\t{0x007A, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3A \\\n\t },\\\n\t{0x002E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF , 0x82  \\\n\t }, \\\n\t{0x0010, PWR_CUT_A_MSK , PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 , BIT6  \\\n\t },\n\n#define RTL8821A_TRANS_ACT_TO_CARDEMU\t\t\t\t\t\\\n\t{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\t\\\n\t{0x004F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t },\\\n\t{0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t }, \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0 \\\n\t  },\t\\\n\t{0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \\\n\t  },   \\\n\t{0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t  },\n\n#define RTL8821A_TRANS_CARDEMU_TO_SUS\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4|BIT3, (BIT4|BIT3) \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3 \\\n\t  },\t\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4 \\\n\t  },   \\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20 \\\n\t  },   \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0 \\\n\t  },\n\n#define RTL8821A_TRANS_SUS_TO_CARDEMU\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1 \\\n\t  },\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0 \\\n\t  },   \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, 0 \\\n\t  },\n\n#define RTL8821A_TRANS_CARDEMU_TO_CARDDIS\t\t\t\t\\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3 \\\n\t  },\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2 \\\n\t  },\t\\\n        {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1 \\\n\t  },   \\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4 \\\n\t  },   \\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0 \\\n\t  },\n\n#define RTL8821A_TRANS_CARDDIS_TO_CARDEMU\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0 \\\n\t  },\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1 \\\n\t  },\\\n\t{0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t  },   \\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, 0 \\\n\t  },\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0 \\\n\t  },   \\\n\t{0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t },\n\n#define RTL8821A_TRANS_CARDEMU_TO_PDN\t\t\t\t\t\\\n\t{0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4 \\\n\t  },   \\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\\\n\t PWR_INTF_SDIO_MSK|PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20 \\\n\t  },   \\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t },\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7 \\\n\t },\n\n#define RTL8821A_TRANS_PDN_TO_CARDEMU\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \\\n\t },\n\n#define RTL8821A_TRANS_ACT_TO_LPS\t\t\t\t\t\\\n\t{0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF \\\n\t },\t\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF \\\n\t },\t\\\n\t{0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0 \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US \\\n\t },\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t },\t\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03 \\\n\t },\t\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \\\n\t },\t\\\n\t{0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00 \\\n\t },\t\\\n\t{0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \\\n\t },\n\n#define RTL8821A_TRANS_LPS_TO_ACT\t\t\t\t\t\\\n\t{0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\\\n\tPWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\\\n\t{0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\\\n\t{0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84 \\\n\t  },\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS \\\n\t  },\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0 \\\n\t  },\\\n\t{0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0 \\\n\t  },\\\n\t{0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \\\n\t  },\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1 \\\n\t  },\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF \\\n\t  },\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1|BIT0, BIT1|BIT0 \\\n\t  },\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\tPWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \\\n\t  },\n\n#define RTL8821A_TRANS_END\t\t\t\t\t\\\n\t{0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\\\n\t0, PWR_CMD_END, 0, 0},\n\nextern struct wlan_pwr_cfg rtl8821A_power_on_flow\n\t\t[RTL8821A_TRANS_CARDEMU_TO_ACT_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_radio_off_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_card_disable_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_card_enable_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_CARDEMU_TO_ACT_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_suspend_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_resume_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_hwpdn_flow\n\t\t[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t RTL8821A_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_enter_lps_flow\n\t\t[RTL8821A_TRANS_ACT_TO_LPS_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8821A_leave_lps_flow\n\t\t[RTL8821A_TRANS_LPS_TO_ACT_STEPS +\n\t\t RTL8821A_TRANS_END_STEPS];\n\n \n#define RTL8812_NIC_PWR_ON_FLOW\t\t\trtl8812_power_on_flow\n#define RTL8812_NIC_RF_OFF_FLOW\t\t\trtl8812_radio_off_flow\n#define RTL8812_NIC_DISABLE_FLOW\t\trtl8812_card_disable_flow\n#define RTL8812_NIC_ENABLE_FLOW\t\t\trtl8812_card_enable_flow\n#define RTL8812_NIC_SUSPEND_FLOW\t\trtl8812_suspend_flow\n#define RTL8812_NIC_RESUME_FLOW\t\t\trtl8812_resume_flow\n#define RTL8812_NIC_PDN_FLOW\t\t\trtl8812_hwpdn_flow\n#define RTL8812_NIC_LPS_ENTER_FLOW\t\trtl8812_enter_lps_flow\n#define RTL8812_NIC_LPS_LEAVE_FLOW\t\trtl8812_leave_lps_flow\n\n \n#define RTL8821A_NIC_PWR_ON_FLOW\t\trtl8821A_power_on_flow\n#define RTL8821A_NIC_RF_OFF_FLOW\t\trtl8821A_radio_off_flow\n#define RTL8821A_NIC_DISABLE_FLOW\t\trtl8821A_card_disable_flow\n#define RTL8821A_NIC_ENABLE_FLOW\t\trtl8821A_card_enable_flow\n#define RTL8821A_NIC_SUSPEND_FLOW\t\trtl8821A_suspend_flow\n#define RTL8821A_NIC_RESUME_FLOW\t\trtl8821A_resume_flow\n#define RTL8821A_NIC_PDN_FLOW\t\t\trtl8821A_hwpdn_flow\n#define RTL8821A_NIC_LPS_ENTER_FLOW\t\trtl8821A_enter_lps_flow\n#define RTL8821A_NIC_LPS_LEAVE_FLOW\t\trtl8821A_leave_lps_flow\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}