-- VHDL for IBM SMS ALD page 18.11.02.1
-- Title: CHANNEL A ZONES VALIDITY CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/11/2020 11:07:33 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_11_02_1_CHANNEL_A_ZONES_VALIDITY_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_3RD_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_A_CH_A_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_A_CH_B_BIT:	 in STD_LOGIC;
		PS_A_CH_C_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_C_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_A_CH_WM_BIT:	 in STD_LOGIC;
		PS_A_CH_VC_NOT_ZONE_C_BIT:	 out STD_LOGIC;
		PS_A_CH_VC_NU_C_BIT:	 out STD_LOGIC;
		PS_A_CH_VC_ZONE_C_BIT:	 out STD_LOGIC;
		PS_A_CH_VC_NOT_NU_C_BIT:	 out STD_LOGIC);
end ALD_18_11_02_1_CHANNEL_A_ZONES_VALIDITY_CHECK;

architecture behavioral of ALD_18_11_02_1_CHANNEL_A_ZONES_VALIDITY_CHECK is 

	signal OUT_1A_P: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_3B_L: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_H: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_1C_A: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_1D_K: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_H: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_1A_P <= NOT(MV_3RD_CHECK_TEST_SWITCH );
	OUT_5B_NoPin <= PS_A_CH_A_BIT AND PS_A_CH_B_BIT;
	OUT_4B_B <= NOT(OUT_5B_NoPin OR OUT_5C_NoPin );
	OUT_3B_L <= OUT_4B_B;
	OUT_2B_NoPin <= OUT_3B_L AND OUT_4F_H;
	OUT_1B_H <= NOT(OUT_2B_NoPin OR OUT_2C_NoPin );
	OUT_5C_NoPin <= PS_A_CH_NOT_A_BIT AND PS_A_CH_NOT_B_BIT;
	OUT_2C_NoPin <= OUT_3D_B AND OUT_4H_G;
	OUT_1C_A <= OUT_DOT_1B;
	OUT_5D_NoPin <= PS_A_CH_A_BIT AND PS_A_CH_NOT_B_BIT;
	OUT_4D_C <= NOT(OUT_5D_NoPin OR OUT_5E_NoPin );
	OUT_3D_B <= OUT_4D_C;
	OUT_1D_K <= NOT(MV_3RD_CHECK_TEST_SWITCH );
	OUT_5E_NoPin <= PS_A_CH_NOT_A_BIT AND PS_A_CH_B_BIT;
	OUT_2E_NoPin <= OUT_3B_L AND OUT_4H_G;
	OUT_1E_G <= NOT(OUT_2E_NoPin OR OUT_2F_NoPin );
	OUT_5F_NoPin <= PS_A_CH_C_BIT AND PS_A_CH_WM_BIT;
	OUT_4F_H <= NOT(OUT_5F_NoPin OR OUT_5G_NoPin );
	OUT_2F_NoPin <= OUT_3D_B AND OUT_4F_H;
	OUT_1F_C <= OUT_DOT_1E;
	OUT_5G_NoPin <= PS_A_CH_NOT_C_BIT AND PS_A_CH_NOT_WM_BIT;
	OUT_5H_NoPin <= PS_A_CH_C_BIT AND PS_A_CH_NOT_WM_BIT;
	OUT_4H_G <= NOT(OUT_5H_NoPin OR OUT_5I_NoPin );
	OUT_5I_NoPin <= PS_A_CH_NOT_C_BIT AND PS_A_CH_WM_BIT;
	OUT_DOT_1B <= OUT_1A_P OR OUT_1B_H;
	OUT_DOT_1E <= OUT_1D_K OR OUT_1E_G;

	PS_A_CH_VC_NOT_ZONE_C_BIT <= OUT_3B_L;
	PS_A_CH_VC_NU_C_BIT <= OUT_1C_A;
	PS_A_CH_VC_ZONE_C_BIT <= OUT_3D_B;
	PS_A_CH_VC_NOT_NU_C_BIT <= OUT_1F_C;


end;
