$date
	Sat Jul  5 12:48:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and4_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1111 !
b1111 &
b101 #
b101 %
b1010 "
b1010 $
#20000
b1111 #
b1111 %
b1111 "
b1111 $
#30000
b1110 !
b1110 &
b1010 #
b1010 %
b1100 "
b1100 $
#40000
