{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 01:16:10 2019 " "Info: Processing started: Mon Jul 15 01:16:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inc " "Warning: Node \"inc\" is a latch" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register canal_tx:comp2\|dec_pr register canal_tx:comp2\|p_emetteur:U4\|container\[104\] 137.63 MHz 7.266 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.63 MHz between source register \"canal_tx:comp2\|dec_pr\" and destination register \"canal_tx:comp2\|p_emetteur:U4\|container\[104\]\" (period= 7.266 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.356 ns + Longest register register " "Info: + Longest register to register delay is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|dec_pr 1 REG LCFF_X65_Y20_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y20_N25; Fanout = 6; REG Node = 'canal_tx:comp2\|dec_pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|dec_pr } "NODE_NAME" } } { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.319 ns) 1.430 ns canal_tx:comp2\|p_emetteur:U4\|container\[126\]~289 2 COMB LCCOMB_X63_Y20_N4 142 " "Info: 2: + IC(1.111 ns) + CELL(0.319 ns) = 1.430 ns; Loc. = LCCOMB_X63_Y20_N4; Fanout = 142; COMB Node = 'canal_tx:comp2\|p_emetteur:U4\|container\[126\]~289'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { canal_tx:comp2|dec_pr canal_tx:comp2|p_emetteur:U4|container[126]~289 } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.855 ns) 3.356 ns canal_tx:comp2\|p_emetteur:U4\|container\[104\] 3 REG LCFF_X62_Y18_N25 1 " "Info: 3: + IC(1.071 ns) + CELL(0.855 ns) = 3.356 ns; Loc. = LCFF_X62_Y18_N25; Fanout = 1; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|container\[104\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { canal_tx:comp2|p_emetteur:U4|container[126]~289 canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.174 ns ( 34.98 % ) " "Info: Total cell delay = 1.174 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.182 ns ( 65.02 % ) " "Info: Total interconnect delay = 2.182 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { canal_tx:comp2|dec_pr canal_tx:comp2|p_emetteur:U4|container[126]~289 canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { canal_tx:comp2|dec_pr {} canal_tx:comp2|p_emetteur:U4|container[126]~289 {} canal_tx:comp2|p_emetteur:U4|container[104] {} } { 0.000ns 1.111ns 1.071ns } { 0.000ns 0.319ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.195 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 375 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 375; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.666 ns) 3.195 ns canal_tx:comp2\|p_emetteur:U4\|container\[104\] 3 REG LCFF_X62_Y18_N25 1 " "Info: 3: + IC(1.302 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X62_Y18_N25; Fanout = 1; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|container\[104\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clk~clkctrl canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.96 % ) " "Info: Total cell delay = 1.756 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.439 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|container[104] {} } { 0.000ns 0.000ns 0.137ns 1.302ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.208 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 375 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 375; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.666 ns) 3.208 ns canal_tx:comp2\|dec_pr 3 REG LCFF_X65_Y20_N25 6 " "Info: 3: + IC(1.315 ns) + CELL(0.666 ns) = 3.208 ns; Loc. = LCFF_X65_Y20_N25; Fanout = 6; REG Node = 'canal_tx:comp2\|dec_pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { clk~clkctrl canal_tx:comp2|dec_pr } "NODE_NAME" } } { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.74 % ) " "Info: Total cell delay = 1.756 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 45.26 % ) " "Info: Total interconnect delay = 1.452 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl canal_tx:comp2|dec_pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|dec_pr {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|container[104] {} } { 0.000ns 0.000ns 0.137ns 1.302ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl canal_tx:comp2|dec_pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|dec_pr {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 30 -1 0 } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { canal_tx:comp2|dec_pr canal_tx:comp2|p_emetteur:U4|container[126]~289 canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { canal_tx:comp2|dec_pr {} canal_tx:comp2|p_emetteur:U4|container[126]~289 {} canal_tx:comp2|p_emetteur:U4|container[104] {} } { 0.000ns 1.111ns 1.071ns } { 0.000ns 0.319ns 0.855ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|container[104] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|container[104] {} } { 0.000ns 0.000ns 0.137ns 1.302ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl canal_tx:comp2|dec_pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|dec_pr {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "canal_tx:comp2\|p_emetteur:U4\|pr reset clk 1.943 ns register " "Info: tsu for register \"canal_tx:comp2\|p_emetteur:U4\|pr\" (data pin = \"reset\", clock pin = \"clk\") is 1.943 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.187 ns + Longest pin register " "Info: + Longest pin to register delay is 5.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.651 ns) 5.079 ns canal_tx:comp2\|p_emetteur:U4\|pr~3 2 COMB LCCOMB_X63_Y20_N12 1 " "Info: 2: + IC(3.338 ns) + CELL(0.651 ns) = 5.079 ns; Loc. = LCCOMB_X63_Y20_N12; Fanout = 1; COMB Node = 'canal_tx:comp2\|p_emetteur:U4\|pr~3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.989 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~3 } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.187 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X63_Y20_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 5.187 ns; Loc. = LCFF_X63_Y20_N13; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { canal_tx:comp2|p_emetteur:U4|pr~3 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 35.65 % ) " "Info: Total cell delay = 1.849 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 64.35 % ) " "Info: Total interconnect delay = 3.338 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~3 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.187 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~3 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.338ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.204 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 375 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 375; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.666 ns) 3.204 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X63_Y20_N13 2 " "Info: 3: + IC(1.311 ns) + CELL(0.666 ns) = 3.204 ns; Loc. = LCFF_X63_Y20_N13; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.81 % ) " "Info: Total cell delay = 1.756 ns ( 54.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 45.19 % ) " "Info: Total interconnect delay = 1.448 ns ( 45.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.311ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~3 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.187 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~3 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.338ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.311ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk recu data_16\[5\] 13.191 ns register " "Info: tco from clock \"clk\" to destination pin \"recu\" through register \"data_16\[5\]\" is 13.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.205 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 375 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 375; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.666 ns) 3.205 ns data_16\[5\] 3 REG LCFF_X32_Y21_N29 2 " "Info: 3: + IC(1.312 ns) + CELL(0.666 ns) = 3.205 ns; Loc. = LCFF_X32_Y21_N29; Fanout = 2; REG Node = 'data_16\[5\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { clk~clkctrl data_16[5] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.79 % ) " "Info: Total cell delay = 1.756 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 45.21 % ) " "Info: Total interconnect delay = 1.449 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { clk clk~clkctrl data_16[5] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[5] {} } { 0.000ns 0.000ns 0.137ns 1.312ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.682 ns + Longest register pin " "Info: + Longest register to pin delay is 9.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_16\[5\] 1 REG LCFF_X32_Y21_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N29; Fanout = 2; REG Node = 'data_16\[5\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_16[5] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.505 ns) 0.950 ns decod_manchester:comp3\|dataout\[2\] 2 COMB LCCOMB_X32_Y21_N24 2 " "Info: 2: + IC(0.445 ns) + CELL(0.505 ns) = 0.950 ns; Loc. = LCCOMB_X32_Y21_N24; Fanout = 2; COMB Node = 'decod_manchester:comp3\|dataout\[2\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { data_16[5] decod_manchester:comp3|dataout[2] } "NODE_NAME" } } { "decod_manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.534 ns) 1.890 ns Equal2~1 3 COMB LCCOMB_X32_Y21_N30 3 " "Info: 3: + IC(0.406 ns) + CELL(0.534 ns) = 1.890 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 3; COMB Node = 'Equal2~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { decod_manchester:comp3|dataout[2] Equal2~1 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.624 ns) 3.122 ns recup~1 4 COMB LCCOMB_X31_Y21_N4 9 " "Info: 4: + IC(0.608 ns) + CELL(0.624 ns) = 3.122 ns; Loc. = LCCOMB_X31_Y21_N4; Fanout = 9; COMB Node = 'recup~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Equal2~1 recup~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.344 ns) + CELL(3.216 ns) 9.682 ns recu 5 PIN PIN_AB8 0 " "Info: 5: + IC(3.344 ns) + CELL(3.216 ns) = 9.682 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'recu'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.560 ns" { recup~1 recu } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.879 ns ( 50.39 % ) " "Info: Total cell delay = 4.879 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.803 ns ( 49.61 % ) " "Info: Total interconnect delay = 4.803 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.682 ns" { data_16[5] decod_manchester:comp3|dataout[2] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.682 ns" { data_16[5] {} decod_manchester:comp3|dataout[2] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.445ns 0.406ns 0.608ns 3.344ns } { 0.000ns 0.505ns 0.534ns 0.624ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { clk clk~clkctrl data_16[5] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[5] {} } { 0.000ns 0.000ns 0.137ns 1.312ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.682 ns" { data_16[5] decod_manchester:comp3|dataout[2] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.682 ns" { data_16[5] {} decod_manchester:comp3|dataout[2] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.445ns 0.406ns 0.608ns 3.344ns } { 0.000ns 0.505ns 0.534ns 0.624ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "canal_tx:comp2\|RegOut:U6\|Tx reset clk -0.809 ns register " "Info: th for register \"canal_tx:comp2\|RegOut:U6\|Tx\" (data pin = \"reset\", clock pin = \"clk\") is -0.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.206 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 375 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 375; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.666 ns) 3.206 ns canal_tx:comp2\|RegOut:U6\|Tx 3 REG LCFF_X34_Y21_N25 1 " "Info: 3: + IC(1.313 ns) + CELL(0.666 ns) = 3.206 ns; Loc. = LCFF_X34_Y21_N25; Fanout = 1; REG Node = 'canal_tx:comp2\|RegOut:U6\|Tx'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { clk~clkctrl canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.77 % ) " "Info: Total cell delay = 1.756 ns ( 54.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 45.23 % ) " "Info: Total interconnect delay = 1.450 ns ( 45.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|Tx {} } { 0.000ns 0.000ns 0.137ns 1.313ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.321 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.855 ns) 4.321 ns canal_tx:comp2\|RegOut:U6\|Tx 2 REG LCFF_X34_Y21_N25 1 " "Info: 2: + IC(2.376 ns) + CELL(0.855 ns) = 4.321 ns; Loc. = LCFF_X34_Y21_N25; Fanout = 1; REG Node = 'canal_tx:comp2\|RegOut:U6\|Tx'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { reset canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 45.01 % ) " "Info: Total cell delay = 1.945 ns ( 45.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.376 ns ( 54.99 % ) " "Info: Total interconnect delay = 2.376 ns ( 54.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { reset canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.321 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|Tx {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|Tx {} } { 0.000ns 0.000ns 0.137ns 1.313ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { reset canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.321 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|Tx {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 01:16:11 2019 " "Info: Processing ended: Mon Jul 15 01:16:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
