array const_arr1[768] : w32 -> w8 = [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 3 32 2 32 2 32 2 32 2 32 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 1 96 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 4 192 4 192 4 192 4 192 4 192 4 192 4 192 8 213 8 213 8 213 8 213 8 213 8 213 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 4 192 4 192 4 192 4 192 4 192 4 192 8 214 8 214 8 214 8 214 8 214 8 214 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 4 192 4 192 4 192 4 192 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
array const_arr4[16] : w32 -> w8 = [64 0 142 190 106 85 0 0 0 0 0 0 0 0 0 0]
array model_version[4] : w32 -> w8 = symbolic
array stdin[10] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
array sym_int_1[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq false
             (Eq 10
                 N0:(Extract w8 0 (ZExt w32 (Read w8 1 stdin)))))
         (Eq false (Eq 255 N0))
         (Eq false
             (And (Eq false
                      (Eq 10
                          N1:(Extract w8 0 (ZExt w32 (Read w8 2 stdin)))))
                  (Eq false (Eq 255 N1))))
         (Eq 44
             (Extract w8 0 (ZExt w32 (Read w8 0 stdin))))
         (Eq false (Eq 0 N0))
         (Eq 0
             (And w32 (ZExt w32 (ReadLSB w16 N2:(Extract w32 0 (Add w64 256
                                                                        (Mul w64 2
                                                                                 (SExt w64 N3:(SExt w32 N0))))) const_arr1))
                      8192))
         (Eq false (Eq 43 N0))
         (Eq false (Eq 45 N0))
         (Sle (ZExt w32 N4:(Extract w8 0 (Add w32 4294967248 N3)))
              9)
         (Eq 8
             (Mul w64 4
                      N5:(ZExt w64 (Add w32 2
                                            (SDiv w32 N6:(Extract w32 0 (ZExt w64 N4))
                                                      2)))))
         (Eq false
             (Eq 0
                 (Mul w64 8 (SExt w64 N6))))
         (Eq false
             (Ult N7:(Mul w64 4
                              (Mul w64 (SExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int))))
                                       N5))
                  5))
         (Eq false
             (Ult (Add w64 3248 N7) 9))
         (Ult N8:(Add w64 2764336 N7) 13)
         (Eq 0
             (ReadLSB w32 N9:(Extract w32 0 N8) const_arr4))
         (Eq false
             (Ult N10:(Mul w64 4
                               (Mul w64 (SExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_1))))
                                        N5))
                  5))
         (Eq false
             (Ult (Add w64 3248 N10) 9))
         (Eq false
             (Ult (Add w64 2764336 N10) 13))
         (Eq false
             (Ult (Add w64 2764352 N10) 7))
         (Eq false
             (Ult (Add w64 2942576 N10) 97))
         (Eq false
             (Ult (Add w64 2942688 N10) 97))
         (Eq false
             (Ult (Add w64 3061632 N10) 21))
         (Eq false
             (Ult (Add w64 3414272 N10) 30))
         (Eq false
             (Ult (Add w64 3419408 N10) 37))
         (Eq false
             (Ult (Add w64 3445760 N10) 3317))
         (Eq false
             (Ult (Add w64 3453520 N10) 34))
         (Eq false
             (Ult (Add w64 3457568 N10) 21))
         (Eq false
             (Ult (Add w64 3457728 N10) 18))
         (Eq false
             (Ult (Add w64 3457792 N10) 17))
         (Eq false
             (Ult (Add w64 3457952 N10) 17))
         (Eq false
             (Ult (Add w64 3458336 N10) 15))
         (Eq false
             (Ult (Add w64 3458400 N10) 15))
         (Eq false
             (Ult (Add w64 3458496 N10) 17))
         (Eq false
             (Ult (Add w64 3458624 N10) 14))
         (Eq false
             (Ult (Add w64 3459136 N10) 29))
         (Eq false
             (Ult (Add w64 3459200 N10) 15))
         (Eq false
             (Ult (Add w64 3459264 N10) 18))
         (Eq false
             (Ult (Add w64 3459328 N10) 14))
         (Eq false
             (Ult (Add w64 3459456 N10) 14))
         (Eq false
             (Ult (Add w64 3459520 N10) 15))
         (Eq false
             (Ult (Add w64 3459616 N10) 21))
         (Eq false
             (Ult (Add w64 3459680 N10) 15))
         (Eq false
             (Ult (Add w64 3460128 N10) 28))
         (Eq false
             (Ult (Add w64 3460352 N10) 14))
         (Eq false
             (Ult (Add w64 3461184 N10) 29))
         (Eq false
             (Ult (Add w64 3461792 N10) 28))
         (Eq false
             (Ult (Add w64 3462080 N10) 14))
         (Eq false
             (Ult (Add w64 3462144 N10) 15))
         (Eq false
             (Ult (Add w64 3465008 N10) 66))
         (Eq false
             (Ult (Add w64 3475328 N10) 62))
         (Eq false
             (Ult (Add w64 3475568 N10) 69))
         (Eq false
             (Ult (Add w64 3476048 N10) 74))
         (Eq false
             (Ult (Add w64 3477888 N10) 62))
         (Eq false
             (Ult (Add w64 3480768 N10) 36))
         (Eq false
             (Ult (Add w64 3482112 N10) 42))
         (Eq false
             (Ult (Add w64 3482304 N10) 45))
         (Eq false
             (Ult (Add w64 3483648 N10) 41))
         (Eq false
             (Ult (Add w64 3483840 N10) 40))
         (Eq false
             (Ult (Add w64 3484032 N10) 43))
         (Eq false
             (Ult (Add w64 3484224 N10) 42))
         (Eq false
             (Ult (Add w64 3484416 N10) 40))
         (Eq false
             (Ult (Add w64 3484608 N10) 40))
         (Eq false
             (Ult (Add w64 3484800 N10) 39))
         (Eq false
             (Ult (Add w64 3484992 N10) 38))
         (Eq false
             (Ult (Add w64 3485616 N10) 30))
         (Eq false
             (Ult (Add w64 3486528 N10) 30))
         (Eq false
             (Ult (Add w64 3503424 N10) 35))
         (Eq false
             (Ult (Add w64 3504048 N10) 38))
         (Eq false
             (Ult (Add w64 3504528 N10) 31))
         (Eq false
             (Ult (Add w64 3504720 N10) 45))
         (Eq false
             (Ult (Add w64 3505344 N10) 41))
         (Eq false
             (Ult (Add w64 3505536 N10) 44))
         (Eq false
             (Ult (Add w64 3505728 N10) 43))
         (Eq false
             (Ult (Add w64 3506928 N10) 37))
         (Eq false
             (Ult (Add w64 3511744 N10) 25))
         (Eq false
             (Ult (Add w64 3512128 N10) 15))
         (Eq false
             (Ult (Add w64 3512192 N10) 14))
         (Eq false
             (Ult (Add w64 3512256 N10) 29))
         (Eq false
             (Ult (Add w64 3512576 N10) 19))
         (Eq false
             (Ult (Add w64 3512672 N10) 15))
         (Eq false
             (Ult (Add w64 3512768 N10) 27))
         (Eq false
             (Ult (Add w64 3512864 N10) 29))
         (Eq false
             (Ult (Add w64 3513120 N10) 15))
         (Eq false
             (Ult (Add w64 3513184 N10) 21))
         (Eq false
             (Ult (Add w64 3513696 N10) 17))
         (Eq false
             (Ult (Add w64 3581824 N10) 62))
         (Eq false
             (Ult (Add w64 3582464 N10) 72))
         (Eq false
             (Ult (Add w64 3589888 N10) 52))
         (Eq false
             (Ult (Add w64 3589952 N10) 48))
         (Eq false
             (Ult (Add w64 3590016 N10) 57))
         (Eq false
             (Ult (Add w64 3590080 N10) 52))
         (Eq false
             (Ult (Add w64 3590272 N10) 51))
         (Eq false
             (Ult (Add w64 3590336 N10) 47))
         (Eq false
             (Ult (Add w64 3590464 N10) 58))
         (Eq false
             (Ult (Add w64 3591040 N10) 56))
         (Eq false
             (Ult (Add w64 3592768 N10) 50))
         (Eq false
             (Ult (Add w64 3592832 N10) 60))
         (Eq false
             (Ult (Add w64 3592896 N10) 57))
         (Eq false
             (Ult (Add w64 3592960 N10) 50))
         (Eq false
             (Ult (Add w64 3593024 N10) 51))
         (Eq false
             (Ult (Add w64 3593152 N10) 54))
         (Eq false
             (Ult (Add w64 3593216 N10) 54))
         (Eq false
             (Ult (Add w64 3596272 N10) 43))
         (Eq false
             (Ult (Add w64 3596752 N10) 44))
         (Eq false
             (Ult (Add w64 3596800 N10) 39))
         (Eq false
             (Ult (Add w64 3597232 N10) 31))
         (Eq false
             (Ult (Add w64 3598672 N10) 45))
         (Eq false
             (Ult (Add w64 3599008 N10) 40))
         (Eq false
             (Ult (Add w64 3658880 N10) 53))
         (Eq false
             (Ult (Add w64 3658944 N10) 54))
         (Eq false
             (Ult (Add w64 3666880 N10) 46))
         (Eq false
             (Ult (Add w64 3669672 N10) 1))
         (Eq false
             (Ult (Add w64 3669680 N10) 1))
         (Eq false
             (Ult (Add w64 3669688 N10) 1))
         (Eq false
             (Ult (Add w64 3669736 N10) 1))
         (Eq false
             (Ult (Add w64 3669768 N10) 1))
         (Eq false
             (Ult (Add w64 3669824 N10) 5))
         (Eq false
             (Ult (Add w64 3669832 N10) 1))
         (Eq false
             (Ult (Add w64 3670424 N10) 5))
         (Eq false
             (Ult (Add w64 3670432 N10) 5))
         (Eq false
             (Ult (Add w64 3670680 N10) 1))
         (Eq false
             (Ult (Add w64 3670744 N10) 5))
         (Eq false
             (Ult (Add w64 3670760 N10) 5))
         (Eq false
             (Ult (Add w64 3670776 N10) 5))
         (Eq false
             (Ult (Add w64 3670792 N10) 5))
         (Eq false
             (Ult (Add w64 3670808 N10) 5))
         (Eq false
             (Ult (Add w64 3670824 N10) 5))
         (Eq false
             (Ult (Add w64 3670848 N10) 1))
         (Eq false
             (Ult (Add w64 3670856 N10) 5))
         (Eq false
             (Ult (Add w64 3671448 N10) 5))
         (Eq false
             (Ult (Add w64 3671456 N10) 5))
         (Eq false
             (Ult (Add w64 3671464 N10) 5))
         (Eq false
             (Ult (Add w64 3671472 N10) 5))
         (Eq false
             (Ult (Add w64 3671480 N10) 5))
         (Eq false
             (Ult (Add w64 3671488 N10) 4))
         (Eq false
             (Ult (Add w64 3671496 N10) 3))
         (Eq false
             (Ult (Add w64 3671504 N10) 4))
         (Eq false
             (Ult (Add w64 3671512 N10) 5))
         (Eq false
             (Ult (Add w64 3671520 N10) 1))
         (Eq false
             (Ult (Add w64 3671528 N10) 5))
         (Eq false
             (Ult (Add w64 3671536 N10) 2))
         (Eq false
             (Ult (Add w64 3671544 N10) 1))
         (Eq false
             (Ult (Add w64 3671552 N10) 1))
         (Eq false
             (Ult (Add w64 3671560 N10) 5))
         (Eq false
             (Ult (Add w64 3671568 N10) 5))
         (Eq false
             (Ult (Add w64 3671576 N10) 5))
         (Eq false
             (Ult (Add w64 3671584 N10) 5))
         (Eq false
             (Ult (Add w64 3671592 N10) 2))
         (Eq false
             (Ult (Add w64 3671600 N10) 3))
         (Eq false
             (Ult (Add w64 3671608 N10) 4))
         (Eq false
             (Ult (Add w64 3671616 N10) 3))
         (Eq false
             (Ult (Add w64 3671632 N10) 4))
         (Eq false
             (Ult (Add w64 3671640 N10) 5))
         (Eq false
             (Ult (Add w64 3671648 N10) 1))
         (Eq false
             (Ult (Add w64 3671656 N10) 5))
         (Eq false
             (Ult (Add w64 3671664 N10) 1))
         (Eq false
             (Ult (Add w64 3671672 N10) 1))
         (Eq false
             (Ult (Add w64 3671680 N10) 1))
         (Eq false
             (Ult (Add w64 3671688 N10) 1))
         (Eq false
             (Ult (Add w64 3671696 N10) 5))
         (Eq false
             (Ult (Add w64 3671704 N10) 1))
         (Eq false
             (Ult (Add w64 3671712 N10) 5))
         (Eq false
             (Ult (Add w64 3671720 N10) 5))
         (Eq false
             (Ult (Add w64 3671728 N10) 5))
         (Eq false
             (Ult (Add w64 3671736 N10) 5))
         (Eq false
             (Ult (Add w64 3671744 N10) 5))
         (Eq false
             (Ult (Add w64 3671752 N10) 5))
         (Eq false
             (Ult (Add w64 3671760 N10) 3))
         (Ult (Add w64 3671768 N10) 3)]
        false)
