Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mschwarz/fhnw/pro5/fpga/unnamed.qsys --block-symbol-file --output-directory=/home/mschwarz/fhnw/pro5/fpga/sine_on_flash --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading fpga/unnamed.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 17.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mschwarz/fhnw/pro5/fpga/unnamed.qsys --synthesis=VERILOG --output-directory=/home/mschwarz/fhnw/pro5/fpga/sine_on_flash/synthesis --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading fpga/unnamed.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 17.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "unnamed" instantiated altera_onchip_flash "onchip_flash_0"
Info: unnamed: Done "unnamed" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
